Release 10.1.03 Map K.39 (lin)
Xilinx Mapping Report File for Design 'nf2_top'

Design Information
------------------
Command Line   : map -ise
/home/mtnguyen/ISEp_Packet_gen/Packet_gen/Packet_gen.ise -intstyle ise -p
xc2vp50-ff1152-7 -cm area -pr off -k 4 -c 100 -tx off -o nf2_top_map.ncd
nf2_top.ngd nf2_top.pcf 
Target Device  : xc2vp50
Target Package : ff1152
Target Speed   : -7
Mapper Version : virtex2p -- $Revision: 1.46.12.2 $
Mapped Date    : Fri Nov  1 16:54:17 2013

Design Summary
--------------
Number of errors:      0
Number of warnings:  207
Logic Utilization:
  Number of Slice Flip Flops:        23,143 out of  47,232   48%
  Number of 4 input LUTs:            29,150 out of  47,232   61%
Logic Distribution:
  Number of occupied Slices:         22,463 out of  23,616   95%
    Number of Slices containing only related logic:  22,463 out of  22,463 100%
    Number of Slices containing unrelated logic:          0 out of  22,463   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      31,949 out of  47,232   67%
    Number used as logic:            25,920
    Number used as a route-thru:      2,799
    Number used for Dual Port RAMs:   2,634
      (Two LUTs used per Dual Port RAM)
    Number used for 32x1 RAMs:          512
      (Two LUTs used per 32x1 RAM)
    Number used as Shift registers:      84
  Number of bonded IOBs:                356 out of     692   51%
    IOB Flip Flops:                     563
  Number of RAMB16s:                     87 out of     232   37%
  Number of BUFGMUXs:                     8 out of      16   50%
  Number of DCMs:                         6 out of       8   75%

Peak Memory Usage:  676 MB
Total REAL time to MAP completion:  3 mins 2 secs 
Total CPU time to MAP completion:   3 mins 2 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network ddr2_dq<16> has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 2851
   more times for the following (max. 5 shown):
   ddr2_dq<21>,
   ddr2_dq<22>,
   ddr2_dq<17>,
   ddr2_dq<23>,
   ddr2_dq<18>
   To see the details of these warning messages, please use the -detail switch.
WARNING:MapLib:701 - Signal serial_TXN_0 connected to top level port
   serial_TXN_0 has been removed.
WARNING:MapLib:701 - Signal serial_TXN_1 connected to top level port
   serial_TXN_1 has been removed.
WARNING:MapLib:701 - Signal serial_TXP_0 connected to top level port
   serial_TXP_0 has been removed.
WARNING:MapLib:701 - Signal serial_TXP_1 connected to top level port
   serial_TXP_1 has been removed.
WARNING:MapLib:41 - All members of TNM group "flow_rx_to_tx" have been optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_flow_rx_to_tx" has been
   discarded because its FROM group (flow_rx_to_tx) was optimized away.
WARNING:Pack:1186 - One or more I/O components have conflicting property values.
    For each occurrence, the system will use the property value attached to the
   pad.  Otherwise, the system will use the first property value read.  To view
   each occurrence, create a detailed map report (run map using the -detail
   option).
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ETIFG_not000138_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ETIFG_not000138_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ETIFG_not000138_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ETIFG_not000138_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left
   _reg/ram_addr_a<0>_SW1 failed to merge with F5 multiplexer
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left
   _reg/ram_addr_a<0>1_f5.  There is a conflict for the FXMUX.  The design will
   exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left
   _reg/ram_addr_a<1>_SW1 failed to merge with F5 multiplexer
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left
   _reg/ram_addr_a<1>1_f5.  There is a conflict for the FXMUX.  The design will
   exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left
   _reg/ram_addr_a<2>_SW1 failed to merge with F5 multiplexer
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left
   _reg/ram_addr_a<2>1_f5.  There is a conflict for the FXMUX.  The design will
   exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left
   _reg/ram_addr_a<3>_SW1 failed to merge with F5 multiplexer
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left
   _reg/ram_addr_a<3>1_f5.  There is a conflict for the FXMUX.  The design will
   exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ATTEMPT_COUNT_not0001_f5.  There is a conflict for the FXMUX.  The
   design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ATTEMPT_COUNT_not0001_f5.  There is a conflict for the FXMUX.  The
   design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ATTEMPT_COUNT_not0001_f5.  There is a conflict for the FXMUX.  The
   design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/
   TX_SM1/ATTEMPT_COUNT_not0001_f5.  There is a conflict for the FXMUX.  The
   design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/
   RX_SM/PREAMBLE_not0001_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/
   RX_SM/PREAMBLE_not0001_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/
   RX_SM/PREAMBLE_not0001_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_mac_en1_INV_0 failed to
   merge with F5 multiplexer
   nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/
   RX_SM/PREAMBLE_not0001_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/user_data_path/pad_modules[0].pad/out_pad_byte_len_nxt<10>11 failed
   to merge with F5 multiplexer
   nf2_core/user_data_path/pad_modules[0].pad/out_pad_byte_len_nxt<10>1_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   nf2_core/user_data_path/pad_modules[1].pad/out_pad_byte_len_nxt<10>11 failed
   to merge with F5 multiplexer
   nf2_core/user_data_path/pad_modules[1].pad/out_pad_byte_len_nxt<10>1_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left
   _reg/ram_addr_a<0>_SW1 failed to merge with F5 multiplexer
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q
   _reg/ram_addr_a<0>.  There is a conflict for the FXMUX.  The design will
   exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left
   _reg/ram_addr_a<1>_SW1 failed to merge with F5 multiplexer
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q
   _reg/ram_addr_a<1>.  There is a conflict for the FXMUX.  The design will
   exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left
   _reg/ram_addr_a<2>_SW1 failed to merge with F5 multiplexer
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q
   _reg/ram_addr_a<2>.  There is a conflict for the FXMUX.  The design will
   exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left
   _reg/ram_addr_a<3>_SW1 failed to merge with F5 multiplexer
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q
   _reg/ram_addr_a<3>.  There is a conflict for the FXMUX.  The design will
   exhibit suboptimal timing.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_s
   s.ss/memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v
   2.ram/dp18x18.ram.A>:<RAMB16_RAMB16A>.  The block is configured to use input
   parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_s
   s.ss/memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v
   2.ram/dp18x18.ram.A>:<RAMB16_RAMB16A>.  The block is configured to use input
   parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.
   bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB
   16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.outpu
   t_fifos_2[8].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.outpu
   t_fifos_2[9].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_s
   s.ss/memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v
   2.ram/dp18x18.ram.A>:<RAMB16_RAMB16A>.  The block is configured to use input
   parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_s
   s.ss/memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v
   2.ram/dp18x18.ram.A>:<RAMB16_RAMB16A>.  The block is configured to use input
   parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.outpu
   t_fifos_2[8].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.outpu
   t_fifos_2[9].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_s
   s.ss/memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v
   2.ram/dp18x18.ram.A>:<RAMB16_RAMB16A>.  The block is configured to use input
   parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_s
   s.ss/memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v
   2.ram/dp18x18.ram.A>:<RAMB16_RAMB16A>.  The block is configured to use input
   parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_s
   s.ss/memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v
   2.ram/dp18x18.ram.A>:<RAMB16_RAMB16A>.  The block is configured to use input
   parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_s
   s.ss/memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v
   2.ram/dp18x18.ram.A>:<RAMB16_RAMB16A>.  The block is configured to use input
   parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.A>:<
   RAMB16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.A>:<
   RAMB16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_timestamp_fifo/Mram_q
   ueue1.A>:<RAMB16_RAMB16A>.  The block is configured to use input parity pins.
   There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_timestamp_fifo/Mram_q
   ueue1.A>:<RAMB16_RAMB16A>.  The block is configured to use input parity pins.
   There are dangling output parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:534 - The following XORCY(s) is/are demoted to LUTs because there is
   no MUXCY associated with them. Therefore, we cannot recognize the standard
   carry chain structure:
   XORCY symbol
   "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_
   MII_RX_GEN/Mcount_COUNT_xor<0>" (output
   signal=nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST
   /GMII_MII_RX_GEN/Result<0>),
   XORCY symbol
   "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_
   MII_RX_GEN/Mcount_COUNT_xor<0>" (output
   signal=nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST
   /GMII_MII_RX_GEN/Result<0>),
   XORCY symbol
   "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_
   MII_RX_GEN/Mcount_COUNT_xor<0>" (output
   signal=nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST
   /GMII_MII_RX_GEN/Result<0>),
   XORCY symbol
   "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_
   MII_RX_GEN/Mcount_COUNT_xor<0>" (output
   signal=nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST
   /GMII_MII_RX_GEN/Result<0>)

Section 4 - Removed Logic Summary
---------------------------------
9034 block(s) removed
1979 block(s) optimized away
10084 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
             The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<0>" is loadless and has been
removed.
              Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_6_not00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
           The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_1_and00001_INV_0" (BUF) removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_6_not00001_INV_0" (BUF) removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_ACK_OUT2" (MUX) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_A
CK_EARLY_IN" is loadless and has been removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_ACK_EARLY_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REGPREDELGEN" () removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
             The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<0>" is loadless and has been
removed.
              Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_6_not00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
           The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_1_and00001_INV_0" (BUF) removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_6_not00001_INV_0" (BUF) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_ACK_OUT2" (MUX) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_A
CK_EARLY_IN" is loadless and has been removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_ACK_EARLY_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REGPREDELGEN" () removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
             The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<0>" is loadless and has been
removed.
              Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_6_not00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
           The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_1_and00001_INV_0" (BUF) removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_6_not00001_INV_0" (BUF) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_ACK_OUT2" (MUX) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_A
CK_EARLY_IN" is loadless and has been removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_ACK_EARLY_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REGPREDELGEN" () removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
             The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<0>" is loadless and has been
removed.
              Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_6_not00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
           The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_1_and00001_INV_0" (BUF) removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_6_not00001_INV_0" (BUF) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_ACK_OUT2" (MUX) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_A
CK_EARLY_IN" is loadless and has been removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_ACK_EARLY_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REGPREDELGEN" () removed.
Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
 The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<3>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
   The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<2>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
     The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<1>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
       The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<0>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
         The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<0>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<1>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<2>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<3>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<4>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
 The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<3>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
   The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<2>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
     The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<1>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
       The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<0>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
         The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<0>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<1>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<2>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<3>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<4>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
 The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<3>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
   The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<2>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
     The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<1>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
       The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<0>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
         The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<0>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<1>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<2>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<3>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<4>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
 The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<3>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
   The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<2>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
     The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<1>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
       The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<0>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
         The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<0>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<1>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<2>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<3>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<4>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<3>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<2>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<1>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<0>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
SRST_inv" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/XST_
VCC" (ONE) removed.
         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/almost_empty" is
loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/XST_
GND" (ZERO) removed.
         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<0>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<0>" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_0" (FF) removed.
             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RAM_WR_EN" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/ram_wr_en_i1" (ROM) removed.
               The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_wr"
is loadless and has been removed.
                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_wr" (FF)
removed.
                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_wr_next" is
loadless and has been removed.
                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_wr_next_f5"
(MUX) removed.
                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_wr_next2" is
loadless and has been removed.
                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_wr_next2"
(ROM) removed.
                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/in_fifo_rd_en_or00
00" is loadless and has been removed.
                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/in_fifo_rd_en_or00
001" (ROM) removed.
                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next_cmp_eq0
00225" is loadless and has been removed.
                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next_cmp_eq0
00225" (ROM) removed.
                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<68
>" is loadless and has been removed.
                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_68
" (FF) removed.
                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/in_fifo_rd_en" is
loadless and has been removed.
                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/in_fifo_rd_en"
(ROM) removed.
                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state<1>" is
loadless and has been removed.
                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_1" (SFF)
removed.
                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next<1>" is
loadless and has been removed.
                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next<1>"
(MUX) removed.
                                 The signal "N4551" is loadless and has been removed.
                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next<1>_F"
(ROM) removed.
                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state<0>" is
loadless and has been removed.
                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_0" (SFF)
removed.
                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next<0>" is
loadless and has been removed.
                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next<0>"
(MUX) removed.
                                       The signal "N4291" is loadless and has been removed.
                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next<0>_F"
(ROM) removed.
                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_almost_full" is
loadless and has been removed.
                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i" (FF) removed.
                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux0001" is loadless and has been removed.
                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux000130" (ROM) removed.
                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/comp_af2" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/carrynet<3>" is loadless and has been removed.
                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/carrynet<2>" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
* The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/carrynet<1>" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/carrynet<0>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1<0>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1_0_and00001" (ROM) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<1>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_1" (FF) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count1" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<1>" (XOR) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>" (MUX) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>_rt" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>_rt" (ROM) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<0>" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_0" (FF) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/wr_rst_reg" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/wr_rst_reg" (FF) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/wr_rst_int" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/wr_rst_int" (FF) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<0>" (XOR) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>_rt" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>_rt" (ROM) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<0>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_0" (FF) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RAM_RD_EN" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/ram_rd_en_i1" (ROM) removed.
*           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_rd_en" is
loadless and has been removed.
*            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_rd_en"
(ROM) removed.
*             The signal "nf2_core/user_data_path/delay_modules[2].delay/data_good" is
loadless and has been removed.
*              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/data_good" (SFF)
removed.
*             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_empty" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/RAM_EMPTY_i" (FF) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/EMPTY_NONREG" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/EMPTY_NONREG_i" (ROM) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/comp1out" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/carrynet<3>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/carrynet<2>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/carrynet<1>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/carrynet<0>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1<0>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1_0_and00001" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<1>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_1" (FF) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count1" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<1>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>_rt" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>_rt" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>_rt" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>_rt" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<1>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_1" (FF) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/rd_rst_reg" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/rd_rst_reg" (FF) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/rd_rst_int" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/rd_rst_int" (FF) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count1" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<1>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>_rt" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>_rt" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>_rt" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1<1>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1_1_and00001" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<2>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_2" (FF) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count2" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<2>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>_rt" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<2>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_2" (FF) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count2" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<2>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>_rt" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<3>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_3" (FF) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count3" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<3>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>_rt" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<3>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_3" (FF) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count3" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<3>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1<2>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1_2_and00001" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<4>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_4" (FF) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count4" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<4>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<4>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_4" (FF) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count4" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<4>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<5>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_5" (FF) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count5" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<5>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<5>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_5" (FF) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count5" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<5>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>_rt" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1<3>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1_3_and00001" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<6>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_6" (FF) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count6" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<6>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>_rt" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<6>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_6" (FF) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count6" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<6>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>_rt" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<7>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_7" (FF) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count7" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<7>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>_rt" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<7>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_7" (FF) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count7" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<7>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>_rt" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>_rt" (ROM) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1<4>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1_4_and00001" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<8>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_8" (FF) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count8" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<8>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>_rt" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>_rt" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<8>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_8" (FF) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count8" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<8>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>_rt" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>_rt" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<9>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_9" (FF) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count9" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<9>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<9>_rt" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<9>_rt" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<9>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_9" (FF) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count9" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<9>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<9>_rt" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<9>_rt" (ROM) removed.
*             The signal "nf2_core/user_data_path/delay_modules[2].delay/out_state<1>" is
loadless and has been removed.
*              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/out_state_1"
(SFF) removed.
*               The signal "nf2_core/user_data_path/delay_modules[2].delay/out_state_next<1>" is
loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/out_state_next<1>" (ROM)
removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/out_state_next_and0000" is
loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/out_state_next_and00001" (ROM)
removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_ctrl_prev_is_0_cmp_eq
000012" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_ctrl_prev_is_0_cmp_eq
000012" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_ctrl<0>" is
loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_ctrl<1>" is
loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_ctrl<2>" is
loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_ctrl<3>" is
loadless and has been removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_ctrl_prev_is_0_cmp_eq
000025" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_ctrl_prev_is_0_cmp_eq
000025" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_ctrl<4>" is
loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_ctrl<5>" is
loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_ctrl<6>" is
loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_ctrl<7>" is
loadless and has been removed.
*                   The signal "nf2_core/user_data_path/delay_modules[2].delay/seen_delay" is
loadless and has been removed.
*                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/seen_delay" (SFF)
removed.
*                     The signal "nf2_core/user_data_path/delay_modules[2].delay/seen_delay_next74" is
loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/seen_delay_next741_f5" (MUX)
removed.
*                       The signal "nf2_core/user_data_path/delay_modules[2].delay/seen_delay_next7411"
is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/seen_delay_next7412" (ROM)
removed.
*                         The signal "nf2_core/user_data_path/delay_modules[2].delay/out_state<0>" is
loadless and has been removed.
*                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/out_state_0"
(SFF) removed.
*                           The signal "nf2_core/user_data_path/delay_modules[2].delay/out_state_next<0>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/out_state_next<0>" (MUX)
removed.
*                             The signal "N4269" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/out_state_next<0>_F" (ROM)
removed.
*                             The signal "N4270" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/out_state_next<0>_G" (ROM)
removed.
*                       The signal "nf2_core/user_data_path/delay_modules[2].delay/seen_delay_next741"
is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/seen_delay_next7411" (ROM)
removed.
*                       The signal "nf2_core/user_data_path/delay_modules[2].delay/seen_delay_next7" is
loadless and has been removed.
*                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/seen_delay_next7"
(ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_regs/delay_reset" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_regs/delay_reset" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_regs/delay_reset_or0000"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_regs/delay_reset_or000021"
(ROM) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_regs/delay_reset_or00002"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_regs/delay_reset_or00002"
(ROM) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_regs/delay_reset_or000010"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_regs/delay_reset_or000010"
(ROM) removed.
*                     The signal "nf2_core/user_data_path/delay_modules[2].delay/seen_delay_next72" is
loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/seen_delay_next72" (ROM)
removed.
*                       The signal "nf2_core/user_data_path/delay_modules[2].delay/N17" is loadless and
has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/seen_delay_next31" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_cmp_eq000012" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_cmp_eq000012"
(ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_cmp_eq00004" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_cmp_eq00004"
(ROM) removed.
*                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_good" is
loadless and has been removed.
*                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_good" (FF)
removed.
*                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_good_mux0000"
is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_good_mux0000" (MUX)
removed.
*                       The signal "N2984" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_good_mux0000_F" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_good_cmp_le0000" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<39>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<38>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<38>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<37>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<37>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<36>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<36>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<35>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<35>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<34>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<34>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<33>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<33>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<32>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<32>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<31>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<31>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<30>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<30>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<29>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<29>" (MUX) removed.
*                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<28>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<28>" (MUX) removed.
*                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<27>" is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<27>" (MUX) removed.
** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<26>" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<26>" (MUX) removed.
**   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<25>" is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<25>" (MUX) removed.
**     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<24>" is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<24>" (MUX) removed.
**       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<23>" is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<23>" (MUX) removed.
**         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<22>" is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<22>" (MUX) removed.
**           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<21>" is loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<21>" (MUX) removed.
**             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<20>" is loadless and has been removed.
**              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<20>" (MUX) removed.
**               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<19>" is loadless and has been removed.
**                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<19>" (MUX) removed.
**                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<18>" is loadless and has been removed.
**                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<18>" (MUX) removed.
**                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<17>" is loadless and has been removed.
**                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<17>" (MUX) removed.
**                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<16>" is loadless and has been removed.
**                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<16>" (MUX) removed.
**                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<15>" is loadless and has been removed.
**                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<15>" (MUX) removed.
**                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<14>" is loadless and has been removed.
**                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<14>" (MUX) removed.
**                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<13>" is loadless and has been removed.
**                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<13>" (MUX) removed.
**                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<12>" is loadless and has been removed.
**                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<12>" (MUX) removed.
**                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<11>" is loadless and has been removed.
**                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<11>" (MUX) removed.
**                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<10>" is loadless and has been removed.
**                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<10>" (MUX) removed.
**                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<9>" is loadless and has been removed.
**                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<9>" (MUX) removed.
**                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<8>" is loadless and has been removed.
**                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<8>" (MUX) removed.
**                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<7>" is loadless and has been removed.
**                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<7>" (MUX) removed.
**                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<6>" is loadless and has been removed.
**                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<6>" (MUX) removed.
**                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<5>" is loadless and has been removed.
**                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<5>" (MUX) removed.
**                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<4>" is loadless and has been removed.
**                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<4>" (MUX) removed.
**                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<3>" is loadless and has been removed.
**                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<3>" (MUX) removed.
**                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<2>" is loadless and has been removed.
***Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<2>" (MUX) removed.
*** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<1>" is loadless and has been removed.
***  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<1>" (MUX) removed.
***   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<0>" is loadless and has been removed.
***    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_cy
<0>" (MUX) removed.
***     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<0>" is
loadless and has been removed.
***      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_0" (SFF)
removed.
***       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<0>"
is loadless and has been removed.
***        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<0>"
(XOR) removed.
***         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<0>" is
loadless and has been removed.
***          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<0>"
(ROM) removed.
***           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<0>" is
loadless and has been removed.
***            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_0"
(SFF) removed.
***             The signal "nf2_core/user_data_path/delay_modules[2].delay/start_data" is
loadless and has been removed.
***              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/start_data1"
(ROM) removed.
***       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_or0000" is
loadless and has been removed.
***        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_or00001"
(ROM) removed.
***     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<0>" is loadless and has been removed.
***      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<0>" (ROM) removed.
***       The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<0>" is
loadless and has been removed.
***        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_0"
(SFF) removed.
***         The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<0>1"
is loadless and has been removed.
***          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<0>1" (ROM)
removed.
***           The signal "nf2_core/user_data_path/delay_modules[2].delay/N0" is loadless and
has been removed.
***            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<0>1_f5" (MUX)
removed.
***             The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<0>11"
is loadless and has been removed.
***              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<0>12" (ROM)
removed.
***               The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_cmp_eq0000" is
loadless and has been removed.
***                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_cmp_eq000013"
(ROM) removed.
***         The signal "nf2_core/user_data_path/delay_modules[2].delay/N29" is loadless and
has been removed.
***          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<0>_SW0" (ROM)
removed.
***           The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<0>"
is loadless and has been removed.
***            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<0>" (XOR) removed.
***             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<0>" is loadless and has been removed.
***              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<0>" (ROM) removed.
***               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<0>" is
loadless and has been removed.
***   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<1>" is
loadless and has been removed.
***    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_1" (SFF)
removed.
***     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<1>"
is loadless and has been removed.
***      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<1>"
(XOR) removed.
***       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<0>" is
loadless and has been removed.
***        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<0>"
(MUX) removed.
***       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<1>" is
loadless and has been removed.
***        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<1>"
(ROM) removed.
***         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<1>" is
loadless and has been removed.
***          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_1"
(SFF) removed.
***   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<1>" is loadless and has been removed.
***    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<1>" (ROM) removed.
***     The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<1>" is
loadless and has been removed.
***      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_1"
(SFF) removed.
***       The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<1>1"
is loadless and has been removed.
***        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<1>1" (ROM)
removed.
***         The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<1>"
is loadless and has been removed.
***          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<1>" (XOR) removed.
***           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<0>" is loadless and has been removed.
***            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<0>" (MUX) removed.
***           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<1>" is loadless and has been removed.
***            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<1>" (ROM) removed.
***             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<1>" is
loadless and has been removed.
***       The signal "nf2_core/user_data_path/delay_modules[2].delay/N311" is loadless and
has been removed.
***        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<1>_SW0" (ROM)
removed.
***         The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<1>"
is loadless and has been removed.
***          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_1" (SFF)
removed.
***           The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<1>" is
loadless and has been removed.
***            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<1>" (XOR) removed.
***             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
0>" is loadless and has been removed.
***              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
0>" (MUX) removed.
***               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<0>" is loadless and has been removed.
***                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<0>" (ROM) removed.
***                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<0>" is
loadless and has been removed.
***                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_0"
(SFF) removed.
***                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<0>" is
loadless and has been removed.
***                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_0" (SFF)
removed.
***                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<0>"
is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<0>"
(XOR) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<0>" is
loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<0>"
(ROM) removed.
***                         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<0>" is
loadless and has been removed.
***                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_0"
(SFF) removed.
***             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<1>" is loadless and has been removed.
***              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<1>" (ROM) removed.
***               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<1>" is
loadless and has been removed.
***                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_1"
(SFF) removed.
***                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<1>" is
loadless and has been removed.
***                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_1" (SFF)
removed.
***                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<1>"
is loadless and has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<1>"
(XOR) removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<0>" is
loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<0>"
(MUX) removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<1>" is
loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<1>"
(ROM) removed.
***                       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<1>" is
loadless and has been removed.
***                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_1"
(SFF) removed.
***           The signal
"nf2_core/user_data_path/delay_modules[2].delay/reset_remaining_delay" is
loadless and has been removed.
***            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/reset_remaining_delay" (SFF)
removed.
***             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<31>" is loadless and has been removed.
***              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<31>" (MUX) removed.
***               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<30>" is loadless and has been removed.
***                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<30>" (MUX) removed.
***                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<29>" is loadless and has been removed.
***                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<29>" (MUX) removed.
***                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<28>" is loadless and has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<28>" (MUX) removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<27>" is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<27>" (MUX) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<26>" is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<26>" (MUX) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<25>" is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<25>" (MUX) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<24>" is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<24>" (MUX) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<23>" is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<23>" (MUX) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<22>" is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<22>" (MUX) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<21>" is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<21>" (MUX) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<20>" is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<20>" (MUX) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<19>" is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<19>" (MUX) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<18>" is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<18>" (MUX) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<17>" is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<17>" (MUX) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<16>" is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<16>" (MUX) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<15>" is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<15>" (MUX) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<14>" is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<14>" (MUX) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<13>" is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<13>" (MUX) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<12>" is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<12>" (MUX) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<11>" is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<11>" (MUX) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<10>" is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<10>" (MUX) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<9>" is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<9>" (MUX) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<8>" is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<8>" (MUX) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<7>" is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<7>" (MUX) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<6>" is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<6>" (MUX) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<5>" is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<5>" (MUX) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<4>" is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<4>" (MUX) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<3>" is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<3>" (MUX) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<2>" is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<2>" (MUX) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<1>" is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<1>" (MUX) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<0>" is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<0>" (MUX) removed.
****                           The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<8>" is
loadless and has been removed.
****                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_8"
(SFF) removed.
****                             The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<8>1"
is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<8>1" (ROM)
removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<8>"
is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<8>" (XOR) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<7>" is loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<7>" (MUX) removed.
****                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<6>" is loadless and has been removed.
****                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<6>" (MUX) removed.
****                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<5>" is loadless and has been removed.
****                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<5>" (MUX) removed.
****                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<4>" is loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<4>" (MUX) removed.
****                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<3>" is loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<3>" (MUX) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<2>" is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<2>" (MUX) removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<1>" is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<1>" (MUX) removed.
****                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<2>" is
loadless and has been removed.
****                                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_2"
(SFF) removed.
****                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<2>1"
is loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<2>1" (ROM)
removed.
****                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<2>"
is loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<2>" (XOR) removed.
***** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<2>" is loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<2>" (ROM) removed.
*****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<2>" is
loadless and has been removed.
****                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/N33" is loadless and
has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<2>_SW0" (ROM)
removed.
****                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<2>"
is loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_2" (SFF)
removed.
***** The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<2>" is
loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<2>" (XOR) removed.
*****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
1>" is loadless and has been removed.
*****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
1>" (MUX) removed.
*****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<2>" is loadless and has been removed.
*****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<2>" (ROM) removed.
*****     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<2>" is
loadless and has been removed.
*****      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_2"
(SFF) removed.
*****       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<2>" is
loadless and has been removed.
*****        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_2" (SFF)
removed.
*****         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<2>"
is loadless and has been removed.
*****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<2>"
(XOR) removed.
*****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<1>" is
loadless and has been removed.
*****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<1>"
(MUX) removed.
*****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<2>" is
loadless and has been removed.
*****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<2>"
(ROM) removed.
*****             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<2>" is
loadless and has been removed.
*****              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_2"
(SFF) removed.
****                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<3>" is
loadless and has been removed.
****                                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_3"
(SFF) removed.
****                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<3>1"
is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<3>1" (ROM)
removed.
****                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<3>"
is loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<3>" (XOR) removed.
****                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<3>" is loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<3>" (ROM) removed.
***** The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<3>" is
loadless and has been removed.
****                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/N35" is loadless and
has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<3>_SW0" (ROM)
removed.
****                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<3>"
is loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_3" (SFF)
removed.
****                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<3>" is
loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<3>" (XOR) removed.
***** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
2>" is loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
2>" (MUX) removed.
***** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<3>" is loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<3>" (ROM) removed.
*****   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<3>" is
loadless and has been removed.
*****    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_3"
(SFF) removed.
*****     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<3>" is
loadless and has been removed.
*****      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_3" (SFF)
removed.
*****       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<3>"
is loadless and has been removed.
*****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<3>"
(XOR) removed.
*****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<2>" is
loadless and has been removed.
*****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<2>"
(MUX) removed.
*****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<3>" is
loadless and has been removed.
*****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<3>"
(ROM) removed.
*****           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<3>" is
loadless and has been removed.
*****            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_3"
(SFF) removed.
****                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<4>" is
loadless and has been removed.
****                                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_4"
(SFF) removed.
****                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<4>1"
is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<4>1" (ROM)
removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<4>"
is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<4>" (XOR) removed.
****                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<4>" is loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<4>" (ROM) removed.
****                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<4>" is
loadless and has been removed.
****                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/N37" is loadless and
has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<4>_SW0" (ROM)
removed.
****                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<4>"
is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_4" (SFF)
removed.
****                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<4>" is
loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<4>" (XOR) removed.
****                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
3>" is loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
3>" (MUX) removed.
****                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<4>" is loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<4>" (ROM) removed.
***** The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<4>" is
loadless and has been removed.
*****  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_4"
(SFF) removed.
*****   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<4>" is
loadless and has been removed.
*****    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_4" (SFF)
removed.
*****     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<4>"
is loadless and has been removed.
*****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<4>"
(XOR) removed.
*****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<3>" is
loadless and has been removed.
*****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<3>"
(MUX) removed.
*****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<4>" is
loadless and has been removed.
*****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<4>"
(ROM) removed.
*****         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<4>" is
loadless and has been removed.
*****          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_4"
(SFF) removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<5>" is
loadless and has been removed.
****                                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_5"
(SFF) removed.
****                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<5>1"
is loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<5>1" (ROM)
removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<5>"
is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<5>" (XOR) removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<5>" is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<5>" (ROM) removed.
****                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<5>" is
loadless and has been removed.
****                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/N39" is loadless and
has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<5>_SW0" (ROM)
removed.
****                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<5>"
is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_5" (SFF)
removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<5>" is
loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<5>" (XOR) removed.
****                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
4>" is loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
4>" (MUX) removed.
****                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<5>" is loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<5>" (ROM) removed.
****                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<5>" is
loadless and has been removed.
*****Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_5"
(SFF) removed.
***** The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<5>" is
loadless and has been removed.
*****  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_5" (SFF)
removed.
*****   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<5>"
is loadless and has been removed.
*****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<5>"
(XOR) removed.
*****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<4>" is
loadless and has been removed.
*****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<4>"
(MUX) removed.
*****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<5>" is
loadless and has been removed.
*****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<5>"
(ROM) removed.
*****       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<5>" is
loadless and has been removed.
*****        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_5"
(SFF) removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<6>" is
loadless and has been removed.
****                                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_6"
(SFF) removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<6>1"
is loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<6>1" (ROM)
removed.
****                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<6>"
is loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<6>" (XOR) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<6>" is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<6>" (ROM) removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<6>" is
loadless and has been removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/N41" is loadless and
has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<6>_SW0" (ROM)
removed.
****                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<6>"
is loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_6" (SFF)
removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<6>" is
loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<6>" (XOR) removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
5>" is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
5>" (MUX) removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<6>" is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<6>" (ROM) removed.
****                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<6>" is
loadless and has been removed.
****                                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_6"
(SFF) removed.
****                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<6>" is
loadless and has been removed.
*****Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_6" (SFF)
removed.
***** The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<6>"
is loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<6>"
(XOR) removed.
*****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<5>" is
loadless and has been removed.
*****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<5>"
(MUX) removed.
*****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<6>" is
loadless and has been removed.
*****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<6>"
(ROM) removed.
*****     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<6>" is
loadless and has been removed.
*****      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_6"
(SFF) removed.
****                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<7>" is
loadless and has been removed.
****                                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_7"
(SFF) removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<7>1"
is loadless and has been removed.
****                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<7>1" (ROM)
removed.
****                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<7>"
is loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<7>" (XOR) removed.
****                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<7>" is loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<7>" (ROM) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<7>" is
loadless and has been removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/N43" is loadless and
has been removed.
****                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<7>_SW0" (ROM)
removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<7>"
is loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_7" (SFF)
removed.
****                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<7>" is
loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<7>" (XOR) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
6>" is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
6>" (MUX) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<7>" is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<7>" (ROM) removed.
****                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<7>" is
loadless and has been removed.
****                                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_7"
(SFF) removed.
****                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<7>" is
loadless and has been removed.
****                                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_7" (SFF)
removed.
****                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<7>"
is loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<7>"
(XOR) removed.
***** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<6>" is
loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<6>"
(MUX) removed.
***** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<7>" is
loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<7>"
(ROM) removed.
*****   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<7>" is
loadless and has been removed.
*****    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_7"
(SFF) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<8>" is loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<8>" (ROM) removed.
****                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<8>" is
loadless and has been removed.
****                             The signal "nf2_core/user_data_path/delay_modules[2].delay/N45" is loadless and
has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<8>_SW0" (ROM)
removed.
****                               The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<8>"
is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_8" (SFF)
removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<8>" is
loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<8>" (XOR) removed.
****                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
7>" is loadless and has been removed.
****                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
7>" (MUX) removed.
****                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<8>" is loadless and has been removed.
****                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<8>" (ROM) removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<8>" is
loadless and has been removed.
****                                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_8"
(SFF) removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<8>" is
loadless and has been removed.
****                                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_8" (SFF)
removed.
****                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<8>"
is loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<8>"
(XOR) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<7>" is
loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<7>"
(MUX) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<8>" is
loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<8>"
(ROM) removed.
****                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<8>" is
loadless and has been removed.
****                                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_8"
(SFF) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<0>" is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<0>" (ROM) removed.
****                         The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<9>" is
loadless and has been removed.
****                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_9"
(SFF) removed.
****                           The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<9>1"
is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<9>1" (ROM)
removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<9>"
is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<9>" (XOR) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<8>" is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<8>" (MUX) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<9>" is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<9>" (ROM) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<9>" is
loadless and has been removed.
****                           The signal "nf2_core/user_data_path/delay_modules[2].delay/N47" is loadless and
has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<9>_SW0" (ROM)
removed.
****                             The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<9>"
is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_9" (SFF)
removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<9>" is
loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<9>" (XOR) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
8>" is loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
8>" (MUX) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<9>" is loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<9>" (ROM) removed.
****                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<9>" is
loadless and has been removed.
****                                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_9"
(SFF) removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<9>" is
loadless and has been removed.
****                                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_9" (SFF)
removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<9>"
is loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<9>"
(XOR) removed.
****                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<8>" is
loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<8>"
(MUX) removed.
****                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<9>" is
loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<9>"
(ROM) removed.
****                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<9>" is
loadless and has been removed.
****                                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_9"
(SFF) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<1>" is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<1>" (ROM) removed.
****                       The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<10>" is
loadless and has been removed.
****                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_10"
(SFF) removed.
****                         The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<10>1"
is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<10>1" (ROM)
removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<10>"
is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<10>" (XOR) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<9>" is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<9>" (MUX) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<10>" is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<10>" (ROM) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<10>" is
loadless and has been removed.
****                         The signal "nf2_core/user_data_path/delay_modules[2].delay/N49" is loadless and
has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<10>_SW0" (ROM)
removed.
****                           The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<10>"
is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_10" (SFF)
removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<10>" is
loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<10>" (XOR) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
9>" is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
9>" (MUX) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<10>" is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<10>" (ROM) removed.
****                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<10>" is
loadless and has been removed.
****                                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_10"
(SFF) removed.
****                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<10>" is
loadless and has been removed.
****                                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_10"
(SFF) removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<10>"
is loadless and has been removed.
****                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<10>"
(XOR) removed.
****                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<9>" is
loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<9>"
(MUX) removed.
****                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<10>"
is loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<10>"
(ROM) removed.
****                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<10>" is
loadless and has been removed.
****                                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_10"
(SFF) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<2>" is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<2>" (ROM) removed.
****                     The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<11>" is
loadless and has been removed.
****                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_11"
(SFF) removed.
****                       The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<11>1"
is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<11>1" (ROM)
removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<11>"
is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<11>" (XOR) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<10>" is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<10>" (MUX) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<11>" is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<11>" (ROM) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<11>" is
loadless and has been removed.
****                       The signal "nf2_core/user_data_path/delay_modules[2].delay/N51" is loadless and
has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<11>_SW0" (ROM)
removed.
****                         The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<11>"
is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_11" (SFF)
removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<11>" is
loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<11>" (XOR) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
10>" is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
10>" (MUX) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<11>" is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<11>" (ROM) removed.
****                               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<11>" is
loadless and has been removed.
****                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_11"
(SFF) removed.
****                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<11>" is
loadless and has been removed.
****                                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_11"
(SFF) removed.
****                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<11>"
is loadless and has been removed.
****                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<11>"
(XOR) removed.
****                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<10>" is
loadless and has been removed.
****                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<10>"
(MUX) removed.
****                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<11>"
is loadless and has been removed.
****                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<11>"
(ROM) removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<11>" is
loadless and has been removed.
****                                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_11"
(SFF) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<3>" is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<3>" (ROM) removed.
****                   The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<12>" is
loadless and has been removed.
****                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_12"
(SFF) removed.
****                     The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<12>1"
is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<12>1" (ROM)
removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<12>"
is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<12>" (XOR) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<11>" is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<11>" (MUX) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<12>" is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<12>" (ROM) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<12>" is
loadless and has been removed.
****                     The signal "nf2_core/user_data_path/delay_modules[2].delay/N53" is loadless and
has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<12>_SW0" (ROM)
removed.
****                       The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<12>"
is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_12" (SFF)
removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<12>" is
loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<12>" (XOR) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
11>" is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
11>" (MUX) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<12>" is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<12>" (ROM) removed.
****                             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<12>" is
loadless and has been removed.
****                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_12"
(SFF) removed.
****                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<12>" is
loadless and has been removed.
****                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_12"
(SFF) removed.
****                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<12>"
is loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<12>"
(XOR) removed.
****                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<11>" is
loadless and has been removed.
****                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<11>"
(MUX) removed.
****                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<12>"
is loadless and has been removed.
****                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<12>"
(ROM) removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<12>" is
loadless and has been removed.
****                                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_12"
(SFF) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<4>" is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<4>" (ROM) removed.
****                 The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<13>" is
loadless and has been removed.
****                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_13"
(SFF) removed.
****                   The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<13>1"
is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<13>1" (ROM)
removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<13>"
is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<13>" (XOR) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<12>" is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<12>" (MUX) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<13>" is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<13>" (ROM) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<13>" is
loadless and has been removed.
****                   The signal "nf2_core/user_data_path/delay_modules[2].delay/N55" is loadless and
has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<13>_SW0" (ROM)
removed.
****                     The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<13>"
is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_13" (SFF)
removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<13>" is
loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<13>" (XOR) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
12>" is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
12>" (MUX) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<13>" is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<13>" (ROM) removed.
****                           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<13>" is
loadless and has been removed.
****                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_13"
(SFF) removed.
****                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<13>" is
loadless and has been removed.
****                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_13"
(SFF) removed.
****                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<13>"
is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<13>"
(XOR) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<12>" is
loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<12>"
(MUX) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<13>"
is loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<13>"
(ROM) removed.
****                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<13>" is
loadless and has been removed.
****                                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_13"
(SFF) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<5>" is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<5>" (ROM) removed.
****               The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<14>" is
loadless and has been removed.
****                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_14"
(SFF) removed.
****                 The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<14>1"
is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<14>1" (ROM)
removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<14>"
is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<14>" (XOR) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<13>" is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<13>" (MUX) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<14>" is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<14>" (ROM) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<14>" is
loadless and has been removed.
****                 The signal "nf2_core/user_data_path/delay_modules[2].delay/N57" is loadless and
has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<14>_SW0" (ROM)
removed.
****                   The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<14>"
is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_14" (SFF)
removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<14>" is
loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<14>" (XOR) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
13>" is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
13>" (MUX) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<14>" is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<14>" (ROM) removed.
****                         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<14>" is
loadless and has been removed.
****                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_14"
(SFF) removed.
****                           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<14>" is
loadless and has been removed.
****                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_14"
(SFF) removed.
****                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<14>"
is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<14>"
(XOR) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<13>" is
loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<13>"
(MUX) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<14>"
is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<14>"
(ROM) removed.
****                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<14>" is
loadless and has been removed.
****                                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_14"
(SFF) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<6>" is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<6>" (ROM) removed.
****             The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<15>" is
loadless and has been removed.
****              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_15"
(SFF) removed.
****               The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<15>1"
is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<15>1" (ROM)
removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<15>"
is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<15>" (XOR) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<14>" is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<14>" (MUX) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<15>" is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<15>" (ROM) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<15>" is
loadless and has been removed.
****               The signal "nf2_core/user_data_path/delay_modules[2].delay/N59" is loadless and
has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<15>_SW0" (ROM)
removed.
****                 The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<15>"
is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_15" (SFF)
removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<15>" is
loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<15>" (XOR) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
14>" is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
14>" (MUX) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<15>" is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<15>" (ROM) removed.
****                       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<15>" is
loadless and has been removed.
****                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_15"
(SFF) removed.
****                         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<15>" is
loadless and has been removed.
****                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_15"
(SFF) removed.
****                           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<15>"
is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<15>"
(XOR) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<14>" is
loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<14>"
(MUX) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<15>"
is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<15>"
(ROM) removed.
****                               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<15>" is
loadless and has been removed.
****                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_15"
(SFF) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<7>" is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<7>" (ROM) removed.
****           The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<16>" is
loadless and has been removed.
****            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_16"
(SFF) removed.
****             The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<16>1"
is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<16>1" (ROM)
removed.
****               The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<16>"
is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<16>" (XOR) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<15>" is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<15>" (MUX) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<16>" is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<16>" (ROM) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<16>" is
loadless and has been removed.
****             The signal "nf2_core/user_data_path/delay_modules[2].delay/N61" is loadless and
has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<16>_SW0" (ROM)
removed.
****               The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<16>"
is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_16" (SFF)
removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<16>" is
loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<16>" (XOR) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
15>" is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
15>" (MUX) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<16>" is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<16>" (ROM) removed.
****                     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<16>" is
loadless and has been removed.
****                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_16"
(SFF) removed.
****                       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<16>" is
loadless and has been removed.
****                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_16"
(SFF) removed.
****                         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<16>"
is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<16>"
(XOR) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<15>" is
loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<15>"
(MUX) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<16>"
is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<16>"
(ROM) removed.
****                             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<16>" is
loadless and has been removed.
****                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_16"
(SFF) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<8>" is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<8>" (ROM) removed.
****         The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<17>" is
loadless and has been removed.
****          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_17"
(SFF) removed.
****           The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<17>1"
is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<17>1" (ROM)
removed.
****             The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<17>"
is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<17>" (XOR) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<16>" is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<16>" (MUX) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<17>" is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<17>" (ROM) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<17>" is
loadless and has been removed.
****           The signal "nf2_core/user_data_path/delay_modules[2].delay/N63" is loadless and
has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<17>_SW0" (ROM)
removed.
****             The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<17>"
is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_17" (SFF)
removed.
****               The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<17>" is
loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<17>" (XOR) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
16>" is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
16>" (MUX) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<17>" is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<17>" (ROM) removed.
****                   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<17>" is
loadless and has been removed.
****                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_17"
(SFF) removed.
****                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<17>" is
loadless and has been removed.
****                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_17"
(SFF) removed.
****                       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<17>"
is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<17>"
(XOR) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<16>" is
loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<16>"
(MUX) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<17>"
is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<17>"
(ROM) removed.
****                           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<17>" is
loadless and has been removed.
****                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_17"
(SFF) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<9>" is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<9>" (ROM) removed.
****       The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<18>" is
loadless and has been removed.
****        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_18"
(SFF) removed.
****         The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<18>1"
is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<18>1" (ROM)
removed.
****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<18>"
is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<18>" (XOR) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<17>" is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<17>" (MUX) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<18>" is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<18>" (ROM) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<18>" is
loadless and has been removed.
****         The signal "nf2_core/user_data_path/delay_modules[2].delay/N65" is loadless and
has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<18>_SW0" (ROM)
removed.
****           The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<18>"
is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_18" (SFF)
removed.
****             The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<18>" is
loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<18>" (XOR) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
17>" is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
17>" (MUX) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<18>" is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<18>" (ROM) removed.
****                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<18>" is
loadless and has been removed.
****                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_18"
(SFF) removed.
****                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<18>" is
loadless and has been removed.
****                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_18"
(SFF) removed.
****                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<18>"
is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<18>"
(XOR) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<17>" is
loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<17>"
(MUX) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<18>"
is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<18>"
(ROM) removed.
****                         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<18>" is
loadless and has been removed.
****                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_18"
(SFF) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<10>" is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<10>" (ROM) removed.
****     The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<19>" is
loadless and has been removed.
****      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_19"
(SFF) removed.
****       The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<19>1"
is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<19>1" (ROM)
removed.
****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<19>"
is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<19>" (XOR) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<18>" is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<18>" (MUX) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<19>" is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<19>" (ROM) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<19>" is
loadless and has been removed.
****       The signal "nf2_core/user_data_path/delay_modules[2].delay/N67" is loadless and
has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<19>_SW0" (ROM)
removed.
****         The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<19>"
is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_19" (SFF)
removed.
****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<19>" is
loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<19>" (XOR) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
18>" is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
18>" (MUX) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<19>" is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<19>" (ROM) removed.
****               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<19>" is
loadless and has been removed.
****                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_19"
(SFF) removed.
****                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<19>" is
loadless and has been removed.
****                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_19"
(SFF) removed.
****                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<19>"
is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<19>"
(XOR) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<18>" is
loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<18>"
(MUX) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<19>"
is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<19>"
(ROM) removed.
****                       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<19>" is
loadless and has been removed.
****                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_19"
(SFF) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<11>" is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<11>" (ROM) removed.
****   The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<20>" is
loadless and has been removed.
****    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_20"
(SFF) removed.
****     The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<20>1"
is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<20>1" (ROM)
removed.
****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<20>"
is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<20>" (XOR) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<19>" is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<19>" (MUX) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<20>" is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<20>" (ROM) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<20>" is
loadless and has been removed.
****     The signal "nf2_core/user_data_path/delay_modules[2].delay/N69" is loadless and
has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<20>_SW0" (ROM)
removed.
****       The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<20>"
is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_20" (SFF)
removed.
****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<20>" is
loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<20>" (XOR) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
19>" is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
19>" (MUX) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<20>" is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<20>" (ROM) removed.
****             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<20>" is
loadless and has been removed.
****              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_20"
(SFF) removed.
****               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<20>" is
loadless and has been removed.
****                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_20"
(SFF) removed.
****                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<20>"
is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<20>"
(XOR) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<19>" is
loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<19>"
(MUX) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<20>"
is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<20>"
(ROM) removed.
****                     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<20>" is
loadless and has been removed.
****                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_20"
(SFF) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<12>" is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<12>" (ROM) removed.
**** The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<21>" is
loadless and has been removed.
****  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_21"
(SFF) removed.
****   The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<21>1"
is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<21>1" (ROM)
removed.
****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<21>"
is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<21>" (XOR) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<20>" is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<20>" (MUX) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<21>" is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<21>" (ROM) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<21>" is
loadless and has been removed.
****   The signal "nf2_core/user_data_path/delay_modules[2].delay/N71" is loadless and
has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<21>_SW0" (ROM)
removed.
****     The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<21>"
is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_21" (SFF)
removed.
****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<21>" is
loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<21>" (XOR) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
20>" is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
20>" (MUX) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<21>" is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<21>" (ROM) removed.
****           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<21>" is
loadless and has been removed.
****            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_21"
(SFF) removed.
****             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<21>" is
loadless and has been removed.
****              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_21"
(SFF) removed.
****               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<21>"
is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<21>"
(XOR) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<20>" is
loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<20>"
(MUX) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<21>"
is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<21>"
(ROM) removed.
****                   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<21>" is
loadless and has been removed.
****                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_21"
(SFF) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<13>" is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<13>" (ROM) removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<22>" is
loadless and has been removed.
****Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_22"
(SFF) removed.
**** The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<22>1"
is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<22>1" (ROM)
removed.
****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<22>"
is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<22>" (XOR) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<21>" is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<21>" (MUX) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<22>" is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<22>" (ROM) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<22>" is
loadless and has been removed.
**** The signal "nf2_core/user_data_path/delay_modules[2].delay/N73" is loadless and
has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<22>_SW0" (ROM)
removed.
****   The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<22>"
is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_22" (SFF)
removed.
****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<22>" is
loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<22>" (XOR) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
21>" is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
21>" (MUX) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<22>" is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<22>" (ROM) removed.
****         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<22>" is
loadless and has been removed.
****          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_22"
(SFF) removed.
****           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<22>" is
loadless and has been removed.
****            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_22"
(SFF) removed.
****             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<22>"
is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<22>"
(XOR) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<21>" is
loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<21>"
(MUX) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<22>"
is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<22>"
(ROM) removed.
****                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<22>" is
loadless and has been removed.
****                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_22"
(SFF) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<14>" is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<14>" (ROM) removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<23>" is
loadless and has been removed.
***                                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_23"
(SFF) removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<23>1"
is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<23>1" (ROM)
removed.
**** The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<23>"
is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<23>" (XOR) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<22>" is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<22>" (MUX) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<23>" is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<23>" (ROM) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<23>" is
loadless and has been removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/N75" is loadless and
has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<23>_SW0" (ROM)
removed.
**** The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<23>"
is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_23" (SFF)
removed.
****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<23>" is
loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<23>" (XOR) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
22>" is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
22>" (MUX) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<23>" is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<23>" (ROM) removed.
****       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<23>" is
loadless and has been removed.
****        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_23"
(SFF) removed.
****         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<23>" is
loadless and has been removed.
****          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_23"
(SFF) removed.
****           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<23>"
is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<23>"
(XOR) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<22>" is
loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<22>"
(MUX) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<23>"
is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<23>"
(ROM) removed.
****               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<23>" is
loadless and has been removed.
****                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_23"
(SFF) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<15>" is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<15>" (ROM) removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<24>" is
loadless and has been removed.
***                                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_24"
(SFF) removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<24>1"
is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<24>1" (ROM)
removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<24>"
is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<24>" (XOR) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<23>" is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<23>" (MUX) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<24>" is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<24>" (ROM) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<24>" is
loadless and has been removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/N77" is loadless and
has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<24>_SW0" (ROM)
removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<24>"
is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_24" (SFF)
removed.
**** The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<24>" is
loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<24>" (XOR) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
23>" is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
23>" (MUX) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<24>" is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<24>" (ROM) removed.
****     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<24>" is
loadless and has been removed.
****      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_24"
(SFF) removed.
****       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<24>" is
loadless and has been removed.
****        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_24"
(SFF) removed.
****         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<24>"
is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<24>"
(XOR) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<23>" is
loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<23>"
(MUX) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<24>"
is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<24>"
(ROM) removed.
****             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<24>" is
loadless and has been removed.
****              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_24"
(SFF) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<16>" is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<16>" (ROM) removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<25>" is
loadless and has been removed.
***                                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_25"
(SFF) removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<25>1"
is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<25>1" (ROM)
removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<25>"
is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<25>" (XOR) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<24>" is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<24>" (MUX) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<25>" is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<25>" (ROM) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<25>" is
loadless and has been removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/N79" is loadless and
has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<25>_SW0" (ROM)
removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<25>"
is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_25" (SFF)
removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<25>" is
loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<25>" (XOR) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
24>" is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
24>" (MUX) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<25>" is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<25>" (ROM) removed.
****   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<25>" is
loadless and has been removed.
****    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_25"
(SFF) removed.
****     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<25>" is
loadless and has been removed.
****      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_25"
(SFF) removed.
****       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<25>"
is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<25>"
(XOR) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<24>" is
loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<24>"
(MUX) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<25>"
is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<25>"
(ROM) removed.
****           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<25>" is
loadless and has been removed.
****            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_25"
(SFF) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<17>" is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<17>" (ROM) removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<26>" is
loadless and has been removed.
***                                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_26"
(SFF) removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<26>1"
is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<26>1" (ROM)
removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<26>"
is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<26>" (XOR) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<25>" is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<25>" (MUX) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<26>" is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<26>" (ROM) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<26>" is
loadless and has been removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/N81" is loadless and
has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<26>_SW0" (ROM)
removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<26>"
is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_26" (SFF)
removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<26>" is
loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<26>" (XOR) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
25>" is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
25>" (MUX) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<26>" is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<26>" (ROM) removed.
**** The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<26>" is
loadless and has been removed.
****  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_26"
(SFF) removed.
****   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<26>" is
loadless and has been removed.
****    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_26"
(SFF) removed.
****     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<26>"
is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<26>"
(XOR) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<25>" is
loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<25>"
(MUX) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<26>"
is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<26>"
(ROM) removed.
****         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<26>" is
loadless and has been removed.
****          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_26"
(SFF) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<18>" is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<18>" (ROM) removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<27>" is
loadless and has been removed.
***                                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_27"
(SFF) removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<27>1"
is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<27>1" (ROM)
removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<27>"
is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<27>" (XOR) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<26>" is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<26>" (MUX) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<27>" is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<27>" (ROM) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<27>" is
loadless and has been removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/N86" is loadless and
has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<27>_SW0" (ROM)
removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<27>"
is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_27" (SFF)
removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<27>" is
loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<27>" (XOR) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
26>" is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
26>" (MUX) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<27>" is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<27>" (ROM) removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<27>" is
loadless and has been removed.
****Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_27"
(SFF) removed.
**** The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<27>" is
loadless and has been removed.
****  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_27"
(SFF) removed.
****   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<27>"
is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<27>"
(XOR) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<26>" is
loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<26>"
(MUX) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<27>"
is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<27>"
(ROM) removed.
****       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<27>" is
loadless and has been removed.
****        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_27"
(SFF) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<19>" is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<19>" (ROM) removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<28>" is
loadless and has been removed.
***                                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_28"
(SFF) removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<28>1"
is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<28>1" (ROM)
removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<28>"
is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<28>" (XOR) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<27>" is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<27>" (MUX) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<28>" is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<28>" (ROM) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<28>" is
loadless and has been removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/N88" is loadless and
has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<28>_SW0" (ROM)
removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<28>"
is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_28" (SFF)
removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<28>" is
loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<28>" (XOR) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
27>" is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
27>" (MUX) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<28>" is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<28>" (ROM) removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<28>" is
loadless and has been removed.
***                                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_28"
(SFF) removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<28>" is
loadless and has been removed.
****Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_28"
(SFF) removed.
**** The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<28>"
is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<28>"
(XOR) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<27>" is
loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<27>"
(MUX) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<28>"
is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<28>"
(ROM) removed.
****     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<28>" is
loadless and has been removed.
****      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_28"
(SFF) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<20>" is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<20>" (ROM) removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<29>" is
loadless and has been removed.
***                                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_29"
(SFF) removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<29>1"
is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<29>1" (ROM)
removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<29>"
is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<29>" (XOR) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<28>" is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<28>" (MUX) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<29>" is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<29>" (ROM) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<29>" is
loadless and has been removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/N90" is loadless and
has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<29>_SW0" (ROM)
removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<29>"
is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_29" (SFF)
removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<29>" is
loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<29>" (XOR) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
28>" is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
28>" (MUX) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<29>" is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<29>" (ROM) removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<29>" is
loadless and has been removed.
***                                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_29"
(SFF) removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<29>" is
loadless and has been removed.
***                                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_29"
(SFF) removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<29>"
is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<29>"
(XOR) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<28>" is
loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<28>"
(MUX) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<29>"
is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<29>"
(ROM) removed.
****   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<29>" is
loadless and has been removed.
****    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_29"
(SFF) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<21>" is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<21>" (ROM) removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<30>" is
loadless and has been removed.
***                                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_30"
(SFF) removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<30>1"
is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<30>1" (ROM)
removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<30>"
is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<30>" (XOR) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<29>" is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<29>" (MUX) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<30>" is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<30>" (ROM) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<30>" is
loadless and has been removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/N92" is loadless and
has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<30>_SW0" (ROM)
removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<30>"
is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_30" (SFF)
removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<30>" is
loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<30>" (XOR) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
29>" is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
29>" (MUX) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<30>" is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<30>" (ROM) removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<30>" is
loadless and has been removed.
***                                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_30"
(SFF) removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<30>" is
loadless and has been removed.
***                                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_30"
(SFF) removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<30>"
is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<30>"
(XOR) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<29>" is
loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<29>"
(MUX) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<30>"
is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<30>"
(ROM) removed.
**** The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<30>" is
loadless and has been removed.
****  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_30"
(SFF) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<22>" is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<22>" (ROM) removed.
***                               The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<31>" is
loadless and has been removed.
***                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_31"
(SFF) removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<31>1"
is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<31>1" (ROM)
removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<31>"
is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<31>" (XOR) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<30>" is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<30>" (MUX) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<31>" is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<31>" (ROM) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<31>" is
loadless and has been removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/N94" is loadless and
has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<31>_SW0" (ROM)
removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<31>"
is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_31" (SFF)
removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<31>" is
loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<31>" (XOR) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
30>" is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
30>" (MUX) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<31>" is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<31>" (ROM) removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<31>" is
loadless and has been removed.
***                                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_31"
(SFF) removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<31>" is
loadless and has been removed.
***                                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_31"
(SFF) removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<31>"
is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<31>"
(XOR) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<30>" is
loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<30>"
(MUX) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<31>"
is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<31>"
(ROM) removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<31>" is
loadless and has been removed.
****Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_31"
(SFF) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<23>" is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<23>" (ROM) removed.
***                             The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<32>" is
loadless and has been removed.
***                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_32"
(SFF) removed.
***                               The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<32>1"
is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<32>1" (ROM)
removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<32>"
is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<32>" (XOR) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<31>" is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<31>" (MUX) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<32>" is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<32>" (ROM) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<32>" is
loadless and has been removed.
***                               The signal "nf2_core/user_data_path/delay_modules[2].delay/N96" is loadless and
has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<32>_SW0" (ROM)
removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<32>"
is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_32" (SFF)
removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<32>" is
loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<32>" (XOR) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
31>" is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
31>" (MUX) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<32>" is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<32>" (ROM) removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<32>" is
loadless and has been removed.
***                                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_32"
(SFF) removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<32>" is
loadless and has been removed.
***                                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_32"
(SFF) removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<32>"
is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<32>"
(XOR) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<31>" is
loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<31>"
(MUX) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<32>"
is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<32>"
(ROM) removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<32>" is
loadless and has been removed.
***                                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_32"
(SFF) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<24>" is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<24>" (ROM) removed.
***                           The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<33>" is
loadless and has been removed.
***                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_33"
(SFF) removed.
***                             The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<33>1"
is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<33>1" (ROM)
removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<33>"
is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<33>" (XOR) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<32>" is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<32>" (MUX) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<33>" is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<33>" (ROM) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<33>" is
loadless and has been removed.
***                             The signal "nf2_core/user_data_path/delay_modules[2].delay/N98" is loadless and
has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<33>_SW0" (ROM)
removed.
***                               The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<33>"
is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_33" (SFF)
removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<33>" is
loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<33>" (XOR) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
32>" is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
32>" (MUX) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<33>" is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<33>" (ROM) removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<33>" is
loadless and has been removed.
***                                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_33"
(SFF) removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<33>" is
loadless and has been removed.
***                                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_33"
(SFF) removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<33>"
is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<33>"
(XOR) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<32>" is
loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<32>"
(MUX) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<33>"
is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<33>"
(ROM) removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<33>" is
loadless and has been removed.
***                                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_33"
(SFF) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<25>" is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<25>" (ROM) removed.
***                         The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<34>" is
loadless and has been removed.
***                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_34"
(SFF) removed.
***                           The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<34>1"
is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<34>1" (ROM)
removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<34>"
is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<34>" (XOR) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<33>" is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<33>" (MUX) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<34>" is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<34>" (ROM) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<34>" is
loadless and has been removed.
***                           The signal "nf2_core/user_data_path/delay_modules[2].delay/N100" is loadless and
has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<34>_SW0" (ROM)
removed.
***                             The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<34>"
is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_34" (SFF)
removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<34>" is
loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<34>" (XOR) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
33>" is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
33>" (MUX) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<34>" is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<34>" (ROM) removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<34>" is
loadless and has been removed.
***                                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_34"
(SFF) removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<34>" is
loadless and has been removed.
***                                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_34"
(SFF) removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<34>"
is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<34>"
(XOR) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<33>" is
loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<33>"
(MUX) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<34>"
is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<34>"
(ROM) removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<34>" is
loadless and has been removed.
***                                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_34"
(SFF) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<26>" is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<26>" (ROM) removed.
***                       The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<35>" is
loadless and has been removed.
***                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_35"
(SFF) removed.
***                         The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<35>1"
is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<35>1" (ROM)
removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<35>"
is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<35>" (XOR) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<34>" is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<34>" (MUX) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<35>" is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<35>" (ROM) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<35>" is
loadless and has been removed.
***                         The signal "nf2_core/user_data_path/delay_modules[2].delay/N102" is loadless and
has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<35>_SW0" (ROM)
removed.
***                           The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<35>"
is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_35" (SFF)
removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<35>" is
loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<35>" (XOR) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
34>" is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
34>" (MUX) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<35>" is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<35>" (ROM) removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<35>" is
loadless and has been removed.
***                                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_35"
(SFF) removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<35>" is
loadless and has been removed.
***                                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_35"
(SFF) removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<35>"
is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<35>"
(XOR) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<34>" is
loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<34>"
(MUX) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<35>"
is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<35>"
(ROM) removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<35>" is
loadless and has been removed.
***                                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_35"
(SFF) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<27>" is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<27>" (ROM) removed.
***                     The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<36>" is
loadless and has been removed.
***                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_36"
(SFF) removed.
***                       The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<36>1"
is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<36>1" (ROM)
removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<36>"
is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<36>" (XOR) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<35>" is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<35>" (MUX) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<36>" is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<36>" (ROM) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<36>" is
loadless and has been removed.
***                       The signal "nf2_core/user_data_path/delay_modules[2].delay/N104" is loadless and
has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<36>_SW0" (ROM)
removed.
***                         The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<36>"
is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_36" (SFF)
removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<36>" is
loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<36>" (XOR) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
35>" is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
35>" (MUX) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<36>" is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<36>" (ROM) removed.
***                               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<36>" is
loadless and has been removed.
***                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_36"
(SFF) removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<36>" is
loadless and has been removed.
***                                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_36"
(SFF) removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<36>"
is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<36>"
(XOR) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<35>" is
loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<35>"
(MUX) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<36>"
is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<36>"
(ROM) removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<36>" is
loadless and has been removed.
***                                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_36"
(SFF) removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<28>" is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<28>" (ROM) removed.
***                   The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<37>" is
loadless and has been removed.
***                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_37"
(SFF) removed.
***                     The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<37>1"
is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<37>1" (ROM)
removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<37>"
is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<37>" (XOR) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<36>" is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<36>" (MUX) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<37>" is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<37>" (ROM) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<37>" is
loadless and has been removed.
***                     The signal "nf2_core/user_data_path/delay_modules[2].delay/N106" is loadless and
has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<37>_SW0" (ROM)
removed.
***                       The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<37>"
is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_37" (SFF)
removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<37>" is
loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<37>" (XOR) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
36>" is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
36>" (MUX) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<37>" is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<37>" (ROM) removed.
***                             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<37>" is
loadless and has been removed.
***                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_37"
(SFF) removed.
***                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<37>" is
loadless and has been removed.
***                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_37"
(SFF) removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<37>"
is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<37>"
(XOR) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<36>" is
loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<36>"
(MUX) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<37>"
is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<37>"
(ROM) removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<37>" is
loadless and has been removed.
***                                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_37"
(SFF) removed.
***                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<29>" is loadless and has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<29>" (ROM) removed.
***                 The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<38>" is
loadless and has been removed.
***                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_38"
(SFF) removed.
***                   The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<38>1"
is loadless and has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<38>1" (ROM)
removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<38>"
is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<38>" (XOR) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<37>" is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<37>" (MUX) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<38>" is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<38>" (ROM) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<38>" is
loadless and has been removed.
***                   The signal "nf2_core/user_data_path/delay_modules[2].delay/N111" is loadless and
has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<38>_SW0" (ROM)
removed.
***                     The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<38>"
is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_38" (SFF)
removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<38>" is
loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<38>" (XOR) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
37>" is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
37>" (MUX) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<38>" is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_lut
<38>" (ROM) removed.
***                           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<38>" is
loadless and has been removed.
***                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_38"
(SFF) removed.
***                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<38>" is
loadless and has been removed.
***                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_38"
(SFF) removed.
***                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<38>"
is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<38>"
(XOR) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<37>" is
loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<37>"
(MUX) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<38>"
is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<38>"
(ROM) removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<38>" is
loadless and has been removed.
***                                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_38"
(SFF) removed.
***                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<30>" is loadless and has been removed.
***                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<30>" (ROM) removed.
***               The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay<39>" is
loadless and has been removed.
***                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/want_delay_39"
(SFF) removed.
***                 The signal "nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<39>1"
is loadless and has been removed.
***                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<39>1" (ROM)
removed.
***                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next_addsub0000<39>"
is loadless and has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
xor<39>" (XOR) removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<38>" is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
cy<38>" (MUX) removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<39>" is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Madd_want_delay_next_addsub0000_
lut<39>" (ROM) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo_out_data<39>" is
loadless and has been removed.
***                 The signal "nf2_core/user_data_path/delay_modules[2].delay/N113" is loadless and
has been removed.
***                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/want_delay_next<39>_SW0" (ROM)
removed.
***                   The signal "nf2_core/user_data_path/delay_modules[2].delay/remaining_delay<39>"
is loadless and has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_39" (SFF)
removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/remaining_delay_sub0000<39>" is
loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_xor
<39>" (XOR) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
38>" is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_remaining_delay_sub0000_cy<
38>" (MUX) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<31>1" is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<31>1" (ROM) removed.
***                         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_delay<39>" is
loadless and has been removed.
***                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_delay_39"
(SFF) removed.
***                           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1<39>" is
loadless and has been removed.
***                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_39"
(SFF) removed.
***                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d1_sub0000<39>"
is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_xor<39>"
(XOR) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<38>" is
loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_cy<38>"
(MUX) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<39>"
is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d1_sub0000_lut<39>"
(ROM) removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1<39>" is
loadless and has been removed.
***                                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d1_39"
(SFF) removed.
***               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<31>" is loadless and has been removed.
***                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<31>" (ROM) removed.
*** The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<2>" is
loadless and has been removed.
***  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_2" (SFF)
removed.
***   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<2>"
is loadless and has been removed.
***    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<2>"
(XOR) removed.
***     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<1>" is
loadless and has been removed.
***      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<1>"
(MUX) removed.
***     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<2>" is
loadless and has been removed.
***      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<2>"
(ROM) removed.
***       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<2>" is
loadless and has been removed.
***        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_2"
(SFF) removed.
*** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<2>" is loadless and has been removed.
***  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<2>" (ROM) removed.
**                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<3>" is
loadless and has been removed.
***Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_3" (SFF)
removed.
*** The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<3>"
is loadless and has been removed.
***  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<3>"
(XOR) removed.
***   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<2>" is
loadless and has been removed.
***    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<2>"
(MUX) removed.
***   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<3>" is
loadless and has been removed.
***    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<3>"
(ROM) removed.
***     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<3>" is
loadless and has been removed.
***      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_3"
(SFF) removed.
**                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<3>" is loadless and has been removed.
***Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<3>" (ROM) removed.
**                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<4>" is
loadless and has been removed.
**                                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_4" (SFF)
removed.
**                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<4>"
is loadless and has been removed.
***Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<4>"
(XOR) removed.
*** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<3>" is
loadless and has been removed.
***  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<3>"
(MUX) removed.
*** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<4>" is
loadless and has been removed.
***  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<4>"
(ROM) removed.
***   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<4>" is
loadless and has been removed.
***    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_4"
(SFF) removed.
**                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<4>" is loadless and has been removed.
**                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<4>" (ROM) removed.
**                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<5>" is
loadless and has been removed.
**                                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_5" (SFF)
removed.
**                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<5>"
is loadless and has been removed.
**                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<5>"
(XOR) removed.
**                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<4>" is
loadless and has been removed.
***Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<4>"
(MUX) removed.
**                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<5>" is
loadless and has been removed.
***Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<5>"
(ROM) removed.
*** The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<5>" is
loadless and has been removed.
***  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_5"
(SFF) removed.
**                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<5>" is loadless and has been removed.
**                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<5>" (ROM) removed.
**                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<6>" is
loadless and has been removed.
**                                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_6" (SFF)
removed.
**                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<6>"
is loadless and has been removed.
**                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<6>"
(XOR) removed.
**                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<5>" is
loadless and has been removed.
**                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<5>"
(MUX) removed.
**                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<6>" is
loadless and has been removed.
**                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<6>"
(ROM) removed.
**                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<6>" is
loadless and has been removed.
***Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_6"
(SFF) removed.
**                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<6>" is loadless and has been removed.
**                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<6>" (ROM) removed.
**                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<7>" is
loadless and has been removed.
**                                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_7" (SFF)
removed.
**                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<7>"
is loadless and has been removed.
**                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<7>"
(XOR) removed.
**                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<6>" is
loadless and has been removed.
**                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<6>"
(MUX) removed.
**                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<7>" is
loadless and has been removed.
**                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<7>"
(ROM) removed.
**                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<7>" is
loadless and has been removed.
**                                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_7"
(SFF) removed.
**                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<7>" is loadless and has been removed.
**                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<7>" (ROM) removed.
**                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<8>" is
loadless and has been removed.
**                                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_8" (SFF)
removed.
**                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<8>"
is loadless and has been removed.
**                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<8>"
(XOR) removed.
**                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<7>" is
loadless and has been removed.
**                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<7>"
(MUX) removed.
**                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<8>" is
loadless and has been removed.
**                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<8>"
(ROM) removed.
**                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<8>" is
loadless and has been removed.
**                                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_8"
(SFF) removed.
**                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<8>" is loadless and has been removed.
**                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<8>" (ROM) removed.
**                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<9>" is
loadless and has been removed.
**                                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_9" (SFF)
removed.
**                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<9>"
is loadless and has been removed.
**                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<9>"
(XOR) removed.
**                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<8>" is
loadless and has been removed.
**                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<8>"
(MUX) removed.
**                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<9>" is
loadless and has been removed.
**                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<9>"
(ROM) removed.
**                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<9>" is
loadless and has been removed.
**                                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_9"
(SFF) removed.
**                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<9>" is loadless and has been removed.
**                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<9>" (ROM) removed.
**                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<10>" is
loadless and has been removed.
**                                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_10"
(SFF) removed.
**                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<10>"
is loadless and has been removed.
**                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<10>"
(XOR) removed.
**                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<9>" is
loadless and has been removed.
**                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<9>"
(MUX) removed.
**                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<10>"
is loadless and has been removed.
**                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<10>"
(ROM) removed.
**                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<10>" is
loadless and has been removed.
**                                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_10"
(SFF) removed.
**                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<10>" is loadless and has been removed.
**                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<10>" (ROM) removed.
**                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<11>" is
loadless and has been removed.
**                                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_11"
(SFF) removed.
**                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<11>"
is loadless and has been removed.
**                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<11>"
(XOR) removed.
**                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<10>" is
loadless and has been removed.
**                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<10>"
(MUX) removed.
**                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<11>"
is loadless and has been removed.
**                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<11>"
(ROM) removed.
**                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<11>" is
loadless and has been removed.
**                                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_11"
(SFF) removed.
**                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<11>" is loadless and has been removed.
**                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<11>" (ROM) removed.
**                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<12>" is
loadless and has been removed.
**                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_12"
(SFF) removed.
**                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<12>"
is loadless and has been removed.
**                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<12>"
(XOR) removed.
**                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<11>" is
loadless and has been removed.
**                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<11>"
(MUX) removed.
**                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<12>"
is loadless and has been removed.
**                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<12>"
(ROM) removed.
**                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<12>" is
loadless and has been removed.
**                                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_12"
(SFF) removed.
**                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<12>" is loadless and has been removed.
**                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<12>" (ROM) removed.
**                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<13>" is
loadless and has been removed.
**                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_13"
(SFF) removed.
**                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<13>"
is loadless and has been removed.
**                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<13>"
(XOR) removed.
**                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<12>" is
loadless and has been removed.
**                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<12>"
(MUX) removed.
**                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<13>"
is loadless and has been removed.
**                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<13>"
(ROM) removed.
**                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<13>" is
loadless and has been removed.
**                                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_13"
(SFF) removed.
**                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<13>" is loadless and has been removed.
**                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<13>" (ROM) removed.
**                           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<14>" is
loadless and has been removed.
**                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_14"
(SFF) removed.
**                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<14>"
is loadless and has been removed.
**                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<14>"
(XOR) removed.
**                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<13>" is
loadless and has been removed.
**                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<13>"
(MUX) removed.
**                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<14>"
is loadless and has been removed.
**                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<14>"
(ROM) removed.
**                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<14>" is
loadless and has been removed.
**                                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_14"
(SFF) removed.
**                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<14>" is loadless and has been removed.
**                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<14>" (ROM) removed.
**                         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<15>" is
loadless and has been removed.
**                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_15"
(SFF) removed.
**                           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<15>"
is loadless and has been removed.
**                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<15>"
(XOR) removed.
**                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<14>" is
loadless and has been removed.
**                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<14>"
(MUX) removed.
**                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<15>"
is loadless and has been removed.
**                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<15>"
(ROM) removed.
**                               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<15>" is
loadless and has been removed.
**                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_15"
(SFF) removed.
**                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<15>" is loadless and has been removed.
**                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<15>" (ROM) removed.
**                       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<16>" is
loadless and has been removed.
**                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_16"
(SFF) removed.
**                         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<16>"
is loadless and has been removed.
**                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<16>"
(XOR) removed.
**                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<15>" is
loadless and has been removed.
**                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<15>"
(MUX) removed.
**                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<16>"
is loadless and has been removed.
**                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<16>"
(ROM) removed.
**                             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<16>" is
loadless and has been removed.
**                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_16"
(SFF) removed.
**                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<16>" is loadless and has been removed.
**                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<16>" (ROM) removed.
**                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<17>" is
loadless and has been removed.
**                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_17"
(SFF) removed.
**                       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<17>"
is loadless and has been removed.
**                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<17>"
(XOR) removed.
**                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<16>" is
loadless and has been removed.
**                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<16>"
(MUX) removed.
**                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<17>"
is loadless and has been removed.
**                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<17>"
(ROM) removed.
**                           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<17>" is
loadless and has been removed.
**                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_17"
(SFF) removed.
**                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<17>" is loadless and has been removed.
**                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<17>" (ROM) removed.
**                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<18>" is
loadless and has been removed.
**                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_18"
(SFF) removed.
**                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<18>"
is loadless and has been removed.
**                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<18>"
(XOR) removed.
**                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<17>" is
loadless and has been removed.
**                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<17>"
(MUX) removed.
**                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<18>"
is loadless and has been removed.
**                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<18>"
(ROM) removed.
**                         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<18>" is
loadless and has been removed.
**                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_18"
(SFF) removed.
**                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<18>" is loadless and has been removed.
**                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<18>" (ROM) removed.
**                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<19>" is
loadless and has been removed.
**                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_19"
(SFF) removed.
**                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<19>"
is loadless and has been removed.
**                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<19>"
(XOR) removed.
**                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<18>" is
loadless and has been removed.
**                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<18>"
(MUX) removed.
**                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<19>"
is loadless and has been removed.
**                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<19>"
(ROM) removed.
**                       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<19>" is
loadless and has been removed.
**                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_19"
(SFF) removed.
**                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<19>" is loadless and has been removed.
**                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<19>" (ROM) removed.
**               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<20>" is
loadless and has been removed.
**                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_20"
(SFF) removed.
**                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<20>"
is loadless and has been removed.
**                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<20>"
(XOR) removed.
**                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<19>" is
loadless and has been removed.
**                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<19>"
(MUX) removed.
**                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<20>"
is loadless and has been removed.
**                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<20>"
(ROM) removed.
**                     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<20>" is
loadless and has been removed.
**                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_20"
(SFF) removed.
**               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<20>" is loadless and has been removed.
**                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<20>" (ROM) removed.
**             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<21>" is
loadless and has been removed.
**              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_21"
(SFF) removed.
**               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<21>"
is loadless and has been removed.
**                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<21>"
(XOR) removed.
**                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<20>" is
loadless and has been removed.
**                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<20>"
(MUX) removed.
**                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<21>"
is loadless and has been removed.
**                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<21>"
(ROM) removed.
**                   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<21>" is
loadless and has been removed.
**                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_21"
(SFF) removed.
**             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<21>" is loadless and has been removed.
**              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<21>" (ROM) removed.
**           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<22>" is
loadless and has been removed.
**            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_22"
(SFF) removed.
**             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<22>"
is loadless and has been removed.
**              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<22>"
(XOR) removed.
**               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<21>" is
loadless and has been removed.
**                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<21>"
(MUX) removed.
**               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<22>"
is loadless and has been removed.
**                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<22>"
(ROM) removed.
**                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<22>" is
loadless and has been removed.
**                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_22"
(SFF) removed.
**           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<22>" is loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<22>" (ROM) removed.
**         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<23>" is
loadless and has been removed.
**          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_23"
(SFF) removed.
**           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<23>"
is loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<23>"
(XOR) removed.
**             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<22>" is
loadless and has been removed.
**              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<22>"
(MUX) removed.
**             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<23>"
is loadless and has been removed.
**              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<23>"
(ROM) removed.
**               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<23>" is
loadless and has been removed.
**                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_23"
(SFF) removed.
**         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<23>" is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<23>" (ROM) removed.
**       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<24>" is
loadless and has been removed.
**        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_24"
(SFF) removed.
**         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<24>"
is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<24>"
(XOR) removed.
**           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<23>" is
loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<23>"
(MUX) removed.
**           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<24>"
is loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<24>"
(ROM) removed.
**             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<24>" is
loadless and has been removed.
**              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_24"
(SFF) removed.
**       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<24>" is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<24>" (ROM) removed.
**     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<25>" is
loadless and has been removed.
**      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_25"
(SFF) removed.
**       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<25>"
is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<25>"
(XOR) removed.
**         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<24>" is
loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<24>"
(MUX) removed.
**         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<25>"
is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<25>"
(ROM) removed.
**           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<25>" is
loadless and has been removed.
**            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_25"
(SFF) removed.
**     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<25>" is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<25>" (ROM) removed.
**   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<26>" is
loadless and has been removed.
**    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_26"
(SFF) removed.
**     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<26>"
is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<26>"
(XOR) removed.
**       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<25>" is
loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<25>"
(MUX) removed.
**       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<26>"
is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<26>"
(ROM) removed.
**         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<26>" is
loadless and has been removed.
**          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_26"
(SFF) removed.
**   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<26>" is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<26>" (ROM) removed.
** The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<27>" is
loadless and has been removed.
**  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_27"
(SFF) removed.
**   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<27>"
is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<27>"
(XOR) removed.
**     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<26>" is
loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<26>"
(MUX) removed.
**     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<27>"
is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<27>"
(ROM) removed.
**       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<27>" is
loadless and has been removed.
**        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_27"
(SFF) removed.
** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<27>" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<27>" (ROM) removed.
*                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<28>" is
loadless and has been removed.
**Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_28"
(SFF) removed.
** The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<28>"
is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<28>"
(XOR) removed.
**   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<27>" is
loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<27>"
(MUX) removed.
**   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<28>"
is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<28>"
(ROM) removed.
**     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<28>" is
loadless and has been removed.
**      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_28"
(SFF) removed.
*                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<28>" is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<28>" (ROM) removed.
*                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<29>" is
loadless and has been removed.
*                                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_29"
(SFF) removed.
*                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<29>"
is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<29>"
(XOR) removed.
** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<28>" is
loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<28>"
(MUX) removed.
** The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<29>"
is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<29>"
(ROM) removed.
**   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<29>" is
loadless and has been removed.
**    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_29"
(SFF) removed.
*                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<29>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<29>" (ROM) removed.
*                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<30>" is
loadless and has been removed.
*                                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_30"
(SFF) removed.
*                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<30>"
is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<30>"
(XOR) removed.
*                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<29>" is
loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<29>"
(MUX) removed.
*                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<30>"
is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<30>"
(ROM) removed.
** The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<30>" is
loadless and has been removed.
**  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_30"
(SFF) removed.
*                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<30>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<30>" (ROM) removed.
*                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<31>" is
loadless and has been removed.
*                                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_31"
(SFF) removed.
*                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<31>"
is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<31>"
(XOR) removed.
*                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<30>" is
loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<30>"
(MUX) removed.
*                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<31>"
is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<31>"
(ROM) removed.
*                                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<31>" is
loadless and has been removed.
**Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_31"
(SFF) removed.
*                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<31>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<31>" (ROM) removed.
*                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<32>" is
loadless and has been removed.
*                                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_32"
(SFF) removed.
*                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<32>"
is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<32>"
(XOR) removed.
*                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<31>" is
loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<31>"
(MUX) removed.
*                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<32>"
is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<32>"
(ROM) removed.
*                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<32>" is
loadless and has been removed.
*                                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_32"
(SFF) removed.
*                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<32>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<32>" (ROM) removed.
*                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<33>" is
loadless and has been removed.
*                                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_33"
(SFF) removed.
*                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<33>"
is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<33>"
(XOR) removed.
*                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<32>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<32>"
(MUX) removed.
*                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<33>"
is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<33>"
(ROM) removed.
*                                             The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<33>" is
loadless and has been removed.
*                                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_33"
(SFF) removed.
*                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<33>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<33>" (ROM) removed.
*                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<34>" is
loadless and has been removed.
*                                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_34"
(SFF) removed.
*                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<34>"
is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<34>"
(XOR) removed.
*                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<33>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<33>"
(MUX) removed.
*                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<34>"
is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<34>"
(ROM) removed.
*                                           The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<34>" is
loadless and has been removed.
*                                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_34"
(SFF) removed.
*                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<34>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<34>" (ROM) removed.
*                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<35>" is
loadless and has been removed.
*                                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_35"
(SFF) removed.
*                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<35>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<35>"
(XOR) removed.
*                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<34>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<34>"
(MUX) removed.
*                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<35>"
is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<35>"
(ROM) removed.
*                                         The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<35>" is
loadless and has been removed.
*                                          Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_35"
(SFF) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<35>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<35>" (ROM) removed.
*                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<36>" is
loadless and has been removed.
*                                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_36"
(SFF) removed.
*                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<36>"
is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<36>"
(XOR) removed.
*                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<35>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<35>"
(MUX) removed.
*                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<36>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<36>"
(ROM) removed.
*                                       The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<36>" is
loadless and has been removed.
*                                        Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_36"
(SFF) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<36>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<36>" (ROM) removed.
*                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<37>" is
loadless and has been removed.
*                                Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_37"
(SFF) removed.
*                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<37>"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<37>"
(XOR) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<36>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<36>"
(MUX) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<37>"
is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<37>"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<37>" is
loadless and has been removed.
*                                      Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_37"
(SFF) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<37>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<37>" (ROM) removed.
*                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<38>" is
loadless and has been removed.
*                              Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_38"
(SFF) removed.
*                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<38>"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<38>"
(XOR) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<37>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<37>"
(MUX) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<38>"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<38>"
(ROM) removed.
*                                   The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<38>" is
loadless and has been removed.
*                                    Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_38"
(SFF) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<38>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<38>" (ROM) removed.
*                           The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2<39>" is
loadless and has been removed.
*                            Loadless block "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_39"
(SFF) removed.
*                             The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_d2_sub0000<39>"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_xor<39>"
(XOR) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<38>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_cy<38>"
(MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<39>"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Msub_delay_d2_sub0000_lut<39>"
(ROM) removed.
*                                 The signal "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2<39>" is
loadless and has been removed.
*                                  Loadless block "nf2_core/user_data_path/delay_modules[2].delay/last_start_d2_39"
(SFF) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<39>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_le0000_lu
t<39>" (ROM) removed.
*                       The signal "N2985" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_good_mux0000_G" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<9>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<9>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<8>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<8>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<7>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<7>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<6>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<6>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<5>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<5>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<4>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<4>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<3>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<3>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<2>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<2>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<1>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<1>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<0>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<0>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<0>_rt" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_cy
<0>_rt" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<1>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<1>" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<2>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<2>" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<3>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<3>" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<4>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<4>" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<5>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<5>" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<6>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<6>" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<7>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<7>" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<8>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<8>" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<9>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/Mcompar_delay_good_cmp_lt0000_lu
t<9>" (ROM) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<0>" (XOR) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1<1>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1_1_and00001" (ROM) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<3>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_3" (FF) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count3" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<3>" (XOR) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>" (MUX) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>" (MUX) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>_rt" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>_rt" (ROM) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<2>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_2" (FF) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count2" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<2>" (XOR) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>_rt" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>_rt" (ROM) removed.
* The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1<2>" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1_2_and00001" (ROM) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<5>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_5" (FF) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count5" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<5>" (XOR) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>" (MUX) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>" (MUX) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>_rt" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>_rt" (ROM) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<4>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_4" (FF) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count4" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<4>" (XOR) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>_rt" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>_rt" (ROM) removed.
                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1<3>" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1_3_and00001" (ROM) removed.
* The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<7>" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_7" (FF) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count7" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<7>" (XOR) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>" (MUX) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>" (MUX) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>_rt" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>_rt" (ROM) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<6>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_6" (FF) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count6" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<6>" (XOR) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>_rt" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>_rt" (ROM) removed.
                                               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1<4>" is loadless and has been removed.
                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1_4_and00001" (ROM) removed.
                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<8>" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_8" (FF) removed.
* The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count8" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<8>" (XOR) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>" (MUX) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>_rt" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>_rt" (ROM) removed.
                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<9>" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_9" (FF) removed.
* The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count9" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>" (XOR) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>" (MUX) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>_rt" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>_rt" (ROM) removed.
                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux00012" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/FULL_NONREG_i2" (ROM) removed.
                                               The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/full" is
loadless and has been removed.
                                                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/RAM_FULL_i" (FF) removed.
                                                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/FULL_NONREG" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/FULL_NONREG_i24" (MUX) removed.
* The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/N5"
is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/FULL_NONREG_i24_F" (ROM) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp_full2" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/carrynet<3>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/carrynet<2>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/carrynet<1>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/carrynet<0>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1<0>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1_0_and00001" (ROM) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<1>" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_1" (FF) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count1" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<1>" (XOR) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>" (MUX) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>_rt" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<0>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_0" (FF) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<0>" (XOR) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>_rt" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>_rt" (ROM) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1<1>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1_1_and00001" (ROM) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<3>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_3" (FF) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count3" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<3>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>_rt" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>_rt" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<2>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_2" (FF) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count2" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<2>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>_rt" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>_rt" (ROM) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1<2>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1_2_and00001" (ROM) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<5>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_5" (FF) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count5" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<5>" (XOR) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>" (MUX) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>" (MUX) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>_rt" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>_rt" (ROM) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<4>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_4" (FF) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count4" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<4>" (XOR) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>_rt" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>_rt" (ROM) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1<3>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1_3_and00001" (ROM) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<7>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_7" (FF) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count7" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<7>" (XOR) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>" (MUX) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>" (MUX) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>_rt" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>_rt" (ROM) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<6>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_6" (FF) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count6" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<6>" (XOR) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>_rt" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>_rt" (ROM) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1<4>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1_4_and00001" (ROM) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<9>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_9" (FF) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count9" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>" (XOR) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>" (MUX) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>" (MUX) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>_rt" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>_rt" (ROM) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<8>" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_8" (FF) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count8" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<8>" (XOR) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>_rt" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>_rt" (ROM) removed.
* The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/N6"
is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/FULL_NONREG_i24_G" (ROM) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/wr_rst_q" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/wr_rst_q" (FF) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp_full1" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/carrynet<3>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/carrynet<2>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/carrynet<1>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/carrynet<0>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1<0>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1_0_and00001" (ROM) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1<1>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1_1_and00001" (ROM) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1<2>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1_2_and00001" (ROM) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1<3>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1_3_and00001" (ROM) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1<4>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1_4_and00001" (ROM) removed.
                                             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux000119" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux000119" (ROM) removed.
                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/in_fifo_empty" is
loadless and has been removed.
                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/empty1"
(ROM) removed.
                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/depth<1
>" is loadless and has been removed.
                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/depth_1
" (SFF) removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/depth_n
ot0001" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/depth_n
ot00011" (ROM) removed.
                                               The signal "nf2_core/user_data_path/pad_modules[2].pad/out_wr" is loadless and
has been removed.
                                                Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_wr" (SFF)
removed.
                                                 The signal "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt" is loadless
and has been removed.
*Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt76" (ROM)
removed.
* The signal "nf2_core/user_data_path/rate_limiter_in_rdy<4>" is loadless and has
been removed.
*  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/limiter_in_rdy1"
(ROM) removed.
*   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/depth<2
>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/depth_2
" (SFF) removed.
*     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Result<
2>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mcount_
depth_xor<2>11_f5" (MUX) removed.
*       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mcount_
depth_xor<2>111" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mcount_
depth_xor<2>112" (ROM) removed.
*         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/depth<0
>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/depth_0
" (SFF) removed.
*           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Result<
0>2" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mcount_
depth_xor<0>11_INV_0" (BUF) removed.
*       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mcount_
depth_xor<2>11" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mcount_
depth_xor<2>111" (ROM) removed.
* The signal "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt5" is loadless
and has been removed.
*  Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt5" (ROM)
removed.
*   The signal "nf2_core/user_data_path/pad_modules[2].pad/out_state<1>" is loadless
and has been removed.
*    Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_state_1" (SFF)
removed.
*     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt<1>" is
loadless and has been removed.
*      Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt<1>"
(ROM) removed.
*       The signal "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq0005"
is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000575" (ROM)
removed.
*         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000511" is
loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000511" (ROM)
removed.
*           The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<1>" is
loadless and has been removed.
*            Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_1"
(SFF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<1>54" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<1>541" (ROM)
removed.
*               The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<3>15" is
loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<4>42" (ROM)
removed.
*                 The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/empty" is
loadless and has been removed.
*                  Loadless block "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/empty"
(SFF) removed.
*                   The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/empty_nxt" is
loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/empty_nxt2" (ROM)
removed.
*                     The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/depth<1>"
is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/depth_1" (SFF)
removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/depth_not0001" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo_rd_en1" (ROM)
removed.
*                         The signal "nf2_core/user_data_path/pad_modules[2].pad/N31" is loadless and has
been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/empty_nxt11" (ROM)
removed.
*                           The signal "nf2_core/user_data_path/pad_modules[2].pad/out_state<0>" is loadless
and has been removed.
*                            Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_state_0" (SFF)
removed.
*                             The signal "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt<0>56" is
loadless and has been removed.
*                              Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt<0>56"
(ROM) removed.
*                               The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<10>1" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<10>11" (ROM)
removed.
*                                 The signal "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq0002"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000226" (ROM)
removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000212" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000212" (ROM)
removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<67>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_67" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<67>"
is loadless and has been removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<66>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_66" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<66>"
is loadless and has been removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<65>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_65" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<65>"
is loadless and has been removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<64>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_64" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<64>"
is loadless and has been removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000225" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000225" (ROM)
removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<71>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_71" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<71>"
is loadless and has been removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<70>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_70" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<70>"
is loadless and has been removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<69>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_69" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<69>"
is loadless and has been removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<68>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_68" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<68>"
is loadless and has been removed.
*                             The signal "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt<0>22" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt<0>22_f5" (MUX)
removed.
*                               The signal "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt<0>221" is
loadless and has been removed.
*                                Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt<0>221"
(ROM) removed.
*                                 The signal "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq0004"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000475" (ROM)
removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000411" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000411" (ROM)
removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<1>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_1" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<1>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<1>1" (ROM)
removed.
*                                         The signal "nf2_core/user_data_path/pad_modules[2].pad/N1" is loadless and has
been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<0>1_f5"
(MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<0>12" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<0>12" (ROM)
removed.
*                                             The signal "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_and0001" is
loadless and has been removed.
*                                              Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt<0>310"
(ROM) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<0>11" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<0>11" (ROM)
removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N41" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<1>_SW0"
(ROM) removed.
*                                         The signal "nf2_core/user_data_path/pad_modules[2].pad/N28" is loadless and has
been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<0>31" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<1>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<1>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<0>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<0>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<0>_rt" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<0>_rt" (ROM) removed.
*                                               The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<0>"
is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_0" (SFF)
removed.
*                                                 The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<0>1" is
loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<0>2" (ROM)
removed.
*                                                 The signal "nf2_core/user_data_path/pad_modules[2].pad/N30" is loadless and has
been removed.
**Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<0>_SW0"
(ROM) removed.
** The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<0>
" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<0>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<1>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<1>_INV_0" (BUF) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<2>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_2" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<2>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<2>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<2>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<2>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<1>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<1>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<2>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<2>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N49" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<2>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<3>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_3" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<3>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<3>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<3>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<3>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<2>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<2>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<3>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<3>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N51" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<3>_SW0"
(ROM) removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000424" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000424" (ROM)
removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<4>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_4" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<4>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<4>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<4>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<4>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<3>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<3>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<4>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<4>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N53" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<4>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<5>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_5" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<5>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<5>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<5>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<5>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<4>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<4>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<5>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<5>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N55" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<5>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<6>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_6" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<6>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<6>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<6>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<6>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<5>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<5>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<6>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<6>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N57" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<6>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<7>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_7" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<7>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<7>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<7>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<7>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<6>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<6>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<7>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<7>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N59" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<7>_SW0"
(ROM) removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000448" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000448" (ROM)
removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<8>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_8" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<8>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<8>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<8>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<8>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<7>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<7>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<8>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<8>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N77" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<8>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<9>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_9" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<9>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<9>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<9>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<9>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<8>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<8>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<9>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<9>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N79" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<9>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<10>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_10" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<10>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<10>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<10
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<10>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<9>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<9>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<10>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<10>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N81" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<10>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<11>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_11" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<11>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<11>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<11
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<11>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<10>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<10>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<11>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<11>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N83" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<11>_SW0"
(ROM) removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000461" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000461" (ROM)
removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<12>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_12" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<12>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<12>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<12
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<12>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<11>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<11>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<12>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<12>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N85" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<12>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<13>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_13" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<13>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<13>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<13
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<13>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<12>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<12>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<13>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<13>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N93" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<13>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<14>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_14" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<14>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<14>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<14
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<14>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<13>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<13>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<14>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<14>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N95" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<14>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len<15>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_15" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<15>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<15>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt_share0000<15
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<15>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<14>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<14>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<15>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<15>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[2].pad/N97" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_nonpad_word_len_nxt<15>_SW0"
(ROM) removed.
*                         The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/depth<0>"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/depth_0" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Result<0>2" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mcount_depth_xor<0>1
1_INV_0" (BUF) removed.
*                         The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/depth<2>"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/depth_2" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Result<2>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mcount_depth_xor<2>1
1" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Result<1>2" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mcount_depth_xor<1>1
1" (ROM) removed.
*               The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<1>"
is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<1>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<0>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<0>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<0>_rt" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<0>_rt" (ROM) removed.
*                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<0>" is
loadless and has been removed.
*                      Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_0"
(SFF) removed.
*                       The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<0>"
is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<0>27" (ROM)
removed.
*                         The signal "nf2_core/user_data_path/pad_modules[2].pad/N01" is loadless and has
been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<10>1_f5" (MUX)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<10>11" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<10>12" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<0>16" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<0>16" (ROM)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<0>"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<0>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<1>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<1>_INV_0" (BUF) removed.
*             The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<1>0"
is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<1>0" (ROM)
removed.
*           The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<3>" is
loadless and has been removed.
*            Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_3"
(SFF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<3>59" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<3>591" (ROM)
removed.
*               The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<3>"
is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<3>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<2>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<2>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<1>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<1>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<2>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<2>_INV_0" (BUF) removed.
*                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<2>" is
loadless and has been removed.
*                      Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_2"
(SFF) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<2>59" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<2>591" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<2>"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<2>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<10>44" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<15>44_f5" (MUX)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<15>44" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<15>441" (ROM)
removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<2>21" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<2>211" (ROM)
removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<3>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<3>_INV_0" (BUF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<3>21" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<3>211" (ROM)
removed.
*         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000524" is
loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000524" (ROM)
removed.
*           The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<7>" is
loadless and has been removed.
*            Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_7"
(SFF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<7>59" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<7>591" (ROM)
removed.
*               The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<7>"
is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<7>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<6>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<6>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<5>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<5>" (MUX) removed.
*                     The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<4>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<4>" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<3>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<3>" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<4>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<4>_INV_0" (BUF) removed.
*                         The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<4>" is
loadless and has been removed.
*                          Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_4"
(SFF) removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<4>59" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<4>591" (ROM)
removed.
*                             The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<4>"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<4>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<4>21" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<4>211" (ROM)
removed.
*                     The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<5>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<5>_INV_0" (BUF) removed.
*                       The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<5>" is
loadless and has been removed.
*                        Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_5"
(SFF) removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<5>59" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<5>591" (ROM)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<5>"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<5>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<5>21" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<5>211" (ROM)
removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<6>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<6>_INV_0" (BUF) removed.
*                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<6>" is
loadless and has been removed.
*                      Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_6"
(SFF) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<6>59" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<6>591" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<6>"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<6>" (XOR) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<6>21" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<6>211" (ROM)
removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<7>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<7>_INV_0" (BUF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<7>21" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<7>211" (ROM)
removed.
*         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000548" is
loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000548" (ROM)
removed.
*           The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<15>" is
loadless and has been removed.
*            Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_15"
(SFF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<15>59" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<15>591" (ROM)
removed.
*               The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<15>"
is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<15>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<14>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<14>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<13>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<13>" (MUX) removed.
*                     The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<12>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<12>" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<11>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<11>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<10>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<10>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<9>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<9>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<8>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<8>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<7>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
cy<7>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<8>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<8>_INV_0" (BUF) removed.
*                                 The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<8>" is
loadless and has been removed.
*                                  Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_8"
(SFF) removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<8>59" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<8>591" (ROM)
removed.
*                                     The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<8>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<8>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<8>21" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<8>211" (ROM)
removed.
*                             The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<9>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<9>_INV_0" (BUF) removed.
*                               The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<9>" is
loadless and has been removed.
*                                Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_9"
(SFF) removed.
*                                 The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<9>59" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<9>591" (ROM)
removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<9>"
is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<9>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<9>21" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<9>211" (ROM)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<10>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<10>_INV_0" (BUF) removed.
*                             The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<10>" is
loadless and has been removed.
*                              Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_10"
(SFF) removed.
*                               The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<10>59" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<10>591" (ROM)
removed.
*                                 The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<10>"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<10>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<10>21" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<10>211" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<11>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<11>_INV_0" (BUF) removed.
*                           The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<11>" is
loadless and has been removed.
*                            Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_11"
(SFF) removed.
*                             The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<11>59" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<11>591" (ROM)
removed.
*                               The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<11>"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<11>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<11>21" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<11>211" (ROM)
removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<12>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<12>_INV_0" (BUF) removed.
*                         The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<12>" is
loadless and has been removed.
*                          Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_12"
(SFF) removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<12>59" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<12>591" (ROM)
removed.
*                             The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<12>"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<12>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<12>21" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<12>211" (ROM)
removed.
*                     The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<13>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<13>_INV_0" (BUF) removed.
*                       The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<13>" is
loadless and has been removed.
*                        Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_13"
(SFF) removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<13>59" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<13>591" (ROM)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<13>"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<13>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<13>21" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<13>211" (ROM)
removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<14>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<14>_INV_0" (BUF) removed.
*                     The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len<14>" is
loadless and has been removed.
*                      Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_14"
(SFF) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<14>59" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<14>591" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt_share0000<14>"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
xor<14>" (XOR) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<14>21" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<14>211" (ROM)
removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<15>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_word_len_nxt_share0000_
lut<15>_INV_0" (BUF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<15>21" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_word_len_nxt<15>211" (ROM)
removed.
*         The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000561" is
loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt_cmp_eq000561" (ROM)
removed.
*       The signal "N2471" is loadless and has been removed.
*        Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt<1>_SW2"
(ROM) removed.
*       The signal "N2472" is loadless and has been removed.
*        Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_state_nxt<1>_SW3"
(ROM) removed.
* The signal "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt48" is loadless
and has been removed.
*  Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt48" (ROM)
removed.
*   The signal "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt30" is loadless
and has been removed.
*    Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt30" (ROM)
removed.
*   The signal "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt17" is loadless
and has been removed.
*    Loadless block "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt17" (ROM)
removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Result<
1>2" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mcount_
depth_xor<1>11" (ROM) removed.
                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next_cmp_eq0
002" is loadless and has been removed.
                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next_cmp_eq0
00226" (ROM) removed.
                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next_cmp_eq0
00212" is loadless and has been removed.
                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next_cmp_eq0
00212" (ROM) removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<64
>" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_64
" (FF) removed.
                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<64>" is loadless and has been removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<65
>" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_65
" (FF) removed.
                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<65>" is loadless and has been removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<66
>" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_66
" (FF) removed.
                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<66>" is loadless and has been removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<67
>" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_67
" (FF) removed.
                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<67>" is loadless and has been removed.
                                       The signal "N4292" is loadless and has been removed.
                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next<0>_G"
(ROM) removed.
                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next_and0000
" is loadless and has been removed.
                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next_and0000
1" (ROM) removed.
                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/rate_good" is
loadless and has been removed.
                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<10>" (MUX) removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<9>" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<9>" (MUX) removed.
                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<8>" is loadless and has been removed.
                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<8>" (MUX) removed.
                                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<7>" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<7>" (MUX) removed.
* The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<6>" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<6>" (MUX) removed.
*   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<5>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<5>" (MUX) removed.
*     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<4>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<4>" (MUX) removed.
*       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<3>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<3>" (MUX) removed.
*         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<2>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<2>" (MUX) removed.
*           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<1>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<1>" (MUX) removed.
*             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<0>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
cy<0>" (MUX) removed.
*               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens<0>" is
loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_0" (SFF)
removed.
*                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_not0001" is
loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_not00011"
(ROM) removed.
*                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<5>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<5>" (MUX) removed.
*                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<4>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<4>" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<3>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<3>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<2>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<2>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<1>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<1>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<0>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<0>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<0>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<0>" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len<0>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_0" (SFF)
removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<0>"
is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<0>2"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/N1" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<0>11"
(ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/data_good" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/data_good" (SFF)
removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len<0>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_0"
(SFF) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<0
>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<0
>2" (ROM) removed.
*                                         The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/N0" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<0
>146" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<0
>134" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<0
>134" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<0
>121" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<0
>121" (ROM) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<71
>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_71
" (FF) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<71>" is loadless and has been removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<70
>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_70
" (FF) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<70>" is loadless and has been removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<69
>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_69
" (FF) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<69>" is loadless and has been removed.
*                                           The signal "N1368" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<0
>146_SW0" (ROM) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/seen_len" is
loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/seen_len" (SFF)
removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/seen_len_next" is
loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/seen_len_next1"
(ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<0>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_0"
(FF) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<0>" is loadless and has been removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens<1>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_1" (SFF)
removed.
*                                   The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_1"
is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_11" (ROM)
removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_or0000" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_or00001"
(ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<9>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<9>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<8>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<8>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<7>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<7>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<6>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<6>" (MUX) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<5>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<5>" (MUX) removed.
*                                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<4>" is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<4>" (MUX) removed.
** The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<3>" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<3>" (MUX) removed.
**   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<2>" is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<2>" (MUX) removed.
**     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<1>" is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<1>" (MUX) removed.
**       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<0>" is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<0>" (MUX) removed.
**         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<0>" is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<0>" (ROM) removed.
**           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
0>" is loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
0" (FF) removed.
**           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
1>" is loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
1" (FF) removed.
**       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<1>" is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<1>" (ROM) removed.
**         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
2>" is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
2" (FF) removed.
**         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
3>" is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
3" (FF) removed.
**     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<2>" is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<2>" (ROM) removed.
**       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
4>" is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
4" (FF) removed.
**       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
5>" is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
5" (FF) removed.
**   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<3>" is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<3>" (ROM) removed.
**     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
6>" is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
6" (FF) removed.
**     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
7>" is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
7" (FF) removed.
** The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<4>" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<4>" (ROM) removed.
**   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
8>" is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
8" (FF) removed.
**   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
9>" is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
9" (FF) removed.
*                                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<5>" is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<5>" (ROM) removed.
** The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
10>" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
10" (FF) removed.
** The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
11>" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
11" (FF) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<6>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<6>" (ROM) removed.
*                                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
12>" is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
12" (FF) removed.
*                                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
13>" is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
13" (FF) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<7>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<7>" (ROM) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
14>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
14" (FF) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
15>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
15" (FF) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<8>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<8>" (ROM) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
16>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
16" (FF) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
17>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
17" (FF) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<9>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<9>" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
18>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
18" (FF) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1<
19>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/token_interval_d1_
19" (FF) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<1>1" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
1>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<0
>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<0
>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
0>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
0>" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
1>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
1>" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_and0000" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_and00001"
(ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_cy<4>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_cy<3>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_cy<3>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_cy<2>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_cy<2>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_cy<1>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_cy<1>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_cy<0>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_cy<0>" (MUX) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_lut<0>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_lut<0>" (ROM) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_lut<1>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_lut<1>" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_lut<2>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_lut<2>" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_lut<3>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_lut<3>" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_lut<4>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cmp_eq0000
_wg_lut<4>" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len<1>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_1" (SFF)
removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<1>"
is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<1>1"
(ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len<1>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_1"
(SFF) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<1
>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<1
>1" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<1>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_1"
(FF) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<1>" is loadless and has been removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<1>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<1>" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens<2>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_2" (SFF)
removed.
*                                 The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_2"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_21" (ROM)
removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<2>1" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
2>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<1
>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<1
>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
2>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
2>" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len<2>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_2" (SFF)
removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<2>"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<2>1"
(ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len<2>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_2"
(SFF) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<2
>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<2
>1" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next_a
ddsub0000<2>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<2>" (XOR) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_lut<2>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_lut<2>" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<2>
" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_2"
(FF) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<2>" is loadless and has been removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens<3>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_3" (SFF)
removed.
*                                 The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_3"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_31" (ROM)
removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<3>1" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
3>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<2
>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<2
>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
3>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
3>" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len<3>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_3" (SFF)
removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<3>"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<3>1"
(ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len<3>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_3"
(SFF) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<3
>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<3
>1" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next_a
ddsub0000<3>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<3>" (XOR) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<2>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<2>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_lut<3>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_lut<3>" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<3>
" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_3"
(FF) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<3>" is loadless and has been removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<2>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<2>" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens<4>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_4" (SFF)
removed.
*                               The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_4"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_41" (ROM)
removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<4>1" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
4>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<3
>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<3
>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
4>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
4>" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len<4>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_4" (SFF)
removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<4>"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<4>1"
(ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len<4>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_4"
(SFF) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<4
>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<4
>1" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next_a
ddsub0000<4>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<4>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<3>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<3>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_lut<4>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_lut<4>" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<4>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_4"
(FF) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<4>" is loadless and has been removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens<5>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_5" (SFF)
removed.
*                               The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_5"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_51" (ROM)
removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<5>1" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
5>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<4
>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<4
>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
5>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
5>" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len<5>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_5" (SFF)
removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<5>"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<5>1"
(ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len<5>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_5"
(SFF) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<5
>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<5
>1" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next_a
ddsub0000<5>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<5>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<4>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<4>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<5>_rt" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<5>_rt" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<5>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_5"
(FF) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<5>" is loadless and has been removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<3>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<3>" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens<6>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_6" (SFF)
removed.
*                             The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_6"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_61" (ROM)
removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<6>1" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
6>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<5
>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<5
>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
6>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
6>" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len<6>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_6" (SFF)
removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<6>"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<6>1"
(ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len<6>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_6"
(SFF) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<6
>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<6
>1" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next_a
ddsub0000<6>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<6>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<5>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<5>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<6>_rt" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<6>_rt" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<6>
" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_6"
(FF) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<6>" is loadless and has been removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens<7>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_7" (SFF)
removed.
*                             The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_7"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_71" (ROM)
removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<7>1" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
7>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<6
>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<6
>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
7>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_lut<
7>" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len<7>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_7" (SFF)
removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<7>"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<7>1"
(ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len<7>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_7"
(SFF) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<7
>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<7
>1" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next_a
ddsub0000<7>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<7>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<6>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<6>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<7>_rt" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<7>_rt" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<7>
" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_7"
(FF) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<7>" is loadless and has been removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<4>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<4>" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens<8>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_8" (SFF)
removed.
*                           The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_8"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_81" (ROM)
removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<8>1" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
8>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<7
>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<7
>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<8
>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<8
>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len<8>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_8" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<8>"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<8>1"
(ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len<8>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_8"
(SFF) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<8
>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<8
>1" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next_a
ddsub0000<8>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<8>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<7>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<7>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<8>_rt" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<8>_rt" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<8>
" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_8"
(FF) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<8>" is loadless and has been removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens<9>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_9" (SFF)
removed.
*                           The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_9"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_91" (ROM)
removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<9>1" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
9>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<8
>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<8
>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<9
>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<9
>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len<9>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_9" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<9>"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<9>1"
(ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len<9>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_9"
(SFF) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<9
>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<9
>1" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next_a
ddsub0000<9>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<9>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<8>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<8>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<9>_rt" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<9>_rt" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<9>
" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_9"
(FF) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<9>" is loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<5>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<5>" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens<10>" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/tokens_10" (SFF)
removed.
*                         The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_10"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_101" (ROM)
removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<10>1" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
10>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<9
>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_cy<9
>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
10>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
10>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len<10>" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_10" (SFF)
removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<10>"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/pkt_len_next<10>1"
(ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len<10>"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_10"
(SFF) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<1
0>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next<1
0>1" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/new_pkt_len_next_a
ddsub0000<10>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<10>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<9>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<9>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<10>_rt" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<10>_rt" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<10
>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_10
" (FF) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<10>" is loadless and has been removed.
*                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<10>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<10>" (MUX) removed.
*                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<9>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<9>" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<8>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<8>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<7>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<7>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<6>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<6>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<5>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<5>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<4>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<4>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<3>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<3>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<2>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<2>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<1>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<1>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<0>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<0>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<0>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<0>" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<0>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_0" (SFF)
removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<0>" is
loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<0>" (XOR) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_lut
<0>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_lut
<0>_INV_0" (BUF) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_or0000" is
loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_or0000"
(ROM) removed.
*                                               The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/N20" is
loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_or0000_SW0
" (ROM) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cst" is
loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_cst1"
(ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<0>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
0>" (XOR) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<0
>_rt" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<0
>_rt" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<1>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_1" (SFF)
removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<1>" is
loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<1>" (XOR) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
0>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
0>" (MUX) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
1>_rt" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
1>_rt" (ROM) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_val
" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_val
1" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<1>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
1>" (XOR) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<0
>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<0
>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
1>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
1>_INV_0" (BUF) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<1>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<1>" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<2>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_2" (SFF)
removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<2>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<2>" (XOR) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
1>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
1>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
2>_rt" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
2>_rt" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<2>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
2>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
2>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
2>_INV_0" (BUF) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<3>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_3" (SFF)
removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<3>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<3>" (XOR) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
2>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
2>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
3>_rt" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
3>_rt" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<3>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
3>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<2
>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<2
>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
3>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
3>_INV_0" (BUF) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<2>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<2>" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<4>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_4" (SFF)
removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<4>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<4>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
3>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
3>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
4>_rt" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
4>_rt" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<4>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
4>" (XOR) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<3
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<3
>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
4>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
4>_INV_0" (BUF) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<5>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_5" (SFF)
removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<5>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<5>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
4>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
4>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
5>_rt" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
5>_rt" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<5>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
5>" (XOR) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<4
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<4
>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
5>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
5>_INV_0" (BUF) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<3>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<3>" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<6>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_6" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<6>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<6>" (XOR) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
5>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
5>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
6>_rt" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
6>_rt" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<6>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
6>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<5
>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<5
>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
6>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
6>_INV_0" (BUF) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<7>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_7" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<7>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<7>" (XOR) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
6>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
6>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
7>_rt" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
7>_rt" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<7>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
7>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<6
>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<6
>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
7>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
7>_INV_0" (BUF) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<4>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<4>" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<8>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_8" (SFF)
removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<8>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<8>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
7>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
7>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
8>_rt" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
8>_rt" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<8>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
8>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<7
>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<7
>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
8>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
8>_INV_0" (BUF) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<9>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_9" (SFF)
removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<9>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<9>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
8>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
8>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
9>_rt" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
9>_rt" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<9>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
9>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<8
>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<8
>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
9>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
9>_INV_0" (BUF) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<5>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<5>" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<10>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_10" (SFF)
removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<10>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<10>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
9>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
9>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
10>_rt" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
10>_rt" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<10>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
10>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<9
>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<9
>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
10>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
10>_INV_0" (BUF) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<11>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_11" (SFF)
removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<11>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<11>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
10>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
10>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
11>_rt" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
11>_rt" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<11>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
11>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
0>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
0>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
11>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
11>_INV_0" (BUF) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<6>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<6>" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<12>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_12" (SFF)
removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<12>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<12>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
11>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
11>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
12>_rt" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
12>_rt" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<12>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
12>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
1>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
1>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
12>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
12>_INV_0" (BUF) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<13>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_13" (SFF)
removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<13>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<13>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
12>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
12>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
13>_rt" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
13>_rt" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<13>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
13>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
2>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
2>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
13>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
13>_INV_0" (BUF) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<7>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<7>" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<14>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_14" (SFF)
removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<14>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<14>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
13>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
13>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
14>_rt" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
14>_rt" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<14>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
14>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
3>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
3>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
14>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
14>_INV_0" (BUF) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<15>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_15" (SFF)
removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<15>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<15>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
14>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
14>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
15>_rt" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
15>_rt" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<15>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
15>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
4>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
4>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
15>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
15>_INV_0" (BUF) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<8>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<8>" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<16>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_16" (SFF)
removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<16>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<16>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
15>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
15>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
16>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
16>_rt" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<16>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
16>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
5>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
5>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
16>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
16>_INV_0" (BUF) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<17>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_17" (SFF)
removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<17>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<17>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
16>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
16>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
17>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
17>_rt" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<17>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
17>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
6>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
6>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
17>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
17>_INV_0" (BUF) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<9>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<9>" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<18>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_18" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<18>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<18>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
17>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
17>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
18>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
18>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<18>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
18>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
7>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
7>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
18>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
18>_INV_0" (BUF) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<19>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_19" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<19>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<19>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
18>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
18>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
19>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
19>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<19>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
19>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
8>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
8>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
19>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_lut<
19>_INV_0" (BUF) removed.
*                     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<10>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<10>" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter<20>" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/counter_20" (SFF)
removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<20>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<20>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
19>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_cy<
19>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<20>_rt" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcount_counter_xor
<20>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<20>" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
20>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
9>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<1
9>" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/_sub0000<21>" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_xor<
21>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<2
0>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Msub__sub0000_cy<2
0>" (MUX) removed.
*                 The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_0"
is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Eqn_01" (ROM)
removed.
*                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Result<0>1" is
loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Maccum_tokens_xor<
0>" (XOR) removed.
*               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<0>" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<0>" (ROM) removed.
*             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<1>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<1>" (ROM) removed.
*           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<2>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<2>" (ROM) removed.
*         The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<3>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<3>" (ROM) removed.
*       The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<4>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<4>" (ROM) removed.
*     The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<5>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<5>" (ROM) removed.
*   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<6>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<6>" (ROM) removed.
* The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<7>" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<7>" (ROM) removed.
                                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<8>" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<8>" (ROM) removed.
                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<9>" is loadless and has been removed.
                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<9>" (ROM) removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<10>" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/Mcompar_rate_good_
lut<10>" (ROM) removed.
                                 The signal "N4552" is loadless and has been removed.
                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/state_next<1>_G"
(ROM) removed.
                             The signal "nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/N18" is
loadless and has been removed.
                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/in_fifo_rd_en_SW1"
(ROM) removed.
                           The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<68>" is loadless and has been removed.
                   The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_wr_next1" is
loadless and has been removed.
                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_wr_next1"
(ROM) removed.
             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<0>" (XOR) removed.
           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<0>" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_0" (FF) removed.
             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<0>" (XOR) removed.
               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>_rt" is loadless and has been removed.
                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>_rt" (ROM) removed.
           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<1>" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_1" (FF) removed.
             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count1" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<1>" (XOR) removed.
               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>" is loadless and has been removed.
                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>" (MUX) removed.
               The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>_rt" is loadless and has been removed.
                Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>_rt" (ROM) removed.
       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<1>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<2>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_2" (FF) removed.
           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count2" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<2>" (XOR) removed.
             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>" (MUX) removed.
             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>_rt" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>_rt" (ROM) removed.
         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<3>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_3" (FF) removed.
           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count3" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<3>" (XOR) removed.
             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>" (MUX) removed.
             The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>_rt" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>_rt" (ROM) removed.
     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<2>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<4>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_4" (FF) removed.
         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count4" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<4>" (XOR) removed.
           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>" (MUX) removed.
           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>_rt" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>_rt" (ROM) removed.
       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<5>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_5" (FF) removed.
         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count5" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<5>" (XOR) removed.
           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>" (MUX) removed.
           The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>_rt" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>_rt" (ROM) removed.
   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<3>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<6>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_6" (FF) removed.
       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count6" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<6>" (XOR) removed.
         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>" (MUX) removed.
         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>_rt" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>_rt" (ROM) removed.
     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<7>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_7" (FF) removed.
       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count7" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<7>" (XOR) removed.
         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>" (MUX) removed.
         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>_rt" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>_rt" (ROM) removed.
 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<4>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<8>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_8" (FF) removed.
     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count8" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<8>" (XOR) removed.
       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>" (MUX) removed.
       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>_rt" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>_rt" (ROM) removed.
   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<9>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_9" (FF) removed.
     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count9" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>" (XOR) removed.
       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>" (MUX) removed.
       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>_rt" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>_rt" (ROM) removed.
Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<3>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<2>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<1>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<0>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
         The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<0>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<1>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<2>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<3>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<4>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<3>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<2>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<1>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/carrynet<0>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
SRST_inv" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/XST_
VCC" (ONE) removed.
         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/almost_empty" is
loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/XST_
GND" (ZERO) removed.
         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<0>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<0>" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_0" (FF) removed.
             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RAM_WR_EN" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/ram_wr_en_i1" (ROM) removed.
               The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_wr"
is loadless and has been removed.
                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_wr" (FF)
removed.
                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_wr_next" is
loadless and has been removed.
                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_wr_next_f5"
(MUX) removed.
                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_wr_next2" is
loadless and has been removed.
                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_wr_next2"
(ROM) removed.
                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/in_fifo_rd_en_or00
00" is loadless and has been removed.
                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/in_fifo_rd_en_or00
001" (ROM) removed.
                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next_cmp_eq0
00225" is loadless and has been removed.
                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next_cmp_eq0
00225" (ROM) removed.
                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<68
>" is loadless and has been removed.
                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_68
" (FF) removed.
                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/in_fifo_rd_en" is
loadless and has been removed.
                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/in_fifo_rd_en"
(ROM) removed.
                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state<1>" is
loadless and has been removed.
                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_1" (SFF)
removed.
                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next<1>" is
loadless and has been removed.
                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next<1>"
(MUX) removed.
                                 The signal "N4549" is loadless and has been removed.
                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next<1>_F"
(ROM) removed.
                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state<0>" is
loadless and has been removed.
                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_0" (SFF)
removed.
                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next<0>" is
loadless and has been removed.
                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next<0>"
(MUX) removed.
                                       The signal "N4289" is loadless and has been removed.
                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next<0>_F"
(ROM) removed.
                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_almost_full" is
loadless and has been removed.
                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i" (FF) removed.
                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux0001" is loadless and has been removed.
                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux000130" (ROM) removed.
                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/comp_af2" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/carrynet<3>" is loadless and has been removed.
                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/carrynet<2>" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
* The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/carrynet<1>" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/carrynet<0>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1<0>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1_0_and00001" (ROM) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<1>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_1" (FF) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count1" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<1>" (XOR) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>" (MUX) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>_rt" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>_rt" (ROM) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<0>" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_0" (FF) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/wr_rst_reg" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/wr_rst_reg" (FF) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/wr_rst_int" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/wr_rst_int" (FF) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<0>" (XOR) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>_rt" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>_rt" (ROM) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<0>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_0" (FF) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RAM_RD_EN" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/ram_rd_en_i1" (ROM) removed.
*           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_rd_en" is
loadless and has been removed.
*            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_rd_en"
(ROM) removed.
*             The signal "nf2_core/user_data_path/delay_modules[3].delay/data_good" is
loadless and has been removed.
*              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/data_good" (SFF)
removed.
*             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_empty" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/RAM_EMPTY_i" (FF) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/EMPTY_NONREG" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/EMPTY_NONREG_i" (ROM) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/comp1out" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/carrynet<3>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/carrynet<2>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/carrynet<1>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/carrynet<0>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1<0>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1_0_and00001" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<1>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_1" (FF) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count1" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<1>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>_rt" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>_rt" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>_rt" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>_rt" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<1>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_1" (FF) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/rd_rst_reg" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/rd_rst_reg" (FF) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/rd_rst_int" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/inbl
k/rd_rst_int" (FF) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count1" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<1>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>_rt" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<0>_rt" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>_rt" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1<1>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1_1_and00001" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<2>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_2" (FF) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count2" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<2>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>_rt" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<2>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_2" (FF) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count2" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<2>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<1>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>_rt" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<3>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_3" (FF) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count3" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<3>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>_rt" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<3>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_3" (FF) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count3" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<3>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<2>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1<2>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1_2_and00001" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<4>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_4" (FF) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count4" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<4>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<4>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_4" (FF) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count4" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<4>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<3>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<5>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_5" (FF) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count5" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<5>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<5>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_5" (FF) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count5" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<5>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<4>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>_rt" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1<3>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1_3_and00001" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<6>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_6" (FF) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count6" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<6>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>_rt" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<6>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_6" (FF) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count6" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<6>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<5>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>_rt" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<7>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_7" (FF) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count7" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<7>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>_rt" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<7>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_7" (FF) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count7" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<7>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<6>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>_rt" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>_rt" (ROM) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1<4>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c4/v1_4_and00001" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<8>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_8" (FF) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count8" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<8>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>_rt" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>_rt" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<8>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_8" (FF) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count8" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<8>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<7>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>_rt" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>_rt" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_WR_PNTR<9>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_9" (FF) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count9" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<9>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<9>_rt" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<9>_rt" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/DEBU
G_RD_PNTR<9>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
count_9" (FF) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count9" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<9>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_cy<8>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<9>_rt" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<9>_rt" (ROM) removed.
*             The signal "nf2_core/user_data_path/delay_modules[3].delay/out_state<1>" is
loadless and has been removed.
*              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/out_state_1"
(SFF) removed.
*               The signal "nf2_core/user_data_path/delay_modules[3].delay/out_state_next<1>" is
loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/out_state_next<1>" (ROM)
removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/out_state_next_and0000" is
loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/out_state_next_and00001" (ROM)
removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_ctrl_prev_is_0_cmp_eq
000012" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_ctrl_prev_is_0_cmp_eq
000012" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_ctrl<0>" is
loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_ctrl<1>" is
loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_ctrl<2>" is
loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_ctrl<3>" is
loadless and has been removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_ctrl_prev_is_0_cmp_eq
000025" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_ctrl_prev_is_0_cmp_eq
000025" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_ctrl<4>" is
loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_ctrl<5>" is
loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_ctrl<6>" is
loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_ctrl<7>" is
loadless and has been removed.
*                   The signal "nf2_core/user_data_path/delay_modules[3].delay/seen_delay" is
loadless and has been removed.
*                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/seen_delay" (SFF)
removed.
*                     The signal "nf2_core/user_data_path/delay_modules[3].delay/seen_delay_next74" is
loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/seen_delay_next741_f5" (MUX)
removed.
*                       The signal "nf2_core/user_data_path/delay_modules[3].delay/seen_delay_next7411"
is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/seen_delay_next7412" (ROM)
removed.
*                         The signal "nf2_core/user_data_path/delay_modules[3].delay/out_state<0>" is
loadless and has been removed.
*                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/out_state_0"
(SFF) removed.
*                           The signal "nf2_core/user_data_path/delay_modules[3].delay/out_state_next<0>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/out_state_next<0>" (MUX)
removed.
*                             The signal "N4267" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/out_state_next<0>_F" (ROM)
removed.
*                             The signal "N4268" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/out_state_next<0>_G" (ROM)
removed.
*                       The signal "nf2_core/user_data_path/delay_modules[3].delay/seen_delay_next741"
is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/seen_delay_next7411" (ROM)
removed.
*                       The signal "nf2_core/user_data_path/delay_modules[3].delay/seen_delay_next7" is
loadless and has been removed.
*                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/seen_delay_next7"
(ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_regs/delay_reset" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_regs/delay_reset" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_regs/delay_reset_or0000"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_regs/delay_reset_or000021"
(ROM) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_regs/delay_reset_or00002"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_regs/delay_reset_or00002"
(ROM) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_regs/delay_reset_or000010"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_regs/delay_reset_or000010"
(ROM) removed.
*                     The signal "nf2_core/user_data_path/delay_modules[3].delay/seen_delay_next72" is
loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/seen_delay_next72" (ROM)
removed.
*                       The signal "nf2_core/user_data_path/delay_modules[3].delay/N17" is loadless and
has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/seen_delay_next31" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_cmp_eq000012" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_cmp_eq000012"
(ROM) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_cmp_eq00004" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_cmp_eq00004"
(ROM) removed.
*                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_good" is
loadless and has been removed.
*                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_good" (FF)
removed.
*                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_good_mux0000"
is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_good_mux0000" (MUX)
removed.
*                       The signal "N2982" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_good_mux0000_F" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_good_cmp_le0000" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<39>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<38>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<38>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<37>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<37>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<36>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<36>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<35>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<35>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<34>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<34>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<33>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<33>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<32>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<32>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<31>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<31>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<30>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<30>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<29>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<29>" (MUX) removed.
*                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<28>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<28>" (MUX) removed.
*                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<27>" is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<27>" (MUX) removed.
** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<26>" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<26>" (MUX) removed.
**   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<25>" is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<25>" (MUX) removed.
**     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<24>" is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<24>" (MUX) removed.
**       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<23>" is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<23>" (MUX) removed.
**         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<22>" is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<22>" (MUX) removed.
**           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<21>" is loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<21>" (MUX) removed.
**             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<20>" is loadless and has been removed.
**              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<20>" (MUX) removed.
**               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<19>" is loadless and has been removed.
**                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<19>" (MUX) removed.
**                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<18>" is loadless and has been removed.
**                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<18>" (MUX) removed.
**                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<17>" is loadless and has been removed.
**                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<17>" (MUX) removed.
**                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<16>" is loadless and has been removed.
**                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<16>" (MUX) removed.
**                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<15>" is loadless and has been removed.
**                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<15>" (MUX) removed.
**                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<14>" is loadless and has been removed.
**                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<14>" (MUX) removed.
**                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<13>" is loadless and has been removed.
**                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<13>" (MUX) removed.
**                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<12>" is loadless and has been removed.
**                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<12>" (MUX) removed.
**                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<11>" is loadless and has been removed.
**                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<11>" (MUX) removed.
**                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<10>" is loadless and has been removed.
**                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<10>" (MUX) removed.
**                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<9>" is loadless and has been removed.
**                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<9>" (MUX) removed.
**                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<8>" is loadless and has been removed.
**                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<8>" (MUX) removed.
**                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<7>" is loadless and has been removed.
**                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<7>" (MUX) removed.
**                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<6>" is loadless and has been removed.
**                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<6>" (MUX) removed.
**                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<5>" is loadless and has been removed.
**                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<5>" (MUX) removed.
**                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<4>" is loadless and has been removed.
**                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<4>" (MUX) removed.
**                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<3>" is loadless and has been removed.
**                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<3>" (MUX) removed.
**                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<2>" is loadless and has been removed.
***Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<2>" (MUX) removed.
*** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<1>" is loadless and has been removed.
***  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<1>" (MUX) removed.
***   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<0>" is loadless and has been removed.
***    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_cy
<0>" (MUX) removed.
***     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<0>" is
loadless and has been removed.
***      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_0" (SFF)
removed.
***       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<0>"
is loadless and has been removed.
***        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<0>"
(XOR) removed.
***         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<0>" is
loadless and has been removed.
***          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<0>"
(ROM) removed.
***           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<0>" is
loadless and has been removed.
***            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_0"
(SFF) removed.
***             The signal "nf2_core/user_data_path/delay_modules[3].delay/start_data" is
loadless and has been removed.
***              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/start_data1"
(ROM) removed.
***       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_or0000" is
loadless and has been removed.
***        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_or00001"
(ROM) removed.
***     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<0>" is loadless and has been removed.
***      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<0>" (ROM) removed.
***       The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<0>" is
loadless and has been removed.
***        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_0"
(SFF) removed.
***         The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<0>1"
is loadless and has been removed.
***          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<0>1" (ROM)
removed.
***           The signal "nf2_core/user_data_path/delay_modules[3].delay/N0" is loadless and
has been removed.
***            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<0>1_f5" (MUX)
removed.
***             The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<0>11"
is loadless and has been removed.
***              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<0>12" (ROM)
removed.
***               The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_cmp_eq0000" is
loadless and has been removed.
***                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_cmp_eq000013"
(ROM) removed.
***         The signal "nf2_core/user_data_path/delay_modules[3].delay/N29" is loadless and
has been removed.
***          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<0>_SW0" (ROM)
removed.
***           The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<0>"
is loadless and has been removed.
***            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<0>" (XOR) removed.
***             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<0>" is loadless and has been removed.
***              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<0>" (ROM) removed.
***               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<0>" is
loadless and has been removed.
***   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<1>" is
loadless and has been removed.
***    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_1" (SFF)
removed.
***     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<1>"
is loadless and has been removed.
***      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<1>"
(XOR) removed.
***       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<0>" is
loadless and has been removed.
***        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<0>"
(MUX) removed.
***       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<1>" is
loadless and has been removed.
***        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<1>"
(ROM) removed.
***         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<1>" is
loadless and has been removed.
***          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_1"
(SFF) removed.
***   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<1>" is loadless and has been removed.
***    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<1>" (ROM) removed.
***     The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<1>" is
loadless and has been removed.
***      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_1"
(SFF) removed.
***       The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<1>1"
is loadless and has been removed.
***        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<1>1" (ROM)
removed.
***         The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<1>"
is loadless and has been removed.
***          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<1>" (XOR) removed.
***           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<0>" is loadless and has been removed.
***            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<0>" (MUX) removed.
***           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<1>" is loadless and has been removed.
***            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<1>" (ROM) removed.
***             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<1>" is
loadless and has been removed.
***       The signal "nf2_core/user_data_path/delay_modules[3].delay/N311" is loadless and
has been removed.
***        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<1>_SW0" (ROM)
removed.
***         The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<1>"
is loadless and has been removed.
***          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_1" (SFF)
removed.
***           The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<1>" is
loadless and has been removed.
***            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<1>" (XOR) removed.
***             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
0>" is loadless and has been removed.
***              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
0>" (MUX) removed.
***               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<0>" is loadless and has been removed.
***                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<0>" (ROM) removed.
***                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<0>" is
loadless and has been removed.
***                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_0"
(SFF) removed.
***                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<0>" is
loadless and has been removed.
***                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_0" (SFF)
removed.
***                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<0>"
is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<0>"
(XOR) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<0>" is
loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<0>"
(ROM) removed.
***                         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<0>" is
loadless and has been removed.
***                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_0"
(SFF) removed.
***             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<1>" is loadless and has been removed.
***              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<1>" (ROM) removed.
***               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<1>" is
loadless and has been removed.
***                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_1"
(SFF) removed.
***                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<1>" is
loadless and has been removed.
***                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_1" (SFF)
removed.
***                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<1>"
is loadless and has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<1>"
(XOR) removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<0>" is
loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<0>"
(MUX) removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<1>" is
loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<1>"
(ROM) removed.
***                       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<1>" is
loadless and has been removed.
***                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_1"
(SFF) removed.
***           The signal
"nf2_core/user_data_path/delay_modules[3].delay/reset_remaining_delay" is
loadless and has been removed.
***            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/reset_remaining_delay" (SFF)
removed.
***             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<31>" is loadless and has been removed.
***              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<31>" (MUX) removed.
***               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<30>" is loadless and has been removed.
***                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<30>" (MUX) removed.
***                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<29>" is loadless and has been removed.
***                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<29>" (MUX) removed.
***                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<28>" is loadless and has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<28>" (MUX) removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<27>" is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<27>" (MUX) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<26>" is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<26>" (MUX) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<25>" is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<25>" (MUX) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<24>" is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<24>" (MUX) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<23>" is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<23>" (MUX) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<22>" is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<22>" (MUX) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<21>" is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<21>" (MUX) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<20>" is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<20>" (MUX) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<19>" is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<19>" (MUX) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<18>" is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<18>" (MUX) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<17>" is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<17>" (MUX) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<16>" is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<16>" (MUX) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<15>" is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<15>" (MUX) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<14>" is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<14>" (MUX) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<13>" is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<13>" (MUX) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<12>" is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<12>" (MUX) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<11>" is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<11>" (MUX) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<10>" is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<10>" (MUX) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<9>" is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<9>" (MUX) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<8>" is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<8>" (MUX) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<7>" is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<7>" (MUX) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<6>" is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<6>" (MUX) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<5>" is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<5>" (MUX) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<4>" is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<4>" (MUX) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<3>" is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<3>" (MUX) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<2>" is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<2>" (MUX) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<1>" is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<1>" (MUX) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<0>" is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_cy<0>" (MUX) removed.
****                           The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<8>" is
loadless and has been removed.
****                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_8"
(SFF) removed.
****                             The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<8>1"
is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<8>1" (ROM)
removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<8>"
is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<8>" (XOR) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<7>" is loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<7>" (MUX) removed.
****                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<6>" is loadless and has been removed.
****                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<6>" (MUX) removed.
****                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<5>" is loadless and has been removed.
****                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<5>" (MUX) removed.
****                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<4>" is loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<4>" (MUX) removed.
****                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<3>" is loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<3>" (MUX) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<2>" is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<2>" (MUX) removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<1>" is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<1>" (MUX) removed.
****                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<2>" is
loadless and has been removed.
****                                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_2"
(SFF) removed.
****                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<2>1"
is loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<2>1" (ROM)
removed.
****                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<2>"
is loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<2>" (XOR) removed.
***** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<2>" is loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<2>" (ROM) removed.
*****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<2>" is
loadless and has been removed.
****                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/N33" is loadless and
has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<2>_SW0" (ROM)
removed.
****                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<2>"
is loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_2" (SFF)
removed.
***** The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<2>" is
loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<2>" (XOR) removed.
*****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
1>" is loadless and has been removed.
*****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
1>" (MUX) removed.
*****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<2>" is loadless and has been removed.
*****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<2>" (ROM) removed.
*****     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<2>" is
loadless and has been removed.
*****      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_2"
(SFF) removed.
*****       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<2>" is
loadless and has been removed.
*****        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_2" (SFF)
removed.
*****         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<2>"
is loadless and has been removed.
*****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<2>"
(XOR) removed.
*****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<1>" is
loadless and has been removed.
*****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<1>"
(MUX) removed.
*****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<2>" is
loadless and has been removed.
*****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<2>"
(ROM) removed.
*****             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<2>" is
loadless and has been removed.
*****              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_2"
(SFF) removed.
****                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<3>" is
loadless and has been removed.
****                                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_3"
(SFF) removed.
****                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<3>1"
is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<3>1" (ROM)
removed.
****                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<3>"
is loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<3>" (XOR) removed.
****                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<3>" is loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<3>" (ROM) removed.
***** The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<3>" is
loadless and has been removed.
****                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/N35" is loadless and
has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<3>_SW0" (ROM)
removed.
****                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<3>"
is loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_3" (SFF)
removed.
****                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<3>" is
loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<3>" (XOR) removed.
***** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
2>" is loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
2>" (MUX) removed.
***** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<3>" is loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<3>" (ROM) removed.
*****   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<3>" is
loadless and has been removed.
*****    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_3"
(SFF) removed.
*****     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<3>" is
loadless and has been removed.
*****      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_3" (SFF)
removed.
*****       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<3>"
is loadless and has been removed.
*****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<3>"
(XOR) removed.
*****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<2>" is
loadless and has been removed.
*****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<2>"
(MUX) removed.
*****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<3>" is
loadless and has been removed.
*****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<3>"
(ROM) removed.
*****           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<3>" is
loadless and has been removed.
*****            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_3"
(SFF) removed.
****                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<4>" is
loadless and has been removed.
****                                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_4"
(SFF) removed.
****                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<4>1"
is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<4>1" (ROM)
removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<4>"
is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<4>" (XOR) removed.
****                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<4>" is loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<4>" (ROM) removed.
****                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<4>" is
loadless and has been removed.
****                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/N37" is loadless and
has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<4>_SW0" (ROM)
removed.
****                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<4>"
is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_4" (SFF)
removed.
****                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<4>" is
loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<4>" (XOR) removed.
****                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
3>" is loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
3>" (MUX) removed.
****                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<4>" is loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<4>" (ROM) removed.
***** The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<4>" is
loadless and has been removed.
*****  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_4"
(SFF) removed.
*****   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<4>" is
loadless and has been removed.
*****    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_4" (SFF)
removed.
*****     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<4>"
is loadless and has been removed.
*****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<4>"
(XOR) removed.
*****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<3>" is
loadless and has been removed.
*****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<3>"
(MUX) removed.
*****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<4>" is
loadless and has been removed.
*****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<4>"
(ROM) removed.
*****         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<4>" is
loadless and has been removed.
*****          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_4"
(SFF) removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<5>" is
loadless and has been removed.
****                                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_5"
(SFF) removed.
****                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<5>1"
is loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<5>1" (ROM)
removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<5>"
is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<5>" (XOR) removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<5>" is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<5>" (ROM) removed.
****                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<5>" is
loadless and has been removed.
****                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/N39" is loadless and
has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<5>_SW0" (ROM)
removed.
****                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<5>"
is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_5" (SFF)
removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<5>" is
loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<5>" (XOR) removed.
****                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
4>" is loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
4>" (MUX) removed.
****                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<5>" is loadless and has been removed.
****                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<5>" (ROM) removed.
****                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<5>" is
loadless and has been removed.
*****Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_5"
(SFF) removed.
***** The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<5>" is
loadless and has been removed.
*****  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_5" (SFF)
removed.
*****   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<5>"
is loadless and has been removed.
*****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<5>"
(XOR) removed.
*****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<4>" is
loadless and has been removed.
*****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<4>"
(MUX) removed.
*****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<5>" is
loadless and has been removed.
*****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<5>"
(ROM) removed.
*****       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<5>" is
loadless and has been removed.
*****        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_5"
(SFF) removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<6>" is
loadless and has been removed.
****                                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_6"
(SFF) removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<6>1"
is loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<6>1" (ROM)
removed.
****                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<6>"
is loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<6>" (XOR) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<6>" is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<6>" (ROM) removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<6>" is
loadless and has been removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/N41" is loadless and
has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<6>_SW0" (ROM)
removed.
****                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<6>"
is loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_6" (SFF)
removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<6>" is
loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<6>" (XOR) removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
5>" is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
5>" (MUX) removed.
****                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<6>" is loadless and has been removed.
****                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<6>" (ROM) removed.
****                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<6>" is
loadless and has been removed.
****                                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_6"
(SFF) removed.
****                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<6>" is
loadless and has been removed.
*****Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_6" (SFF)
removed.
***** The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<6>"
is loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<6>"
(XOR) removed.
*****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<5>" is
loadless and has been removed.
*****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<5>"
(MUX) removed.
*****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<6>" is
loadless and has been removed.
*****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<6>"
(ROM) removed.
*****     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<6>" is
loadless and has been removed.
*****      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_6"
(SFF) removed.
****                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<7>" is
loadless and has been removed.
****                                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_7"
(SFF) removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<7>1"
is loadless and has been removed.
****                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<7>1" (ROM)
removed.
****                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<7>"
is loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<7>" (XOR) removed.
****                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<7>" is loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<7>" (ROM) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<7>" is
loadless and has been removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/N43" is loadless and
has been removed.
****                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<7>_SW0" (ROM)
removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<7>"
is loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_7" (SFF)
removed.
****                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<7>" is
loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<7>" (XOR) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
6>" is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
6>" (MUX) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<7>" is loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<7>" (ROM) removed.
****                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<7>" is
loadless and has been removed.
****                                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_7"
(SFF) removed.
****                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<7>" is
loadless and has been removed.
****                                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_7" (SFF)
removed.
****                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<7>"
is loadless and has been removed.
*****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<7>"
(XOR) removed.
***** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<6>" is
loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<6>"
(MUX) removed.
***** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<7>" is
loadless and has been removed.
*****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<7>"
(ROM) removed.
*****   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<7>" is
loadless and has been removed.
*****    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_7"
(SFF) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<8>" is loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<8>" (ROM) removed.
****                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<8>" is
loadless and has been removed.
****                             The signal "nf2_core/user_data_path/delay_modules[3].delay/N45" is loadless and
has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<8>_SW0" (ROM)
removed.
****                               The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<8>"
is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_8" (SFF)
removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<8>" is
loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<8>" (XOR) removed.
****                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
7>" is loadless and has been removed.
****                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
7>" (MUX) removed.
****                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<8>" is loadless and has been removed.
****                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<8>" (ROM) removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<8>" is
loadless and has been removed.
****                                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_8"
(SFF) removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<8>" is
loadless and has been removed.
****                                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_8" (SFF)
removed.
****                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<8>"
is loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<8>"
(XOR) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<7>" is
loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<7>"
(MUX) removed.
****                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<8>" is
loadless and has been removed.
****                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<8>"
(ROM) removed.
****                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<8>" is
loadless and has been removed.
****                                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_8"
(SFF) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<0>" is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<0>" (ROM) removed.
****                         The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<9>" is
loadless and has been removed.
****                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_9"
(SFF) removed.
****                           The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<9>1"
is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<9>1" (ROM)
removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<9>"
is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<9>" (XOR) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<8>" is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<8>" (MUX) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<9>" is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<9>" (ROM) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<9>" is
loadless and has been removed.
****                           The signal "nf2_core/user_data_path/delay_modules[3].delay/N47" is loadless and
has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<9>_SW0" (ROM)
removed.
****                             The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<9>"
is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_9" (SFF)
removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<9>" is
loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<9>" (XOR) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
8>" is loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
8>" (MUX) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<9>" is loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<9>" (ROM) removed.
****                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<9>" is
loadless and has been removed.
****                                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_9"
(SFF) removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<9>" is
loadless and has been removed.
****                                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_9" (SFF)
removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<9>"
is loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<9>"
(XOR) removed.
****                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<8>" is
loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<8>"
(MUX) removed.
****                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<9>" is
loadless and has been removed.
****                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<9>"
(ROM) removed.
****                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<9>" is
loadless and has been removed.
****                                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_9"
(SFF) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<1>" is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<1>" (ROM) removed.
****                       The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<10>" is
loadless and has been removed.
****                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_10"
(SFF) removed.
****                         The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<10>1"
is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<10>1" (ROM)
removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<10>"
is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<10>" (XOR) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<9>" is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<9>" (MUX) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<10>" is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<10>" (ROM) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<10>" is
loadless and has been removed.
****                         The signal "nf2_core/user_data_path/delay_modules[3].delay/N49" is loadless and
has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<10>_SW0" (ROM)
removed.
****                           The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<10>"
is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_10" (SFF)
removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<10>" is
loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<10>" (XOR) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
9>" is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
9>" (MUX) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<10>" is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<10>" (ROM) removed.
****                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<10>" is
loadless and has been removed.
****                                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_10"
(SFF) removed.
****                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<10>" is
loadless and has been removed.
****                                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_10"
(SFF) removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<10>"
is loadless and has been removed.
****                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<10>"
(XOR) removed.
****                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<9>" is
loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<9>"
(MUX) removed.
****                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<10>"
is loadless and has been removed.
****                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<10>"
(ROM) removed.
****                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<10>" is
loadless and has been removed.
****                                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_10"
(SFF) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<2>" is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<2>" (ROM) removed.
****                     The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<11>" is
loadless and has been removed.
****                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_11"
(SFF) removed.
****                       The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<11>1"
is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<11>1" (ROM)
removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<11>"
is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<11>" (XOR) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<10>" is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<10>" (MUX) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<11>" is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<11>" (ROM) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<11>" is
loadless and has been removed.
****                       The signal "nf2_core/user_data_path/delay_modules[3].delay/N51" is loadless and
has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<11>_SW0" (ROM)
removed.
****                         The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<11>"
is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_11" (SFF)
removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<11>" is
loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<11>" (XOR) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
10>" is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
10>" (MUX) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<11>" is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<11>" (ROM) removed.
****                               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<11>" is
loadless and has been removed.
****                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_11"
(SFF) removed.
****                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<11>" is
loadless and has been removed.
****                                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_11"
(SFF) removed.
****                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<11>"
is loadless and has been removed.
****                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<11>"
(XOR) removed.
****                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<10>" is
loadless and has been removed.
****                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<10>"
(MUX) removed.
****                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<11>"
is loadless and has been removed.
****                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<11>"
(ROM) removed.
****                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<11>" is
loadless and has been removed.
****                                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_11"
(SFF) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<3>" is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<3>" (ROM) removed.
****                   The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<12>" is
loadless and has been removed.
****                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_12"
(SFF) removed.
****                     The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<12>1"
is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<12>1" (ROM)
removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<12>"
is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<12>" (XOR) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<11>" is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<11>" (MUX) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<12>" is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<12>" (ROM) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<12>" is
loadless and has been removed.
****                     The signal "nf2_core/user_data_path/delay_modules[3].delay/N53" is loadless and
has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<12>_SW0" (ROM)
removed.
****                       The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<12>"
is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_12" (SFF)
removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<12>" is
loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<12>" (XOR) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
11>" is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
11>" (MUX) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<12>" is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<12>" (ROM) removed.
****                             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<12>" is
loadless and has been removed.
****                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_12"
(SFF) removed.
****                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<12>" is
loadless and has been removed.
****                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_12"
(SFF) removed.
****                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<12>"
is loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<12>"
(XOR) removed.
****                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<11>" is
loadless and has been removed.
****                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<11>"
(MUX) removed.
****                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<12>"
is loadless and has been removed.
****                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<12>"
(ROM) removed.
****                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<12>" is
loadless and has been removed.
****                                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_12"
(SFF) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<4>" is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<4>" (ROM) removed.
****                 The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<13>" is
loadless and has been removed.
****                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_13"
(SFF) removed.
****                   The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<13>1"
is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<13>1" (ROM)
removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<13>"
is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<13>" (XOR) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<12>" is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<12>" (MUX) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<13>" is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<13>" (ROM) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<13>" is
loadless and has been removed.
****                   The signal "nf2_core/user_data_path/delay_modules[3].delay/N55" is loadless and
has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<13>_SW0" (ROM)
removed.
****                     The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<13>"
is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_13" (SFF)
removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<13>" is
loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<13>" (XOR) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
12>" is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
12>" (MUX) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<13>" is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<13>" (ROM) removed.
****                           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<13>" is
loadless and has been removed.
****                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_13"
(SFF) removed.
****                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<13>" is
loadless and has been removed.
****                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_13"
(SFF) removed.
****                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<13>"
is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<13>"
(XOR) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<12>" is
loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<12>"
(MUX) removed.
****                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<13>"
is loadless and has been removed.
****                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<13>"
(ROM) removed.
****                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<13>" is
loadless and has been removed.
****                                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_13"
(SFF) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<5>" is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<5>" (ROM) removed.
****               The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<14>" is
loadless and has been removed.
****                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_14"
(SFF) removed.
****                 The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<14>1"
is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<14>1" (ROM)
removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<14>"
is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<14>" (XOR) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<13>" is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<13>" (MUX) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<14>" is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<14>" (ROM) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<14>" is
loadless and has been removed.
****                 The signal "nf2_core/user_data_path/delay_modules[3].delay/N57" is loadless and
has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<14>_SW0" (ROM)
removed.
****                   The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<14>"
is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_14" (SFF)
removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<14>" is
loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<14>" (XOR) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
13>" is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
13>" (MUX) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<14>" is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<14>" (ROM) removed.
****                         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<14>" is
loadless and has been removed.
****                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_14"
(SFF) removed.
****                           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<14>" is
loadless and has been removed.
****                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_14"
(SFF) removed.
****                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<14>"
is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<14>"
(XOR) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<13>" is
loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<13>"
(MUX) removed.
****                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<14>"
is loadless and has been removed.
****                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<14>"
(ROM) removed.
****                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<14>" is
loadless and has been removed.
****                                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_14"
(SFF) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<6>" is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<6>" (ROM) removed.
****             The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<15>" is
loadless and has been removed.
****              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_15"
(SFF) removed.
****               The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<15>1"
is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<15>1" (ROM)
removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<15>"
is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<15>" (XOR) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<14>" is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<14>" (MUX) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<15>" is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<15>" (ROM) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<15>" is
loadless and has been removed.
****               The signal "nf2_core/user_data_path/delay_modules[3].delay/N59" is loadless and
has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<15>_SW0" (ROM)
removed.
****                 The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<15>"
is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_15" (SFF)
removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<15>" is
loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<15>" (XOR) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
14>" is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
14>" (MUX) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<15>" is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<15>" (ROM) removed.
****                       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<15>" is
loadless and has been removed.
****                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_15"
(SFF) removed.
****                         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<15>" is
loadless and has been removed.
****                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_15"
(SFF) removed.
****                           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<15>"
is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<15>"
(XOR) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<14>" is
loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<14>"
(MUX) removed.
****                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<15>"
is loadless and has been removed.
****                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<15>"
(ROM) removed.
****                               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<15>" is
loadless and has been removed.
****                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_15"
(SFF) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<7>" is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<7>" (ROM) removed.
****           The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<16>" is
loadless and has been removed.
****            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_16"
(SFF) removed.
****             The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<16>1"
is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<16>1" (ROM)
removed.
****               The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<16>"
is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<16>" (XOR) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<15>" is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<15>" (MUX) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<16>" is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<16>" (ROM) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<16>" is
loadless and has been removed.
****             The signal "nf2_core/user_data_path/delay_modules[3].delay/N61" is loadless and
has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<16>_SW0" (ROM)
removed.
****               The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<16>"
is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_16" (SFF)
removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<16>" is
loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<16>" (XOR) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
15>" is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
15>" (MUX) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<16>" is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<16>" (ROM) removed.
****                     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<16>" is
loadless and has been removed.
****                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_16"
(SFF) removed.
****                       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<16>" is
loadless and has been removed.
****                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_16"
(SFF) removed.
****                         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<16>"
is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<16>"
(XOR) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<15>" is
loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<15>"
(MUX) removed.
****                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<16>"
is loadless and has been removed.
****                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<16>"
(ROM) removed.
****                             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<16>" is
loadless and has been removed.
****                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_16"
(SFF) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<8>" is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<8>" (ROM) removed.
****         The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<17>" is
loadless and has been removed.
****          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_17"
(SFF) removed.
****           The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<17>1"
is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<17>1" (ROM)
removed.
****             The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<17>"
is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<17>" (XOR) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<16>" is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<16>" (MUX) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<17>" is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<17>" (ROM) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<17>" is
loadless and has been removed.
****           The signal "nf2_core/user_data_path/delay_modules[3].delay/N63" is loadless and
has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<17>_SW0" (ROM)
removed.
****             The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<17>"
is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_17" (SFF)
removed.
****               The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<17>" is
loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<17>" (XOR) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
16>" is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
16>" (MUX) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<17>" is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<17>" (ROM) removed.
****                   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<17>" is
loadless and has been removed.
****                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_17"
(SFF) removed.
****                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<17>" is
loadless and has been removed.
****                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_17"
(SFF) removed.
****                       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<17>"
is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<17>"
(XOR) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<16>" is
loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<16>"
(MUX) removed.
****                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<17>"
is loadless and has been removed.
****                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<17>"
(ROM) removed.
****                           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<17>" is
loadless and has been removed.
****                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_17"
(SFF) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<9>" is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<9>" (ROM) removed.
****       The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<18>" is
loadless and has been removed.
****        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_18"
(SFF) removed.
****         The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<18>1"
is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<18>1" (ROM)
removed.
****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<18>"
is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<18>" (XOR) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<17>" is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<17>" (MUX) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<18>" is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<18>" (ROM) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<18>" is
loadless and has been removed.
****         The signal "nf2_core/user_data_path/delay_modules[3].delay/N65" is loadless and
has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<18>_SW0" (ROM)
removed.
****           The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<18>"
is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_18" (SFF)
removed.
****             The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<18>" is
loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<18>" (XOR) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
17>" is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
17>" (MUX) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<18>" is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<18>" (ROM) removed.
****                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<18>" is
loadless and has been removed.
****                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_18"
(SFF) removed.
****                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<18>" is
loadless and has been removed.
****                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_18"
(SFF) removed.
****                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<18>"
is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<18>"
(XOR) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<17>" is
loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<17>"
(MUX) removed.
****                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<18>"
is loadless and has been removed.
****                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<18>"
(ROM) removed.
****                         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<18>" is
loadless and has been removed.
****                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_18"
(SFF) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<10>" is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<10>" (ROM) removed.
****     The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<19>" is
loadless and has been removed.
****      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_19"
(SFF) removed.
****       The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<19>1"
is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<19>1" (ROM)
removed.
****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<19>"
is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<19>" (XOR) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<18>" is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<18>" (MUX) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<19>" is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<19>" (ROM) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<19>" is
loadless and has been removed.
****       The signal "nf2_core/user_data_path/delay_modules[3].delay/N67" is loadless and
has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<19>_SW0" (ROM)
removed.
****         The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<19>"
is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_19" (SFF)
removed.
****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<19>" is
loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<19>" (XOR) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
18>" is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
18>" (MUX) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<19>" is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<19>" (ROM) removed.
****               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<19>" is
loadless and has been removed.
****                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_19"
(SFF) removed.
****                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<19>" is
loadless and has been removed.
****                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_19"
(SFF) removed.
****                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<19>"
is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<19>"
(XOR) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<18>" is
loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<18>"
(MUX) removed.
****                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<19>"
is loadless and has been removed.
****                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<19>"
(ROM) removed.
****                       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<19>" is
loadless and has been removed.
****                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_19"
(SFF) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<11>" is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<11>" (ROM) removed.
****   The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<20>" is
loadless and has been removed.
****    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_20"
(SFF) removed.
****     The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<20>1"
is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<20>1" (ROM)
removed.
****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<20>"
is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<20>" (XOR) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<19>" is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<19>" (MUX) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<20>" is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<20>" (ROM) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<20>" is
loadless and has been removed.
****     The signal "nf2_core/user_data_path/delay_modules[3].delay/N69" is loadless and
has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<20>_SW0" (ROM)
removed.
****       The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<20>"
is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_20" (SFF)
removed.
****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<20>" is
loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<20>" (XOR) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
19>" is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
19>" (MUX) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<20>" is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<20>" (ROM) removed.
****             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<20>" is
loadless and has been removed.
****              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_20"
(SFF) removed.
****               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<20>" is
loadless and has been removed.
****                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_20"
(SFF) removed.
****                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<20>"
is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<20>"
(XOR) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<19>" is
loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<19>"
(MUX) removed.
****                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<20>"
is loadless and has been removed.
****                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<20>"
(ROM) removed.
****                     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<20>" is
loadless and has been removed.
****                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_20"
(SFF) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<12>" is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<12>" (ROM) removed.
**** The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<21>" is
loadless and has been removed.
****  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_21"
(SFF) removed.
****   The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<21>1"
is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<21>1" (ROM)
removed.
****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<21>"
is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<21>" (XOR) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<20>" is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<20>" (MUX) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<21>" is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<21>" (ROM) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<21>" is
loadless and has been removed.
****   The signal "nf2_core/user_data_path/delay_modules[3].delay/N71" is loadless and
has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<21>_SW0" (ROM)
removed.
****     The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<21>"
is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_21" (SFF)
removed.
****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<21>" is
loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<21>" (XOR) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
20>" is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
20>" (MUX) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<21>" is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<21>" (ROM) removed.
****           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<21>" is
loadless and has been removed.
****            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_21"
(SFF) removed.
****             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<21>" is
loadless and has been removed.
****              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_21"
(SFF) removed.
****               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<21>"
is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<21>"
(XOR) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<20>" is
loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<20>"
(MUX) removed.
****                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<21>"
is loadless and has been removed.
****                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<21>"
(ROM) removed.
****                   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<21>" is
loadless and has been removed.
****                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_21"
(SFF) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<13>" is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<13>" (ROM) removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<22>" is
loadless and has been removed.
****Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_22"
(SFF) removed.
**** The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<22>1"
is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<22>1" (ROM)
removed.
****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<22>"
is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<22>" (XOR) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<21>" is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<21>" (MUX) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<22>" is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<22>" (ROM) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<22>" is
loadless and has been removed.
**** The signal "nf2_core/user_data_path/delay_modules[3].delay/N73" is loadless and
has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<22>_SW0" (ROM)
removed.
****   The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<22>"
is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_22" (SFF)
removed.
****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<22>" is
loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<22>" (XOR) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
21>" is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
21>" (MUX) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<22>" is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<22>" (ROM) removed.
****         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<22>" is
loadless and has been removed.
****          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_22"
(SFF) removed.
****           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<22>" is
loadless and has been removed.
****            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_22"
(SFF) removed.
****             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<22>"
is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<22>"
(XOR) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<21>" is
loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<21>"
(MUX) removed.
****               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<22>"
is loadless and has been removed.
****                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<22>"
(ROM) removed.
****                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<22>" is
loadless and has been removed.
****                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_22"
(SFF) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<14>" is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<14>" (ROM) removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<23>" is
loadless and has been removed.
***                                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_23"
(SFF) removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<23>1"
is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<23>1" (ROM)
removed.
**** The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<23>"
is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<23>" (XOR) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<22>" is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<22>" (MUX) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<23>" is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<23>" (ROM) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<23>" is
loadless and has been removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/N75" is loadless and
has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<23>_SW0" (ROM)
removed.
**** The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<23>"
is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_23" (SFF)
removed.
****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<23>" is
loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<23>" (XOR) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
22>" is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
22>" (MUX) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<23>" is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<23>" (ROM) removed.
****       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<23>" is
loadless and has been removed.
****        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_23"
(SFF) removed.
****         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<23>" is
loadless and has been removed.
****          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_23"
(SFF) removed.
****           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<23>"
is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<23>"
(XOR) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<22>" is
loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<22>"
(MUX) removed.
****             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<23>"
is loadless and has been removed.
****              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<23>"
(ROM) removed.
****               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<23>" is
loadless and has been removed.
****                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_23"
(SFF) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<15>" is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<15>" (ROM) removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<24>" is
loadless and has been removed.
***                                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_24"
(SFF) removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<24>1"
is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<24>1" (ROM)
removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<24>"
is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<24>" (XOR) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<23>" is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<23>" (MUX) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<24>" is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<24>" (ROM) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<24>" is
loadless and has been removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/N77" is loadless and
has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<24>_SW0" (ROM)
removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<24>"
is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_24" (SFF)
removed.
**** The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<24>" is
loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<24>" (XOR) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
23>" is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
23>" (MUX) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<24>" is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<24>" (ROM) removed.
****     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<24>" is
loadless and has been removed.
****      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_24"
(SFF) removed.
****       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<24>" is
loadless and has been removed.
****        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_24"
(SFF) removed.
****         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<24>"
is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<24>"
(XOR) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<23>" is
loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<23>"
(MUX) removed.
****           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<24>"
is loadless and has been removed.
****            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<24>"
(ROM) removed.
****             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<24>" is
loadless and has been removed.
****              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_24"
(SFF) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<16>" is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<16>" (ROM) removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<25>" is
loadless and has been removed.
***                                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_25"
(SFF) removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<25>1"
is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<25>1" (ROM)
removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<25>"
is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<25>" (XOR) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<24>" is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<24>" (MUX) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<25>" is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<25>" (ROM) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<25>" is
loadless and has been removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/N79" is loadless and
has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<25>_SW0" (ROM)
removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<25>"
is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_25" (SFF)
removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<25>" is
loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<25>" (XOR) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
24>" is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
24>" (MUX) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<25>" is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<25>" (ROM) removed.
****   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<25>" is
loadless and has been removed.
****    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_25"
(SFF) removed.
****     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<25>" is
loadless and has been removed.
****      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_25"
(SFF) removed.
****       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<25>"
is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<25>"
(XOR) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<24>" is
loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<24>"
(MUX) removed.
****         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<25>"
is loadless and has been removed.
****          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<25>"
(ROM) removed.
****           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<25>" is
loadless and has been removed.
****            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_25"
(SFF) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<17>" is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<17>" (ROM) removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<26>" is
loadless and has been removed.
***                                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_26"
(SFF) removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<26>1"
is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<26>1" (ROM)
removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<26>"
is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<26>" (XOR) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<25>" is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<25>" (MUX) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<26>" is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<26>" (ROM) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<26>" is
loadless and has been removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/N81" is loadless and
has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<26>_SW0" (ROM)
removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<26>"
is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_26" (SFF)
removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<26>" is
loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<26>" (XOR) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
25>" is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
25>" (MUX) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<26>" is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<26>" (ROM) removed.
**** The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<26>" is
loadless and has been removed.
****  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_26"
(SFF) removed.
****   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<26>" is
loadless and has been removed.
****    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_26"
(SFF) removed.
****     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<26>"
is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<26>"
(XOR) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<25>" is
loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<25>"
(MUX) removed.
****       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<26>"
is loadless and has been removed.
****        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<26>"
(ROM) removed.
****         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<26>" is
loadless and has been removed.
****          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_26"
(SFF) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<18>" is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<18>" (ROM) removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<27>" is
loadless and has been removed.
***                                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_27"
(SFF) removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<27>1"
is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<27>1" (ROM)
removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<27>"
is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<27>" (XOR) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<26>" is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<26>" (MUX) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<27>" is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<27>" (ROM) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<27>" is
loadless and has been removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/N86" is loadless and
has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<27>_SW0" (ROM)
removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<27>"
is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_27" (SFF)
removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<27>" is
loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<27>" (XOR) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
26>" is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
26>" (MUX) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<27>" is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<27>" (ROM) removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<27>" is
loadless and has been removed.
****Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_27"
(SFF) removed.
**** The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<27>" is
loadless and has been removed.
****  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_27"
(SFF) removed.
****   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<27>"
is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<27>"
(XOR) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<26>" is
loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<26>"
(MUX) removed.
****     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<27>"
is loadless and has been removed.
****      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<27>"
(ROM) removed.
****       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<27>" is
loadless and has been removed.
****        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_27"
(SFF) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<19>" is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<19>" (ROM) removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<28>" is
loadless and has been removed.
***                                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_28"
(SFF) removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<28>1"
is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<28>1" (ROM)
removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<28>"
is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<28>" (XOR) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<27>" is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<27>" (MUX) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<28>" is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<28>" (ROM) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<28>" is
loadless and has been removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/N88" is loadless and
has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<28>_SW0" (ROM)
removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<28>"
is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_28" (SFF)
removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<28>" is
loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<28>" (XOR) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
27>" is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
27>" (MUX) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<28>" is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<28>" (ROM) removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<28>" is
loadless and has been removed.
***                                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_28"
(SFF) removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<28>" is
loadless and has been removed.
****Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_28"
(SFF) removed.
**** The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<28>"
is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<28>"
(XOR) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<27>" is
loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<27>"
(MUX) removed.
****   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<28>"
is loadless and has been removed.
****    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<28>"
(ROM) removed.
****     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<28>" is
loadless and has been removed.
****      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_28"
(SFF) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<20>" is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<20>" (ROM) removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<29>" is
loadless and has been removed.
***                                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_29"
(SFF) removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<29>1"
is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<29>1" (ROM)
removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<29>"
is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<29>" (XOR) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<28>" is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<28>" (MUX) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<29>" is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<29>" (ROM) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<29>" is
loadless and has been removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/N90" is loadless and
has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<29>_SW0" (ROM)
removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<29>"
is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_29" (SFF)
removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<29>" is
loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<29>" (XOR) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
28>" is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
28>" (MUX) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<29>" is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<29>" (ROM) removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<29>" is
loadless and has been removed.
***                                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_29"
(SFF) removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<29>" is
loadless and has been removed.
***                                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_29"
(SFF) removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<29>"
is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<29>"
(XOR) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<28>" is
loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<28>"
(MUX) removed.
**** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<29>"
is loadless and has been removed.
****  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<29>"
(ROM) removed.
****   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<29>" is
loadless and has been removed.
****    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_29"
(SFF) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<21>" is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<21>" (ROM) removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<30>" is
loadless and has been removed.
***                                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_30"
(SFF) removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<30>1"
is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<30>1" (ROM)
removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<30>"
is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<30>" (XOR) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<29>" is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<29>" (MUX) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<30>" is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<30>" (ROM) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<30>" is
loadless and has been removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/N92" is loadless and
has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<30>_SW0" (ROM)
removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<30>"
is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_30" (SFF)
removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<30>" is
loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<30>" (XOR) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
29>" is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
29>" (MUX) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<30>" is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<30>" (ROM) removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<30>" is
loadless and has been removed.
***                                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_30"
(SFF) removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<30>" is
loadless and has been removed.
***                                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_30"
(SFF) removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<30>"
is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<30>"
(XOR) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<29>" is
loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<29>"
(MUX) removed.
***                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<30>"
is loadless and has been removed.
****Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<30>"
(ROM) removed.
**** The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<30>" is
loadless and has been removed.
****  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_30"
(SFF) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<22>" is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<22>" (ROM) removed.
***                               The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<31>" is
loadless and has been removed.
***                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_31"
(SFF) removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<31>1"
is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<31>1" (ROM)
removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<31>"
is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<31>" (XOR) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<30>" is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<30>" (MUX) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<31>" is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<31>" (ROM) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<31>" is
loadless and has been removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/N94" is loadless and
has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<31>_SW0" (ROM)
removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<31>"
is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_31" (SFF)
removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<31>" is
loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<31>" (XOR) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
30>" is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
30>" (MUX) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<31>" is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<31>" (ROM) removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<31>" is
loadless and has been removed.
***                                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_31"
(SFF) removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<31>" is
loadless and has been removed.
***                                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_31"
(SFF) removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<31>"
is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<31>"
(XOR) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<30>" is
loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<30>"
(MUX) removed.
***                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<31>"
is loadless and has been removed.
***                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<31>"
(ROM) removed.
***                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<31>" is
loadless and has been removed.
****Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_31"
(SFF) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<23>" is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<23>" (ROM) removed.
***                             The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<32>" is
loadless and has been removed.
***                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_32"
(SFF) removed.
***                               The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<32>1"
is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<32>1" (ROM)
removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<32>"
is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<32>" (XOR) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<31>" is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<31>" (MUX) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<32>" is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<32>" (ROM) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<32>" is
loadless and has been removed.
***                               The signal "nf2_core/user_data_path/delay_modules[3].delay/N96" is loadless and
has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<32>_SW0" (ROM)
removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<32>"
is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_32" (SFF)
removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<32>" is
loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<32>" (XOR) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
31>" is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
31>" (MUX) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<32>" is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<32>" (ROM) removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<32>" is
loadless and has been removed.
***                                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_32"
(SFF) removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<32>" is
loadless and has been removed.
***                                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_32"
(SFF) removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<32>"
is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<32>"
(XOR) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<31>" is
loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<31>"
(MUX) removed.
***                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<32>"
is loadless and has been removed.
***                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<32>"
(ROM) removed.
***                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<32>" is
loadless and has been removed.
***                                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_32"
(SFF) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<24>" is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<24>" (ROM) removed.
***                           The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<33>" is
loadless and has been removed.
***                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_33"
(SFF) removed.
***                             The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<33>1"
is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<33>1" (ROM)
removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<33>"
is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<33>" (XOR) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<32>" is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<32>" (MUX) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<33>" is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<33>" (ROM) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<33>" is
loadless and has been removed.
***                             The signal "nf2_core/user_data_path/delay_modules[3].delay/N98" is loadless and
has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<33>_SW0" (ROM)
removed.
***                               The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<33>"
is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_33" (SFF)
removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<33>" is
loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<33>" (XOR) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
32>" is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
32>" (MUX) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<33>" is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<33>" (ROM) removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<33>" is
loadless and has been removed.
***                                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_33"
(SFF) removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<33>" is
loadless and has been removed.
***                                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_33"
(SFF) removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<33>"
is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<33>"
(XOR) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<32>" is
loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<32>"
(MUX) removed.
***                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<33>"
is loadless and has been removed.
***                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<33>"
(ROM) removed.
***                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<33>" is
loadless and has been removed.
***                                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_33"
(SFF) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<25>" is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<25>" (ROM) removed.
***                         The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<34>" is
loadless and has been removed.
***                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_34"
(SFF) removed.
***                           The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<34>1"
is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<34>1" (ROM)
removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<34>"
is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<34>" (XOR) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<33>" is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<33>" (MUX) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<34>" is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<34>" (ROM) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<34>" is
loadless and has been removed.
***                           The signal "nf2_core/user_data_path/delay_modules[3].delay/N100" is loadless and
has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<34>_SW0" (ROM)
removed.
***                             The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<34>"
is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_34" (SFF)
removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<34>" is
loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<34>" (XOR) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
33>" is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
33>" (MUX) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<34>" is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<34>" (ROM) removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<34>" is
loadless and has been removed.
***                                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_34"
(SFF) removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<34>" is
loadless and has been removed.
***                                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_34"
(SFF) removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<34>"
is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<34>"
(XOR) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<33>" is
loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<33>"
(MUX) removed.
***                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<34>"
is loadless and has been removed.
***                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<34>"
(ROM) removed.
***                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<34>" is
loadless and has been removed.
***                                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_34"
(SFF) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<26>" is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<26>" (ROM) removed.
***                       The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<35>" is
loadless and has been removed.
***                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_35"
(SFF) removed.
***                         The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<35>1"
is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<35>1" (ROM)
removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<35>"
is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<35>" (XOR) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<34>" is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<34>" (MUX) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<35>" is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<35>" (ROM) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<35>" is
loadless and has been removed.
***                         The signal "nf2_core/user_data_path/delay_modules[3].delay/N102" is loadless and
has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<35>_SW0" (ROM)
removed.
***                           The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<35>"
is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_35" (SFF)
removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<35>" is
loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<35>" (XOR) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
34>" is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
34>" (MUX) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<35>" is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<35>" (ROM) removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<35>" is
loadless and has been removed.
***                                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_35"
(SFF) removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<35>" is
loadless and has been removed.
***                                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_35"
(SFF) removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<35>"
is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<35>"
(XOR) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<34>" is
loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<34>"
(MUX) removed.
***                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<35>"
is loadless and has been removed.
***                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<35>"
(ROM) removed.
***                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<35>" is
loadless and has been removed.
***                                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_35"
(SFF) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<27>" is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<27>" (ROM) removed.
***                     The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<36>" is
loadless and has been removed.
***                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_36"
(SFF) removed.
***                       The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<36>1"
is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<36>1" (ROM)
removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<36>"
is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<36>" (XOR) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<35>" is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<35>" (MUX) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<36>" is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<36>" (ROM) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<36>" is
loadless and has been removed.
***                       The signal "nf2_core/user_data_path/delay_modules[3].delay/N104" is loadless and
has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<36>_SW0" (ROM)
removed.
***                         The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<36>"
is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_36" (SFF)
removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<36>" is
loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<36>" (XOR) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
35>" is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
35>" (MUX) removed.
***                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<36>" is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<36>" (ROM) removed.
***                               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<36>" is
loadless and has been removed.
***                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_36"
(SFF) removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<36>" is
loadless and has been removed.
***                                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_36"
(SFF) removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<36>"
is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<36>"
(XOR) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<35>" is
loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<35>"
(MUX) removed.
***                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<36>"
is loadless and has been removed.
***                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<36>"
(ROM) removed.
***                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<36>" is
loadless and has been removed.
***                                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_36"
(SFF) removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<28>" is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<28>" (ROM) removed.
***                   The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<37>" is
loadless and has been removed.
***                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_37"
(SFF) removed.
***                     The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<37>1"
is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<37>1" (ROM)
removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<37>"
is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<37>" (XOR) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<36>" is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<36>" (MUX) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<37>" is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<37>" (ROM) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<37>" is
loadless and has been removed.
***                     The signal "nf2_core/user_data_path/delay_modules[3].delay/N106" is loadless and
has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<37>_SW0" (ROM)
removed.
***                       The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<37>"
is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_37" (SFF)
removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<37>" is
loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<37>" (XOR) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
36>" is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
36>" (MUX) removed.
***                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<37>" is loadless and has been removed.
***                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<37>" (ROM) removed.
***                             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<37>" is
loadless and has been removed.
***                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_37"
(SFF) removed.
***                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<37>" is
loadless and has been removed.
***                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_37"
(SFF) removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<37>"
is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<37>"
(XOR) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<36>" is
loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<36>"
(MUX) removed.
***                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<37>"
is loadless and has been removed.
***                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<37>"
(ROM) removed.
***                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<37>" is
loadless and has been removed.
***                                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_37"
(SFF) removed.
***                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<29>" is loadless and has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<29>" (ROM) removed.
***                 The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<38>" is
loadless and has been removed.
***                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_38"
(SFF) removed.
***                   The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<38>1"
is loadless and has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<38>1" (ROM)
removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<38>"
is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<38>" (XOR) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<37>" is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<37>" (MUX) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<38>" is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<38>" (ROM) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<38>" is
loadless and has been removed.
***                   The signal "nf2_core/user_data_path/delay_modules[3].delay/N111" is loadless and
has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<38>_SW0" (ROM)
removed.
***                     The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<38>"
is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_38" (SFF)
removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<38>" is
loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<38>" (XOR) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
37>" is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
37>" (MUX) removed.
***                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<38>" is loadless and has been removed.
***                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_lut
<38>" (ROM) removed.
***                           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<38>" is
loadless and has been removed.
***                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_38"
(SFF) removed.
***                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<38>" is
loadless and has been removed.
***                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_38"
(SFF) removed.
***                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<38>"
is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<38>"
(XOR) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<37>" is
loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<37>"
(MUX) removed.
***                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<38>"
is loadless and has been removed.
***                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<38>"
(ROM) removed.
***                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<38>" is
loadless and has been removed.
***                                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_38"
(SFF) removed.
***                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<30>" is loadless and has been removed.
***                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<30>" (ROM) removed.
***               The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay<39>" is
loadless and has been removed.
***                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/want_delay_39"
(SFF) removed.
***                 The signal "nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<39>1"
is loadless and has been removed.
***                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<39>1" (ROM)
removed.
***                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next_addsub0000<39>"
is loadless and has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
xor<39>" (XOR) removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<38>" is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
cy<38>" (MUX) removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<39>" is loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Madd_want_delay_next_addsub0000_
lut<39>" (ROM) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo_out_data<39>" is
loadless and has been removed.
***                 The signal "nf2_core/user_data_path/delay_modules[3].delay/N113" is loadless and
has been removed.
***                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/want_delay_next<39>_SW0" (ROM)
removed.
***                   The signal "nf2_core/user_data_path/delay_modules[3].delay/remaining_delay<39>"
is loadless and has been removed.
***                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_39" (SFF)
removed.
***                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/remaining_delay_sub0000<39>" is
loadless and has been removed.
***                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_xor
<39>" (XOR) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
38>" is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_remaining_delay_sub0000_cy<
38>" (MUX) removed.
***                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<31>1" is loadless and has been removed.
***                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<31>1" (ROM) removed.
***                         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_delay<39>" is
loadless and has been removed.
***                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_delay_39"
(SFF) removed.
***                           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1<39>" is
loadless and has been removed.
***                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_39"
(SFF) removed.
***                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d1_sub0000<39>"
is loadless and has been removed.
***                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_xor<39>"
(XOR) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<38>" is
loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_cy<38>"
(MUX) removed.
***                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<39>"
is loadless and has been removed.
***                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d1_sub0000_lut<39>"
(ROM) removed.
***                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1<39>" is
loadless and has been removed.
***                                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d1_39"
(SFF) removed.
***               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<31>" is loadless and has been removed.
***                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_reset_remaining_delay_cm
p_gt0000_lut<31>" (ROM) removed.
*** The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<2>" is
loadless and has been removed.
***  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_2" (SFF)
removed.
***   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<2>"
is loadless and has been removed.
***    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<2>"
(XOR) removed.
***     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<1>" is
loadless and has been removed.
***      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<1>"
(MUX) removed.
***     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<2>" is
loadless and has been removed.
***      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<2>"
(ROM) removed.
***       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<2>" is
loadless and has been removed.
***        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_2"
(SFF) removed.
*** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<2>" is loadless and has been removed.
***  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<2>" (ROM) removed.
**                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<3>" is
loadless and has been removed.
***Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_3" (SFF)
removed.
*** The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<3>"
is loadless and has been removed.
***  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<3>"
(XOR) removed.
***   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<2>" is
loadless and has been removed.
***    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<2>"
(MUX) removed.
***   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<3>" is
loadless and has been removed.
***    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<3>"
(ROM) removed.
***     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<3>" is
loadless and has been removed.
***      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_3"
(SFF) removed.
**                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<3>" is loadless and has been removed.
***Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<3>" (ROM) removed.
**                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<4>" is
loadless and has been removed.
**                                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_4" (SFF)
removed.
**                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<4>"
is loadless and has been removed.
***Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<4>"
(XOR) removed.
*** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<3>" is
loadless and has been removed.
***  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<3>"
(MUX) removed.
*** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<4>" is
loadless and has been removed.
***  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<4>"
(ROM) removed.
***   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<4>" is
loadless and has been removed.
***    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_4"
(SFF) removed.
**                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<4>" is loadless and has been removed.
**                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<4>" (ROM) removed.
**                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<5>" is
loadless and has been removed.
**                                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_5" (SFF)
removed.
**                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<5>"
is loadless and has been removed.
**                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<5>"
(XOR) removed.
**                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<4>" is
loadless and has been removed.
***Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<4>"
(MUX) removed.
**                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<5>" is
loadless and has been removed.
***Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<5>"
(ROM) removed.
*** The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<5>" is
loadless and has been removed.
***  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_5"
(SFF) removed.
**                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<5>" is loadless and has been removed.
**                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<5>" (ROM) removed.
**                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<6>" is
loadless and has been removed.
**                                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_6" (SFF)
removed.
**                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<6>"
is loadless and has been removed.
**                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<6>"
(XOR) removed.
**                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<5>" is
loadless and has been removed.
**                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<5>"
(MUX) removed.
**                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<6>" is
loadless and has been removed.
**                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<6>"
(ROM) removed.
**                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<6>" is
loadless and has been removed.
***Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_6"
(SFF) removed.
**                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<6>" is loadless and has been removed.
**                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<6>" (ROM) removed.
**                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<7>" is
loadless and has been removed.
**                                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_7" (SFF)
removed.
**                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<7>"
is loadless and has been removed.
**                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<7>"
(XOR) removed.
**                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<6>" is
loadless and has been removed.
**                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<6>"
(MUX) removed.
**                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<7>" is
loadless and has been removed.
**                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<7>"
(ROM) removed.
**                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<7>" is
loadless and has been removed.
**                                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_7"
(SFF) removed.
**                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<7>" is loadless and has been removed.
**                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<7>" (ROM) removed.
**                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<8>" is
loadless and has been removed.
**                                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_8" (SFF)
removed.
**                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<8>"
is loadless and has been removed.
**                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<8>"
(XOR) removed.
**                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<7>" is
loadless and has been removed.
**                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<7>"
(MUX) removed.
**                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<8>" is
loadless and has been removed.
**                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<8>"
(ROM) removed.
**                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<8>" is
loadless and has been removed.
**                                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_8"
(SFF) removed.
**                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<8>" is loadless and has been removed.
**                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<8>" (ROM) removed.
**                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<9>" is
loadless and has been removed.
**                                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_9" (SFF)
removed.
**                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<9>"
is loadless and has been removed.
**                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<9>"
(XOR) removed.
**                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<8>" is
loadless and has been removed.
**                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<8>"
(MUX) removed.
**                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<9>" is
loadless and has been removed.
**                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<9>"
(ROM) removed.
**                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<9>" is
loadless and has been removed.
**                                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_9"
(SFF) removed.
**                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<9>" is loadless and has been removed.
**                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<9>" (ROM) removed.
**                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<10>" is
loadless and has been removed.
**                                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_10"
(SFF) removed.
**                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<10>"
is loadless and has been removed.
**                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<10>"
(XOR) removed.
**                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<9>" is
loadless and has been removed.
**                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<9>"
(MUX) removed.
**                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<10>"
is loadless and has been removed.
**                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<10>"
(ROM) removed.
**                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<10>" is
loadless and has been removed.
**                                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_10"
(SFF) removed.
**                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<10>" is loadless and has been removed.
**                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<10>" (ROM) removed.
**                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<11>" is
loadless and has been removed.
**                                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_11"
(SFF) removed.
**                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<11>"
is loadless and has been removed.
**                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<11>"
(XOR) removed.
**                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<10>" is
loadless and has been removed.
**                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<10>"
(MUX) removed.
**                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<11>"
is loadless and has been removed.
**                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<11>"
(ROM) removed.
**                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<11>" is
loadless and has been removed.
**                                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_11"
(SFF) removed.
**                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<11>" is loadless and has been removed.
**                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<11>" (ROM) removed.
**                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<12>" is
loadless and has been removed.
**                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_12"
(SFF) removed.
**                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<12>"
is loadless and has been removed.
**                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<12>"
(XOR) removed.
**                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<11>" is
loadless and has been removed.
**                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<11>"
(MUX) removed.
**                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<12>"
is loadless and has been removed.
**                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<12>"
(ROM) removed.
**                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<12>" is
loadless and has been removed.
**                                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_12"
(SFF) removed.
**                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<12>" is loadless and has been removed.
**                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<12>" (ROM) removed.
**                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<13>" is
loadless and has been removed.
**                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_13"
(SFF) removed.
**                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<13>"
is loadless and has been removed.
**                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<13>"
(XOR) removed.
**                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<12>" is
loadless and has been removed.
**                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<12>"
(MUX) removed.
**                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<13>"
is loadless and has been removed.
**                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<13>"
(ROM) removed.
**                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<13>" is
loadless and has been removed.
**                                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_13"
(SFF) removed.
**                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<13>" is loadless and has been removed.
**                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<13>" (ROM) removed.
**                           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<14>" is
loadless and has been removed.
**                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_14"
(SFF) removed.
**                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<14>"
is loadless and has been removed.
**                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<14>"
(XOR) removed.
**                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<13>" is
loadless and has been removed.
**                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<13>"
(MUX) removed.
**                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<14>"
is loadless and has been removed.
**                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<14>"
(ROM) removed.
**                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<14>" is
loadless and has been removed.
**                                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_14"
(SFF) removed.
**                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<14>" is loadless and has been removed.
**                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<14>" (ROM) removed.
**                         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<15>" is
loadless and has been removed.
**                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_15"
(SFF) removed.
**                           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<15>"
is loadless and has been removed.
**                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<15>"
(XOR) removed.
**                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<14>" is
loadless and has been removed.
**                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<14>"
(MUX) removed.
**                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<15>"
is loadless and has been removed.
**                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<15>"
(ROM) removed.
**                               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<15>" is
loadless and has been removed.
**                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_15"
(SFF) removed.
**                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<15>" is loadless and has been removed.
**                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<15>" (ROM) removed.
**                       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<16>" is
loadless and has been removed.
**                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_16"
(SFF) removed.
**                         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<16>"
is loadless and has been removed.
**                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<16>"
(XOR) removed.
**                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<15>" is
loadless and has been removed.
**                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<15>"
(MUX) removed.
**                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<16>"
is loadless and has been removed.
**                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<16>"
(ROM) removed.
**                             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<16>" is
loadless and has been removed.
**                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_16"
(SFF) removed.
**                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<16>" is loadless and has been removed.
**                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<16>" (ROM) removed.
**                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<17>" is
loadless and has been removed.
**                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_17"
(SFF) removed.
**                       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<17>"
is loadless and has been removed.
**                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<17>"
(XOR) removed.
**                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<16>" is
loadless and has been removed.
**                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<16>"
(MUX) removed.
**                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<17>"
is loadless and has been removed.
**                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<17>"
(ROM) removed.
**                           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<17>" is
loadless and has been removed.
**                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_17"
(SFF) removed.
**                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<17>" is loadless and has been removed.
**                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<17>" (ROM) removed.
**                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<18>" is
loadless and has been removed.
**                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_18"
(SFF) removed.
**                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<18>"
is loadless and has been removed.
**                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<18>"
(XOR) removed.
**                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<17>" is
loadless and has been removed.
**                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<17>"
(MUX) removed.
**                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<18>"
is loadless and has been removed.
**                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<18>"
(ROM) removed.
**                         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<18>" is
loadless and has been removed.
**                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_18"
(SFF) removed.
**                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<18>" is loadless and has been removed.
**                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<18>" (ROM) removed.
**                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<19>" is
loadless and has been removed.
**                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_19"
(SFF) removed.
**                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<19>"
is loadless and has been removed.
**                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<19>"
(XOR) removed.
**                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<18>" is
loadless and has been removed.
**                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<18>"
(MUX) removed.
**                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<19>"
is loadless and has been removed.
**                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<19>"
(ROM) removed.
**                       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<19>" is
loadless and has been removed.
**                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_19"
(SFF) removed.
**                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<19>" is loadless and has been removed.
**                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<19>" (ROM) removed.
**               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<20>" is
loadless and has been removed.
**                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_20"
(SFF) removed.
**                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<20>"
is loadless and has been removed.
**                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<20>"
(XOR) removed.
**                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<19>" is
loadless and has been removed.
**                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<19>"
(MUX) removed.
**                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<20>"
is loadless and has been removed.
**                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<20>"
(ROM) removed.
**                     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<20>" is
loadless and has been removed.
**                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_20"
(SFF) removed.
**               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<20>" is loadless and has been removed.
**                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<20>" (ROM) removed.
**             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<21>" is
loadless and has been removed.
**              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_21"
(SFF) removed.
**               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<21>"
is loadless and has been removed.
**                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<21>"
(XOR) removed.
**                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<20>" is
loadless and has been removed.
**                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<20>"
(MUX) removed.
**                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<21>"
is loadless and has been removed.
**                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<21>"
(ROM) removed.
**                   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<21>" is
loadless and has been removed.
**                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_21"
(SFF) removed.
**             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<21>" is loadless and has been removed.
**              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<21>" (ROM) removed.
**           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<22>" is
loadless and has been removed.
**            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_22"
(SFF) removed.
**             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<22>"
is loadless and has been removed.
**              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<22>"
(XOR) removed.
**               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<21>" is
loadless and has been removed.
**                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<21>"
(MUX) removed.
**               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<22>"
is loadless and has been removed.
**                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<22>"
(ROM) removed.
**                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<22>" is
loadless and has been removed.
**                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_22"
(SFF) removed.
**           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<22>" is loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<22>" (ROM) removed.
**         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<23>" is
loadless and has been removed.
**          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_23"
(SFF) removed.
**           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<23>"
is loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<23>"
(XOR) removed.
**             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<22>" is
loadless and has been removed.
**              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<22>"
(MUX) removed.
**             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<23>"
is loadless and has been removed.
**              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<23>"
(ROM) removed.
**               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<23>" is
loadless and has been removed.
**                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_23"
(SFF) removed.
**         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<23>" is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<23>" (ROM) removed.
**       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<24>" is
loadless and has been removed.
**        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_24"
(SFF) removed.
**         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<24>"
is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<24>"
(XOR) removed.
**           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<23>" is
loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<23>"
(MUX) removed.
**           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<24>"
is loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<24>"
(ROM) removed.
**             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<24>" is
loadless and has been removed.
**              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_24"
(SFF) removed.
**       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<24>" is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<24>" (ROM) removed.
**     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<25>" is
loadless and has been removed.
**      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_25"
(SFF) removed.
**       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<25>"
is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<25>"
(XOR) removed.
**         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<24>" is
loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<24>"
(MUX) removed.
**         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<25>"
is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<25>"
(ROM) removed.
**           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<25>" is
loadless and has been removed.
**            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_25"
(SFF) removed.
**     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<25>" is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<25>" (ROM) removed.
**   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<26>" is
loadless and has been removed.
**    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_26"
(SFF) removed.
**     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<26>"
is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<26>"
(XOR) removed.
**       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<25>" is
loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<25>"
(MUX) removed.
**       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<26>"
is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<26>"
(ROM) removed.
**         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<26>" is
loadless and has been removed.
**          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_26"
(SFF) removed.
**   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<26>" is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<26>" (ROM) removed.
** The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<27>" is
loadless and has been removed.
**  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_27"
(SFF) removed.
**   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<27>"
is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<27>"
(XOR) removed.
**     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<26>" is
loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<26>"
(MUX) removed.
**     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<27>"
is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<27>"
(ROM) removed.
**       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<27>" is
loadless and has been removed.
**        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_27"
(SFF) removed.
** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<27>" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<27>" (ROM) removed.
*                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<28>" is
loadless and has been removed.
**Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_28"
(SFF) removed.
** The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<28>"
is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<28>"
(XOR) removed.
**   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<27>" is
loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<27>"
(MUX) removed.
**   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<28>"
is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<28>"
(ROM) removed.
**     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<28>" is
loadless and has been removed.
**      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_28"
(SFF) removed.
*                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<28>" is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<28>" (ROM) removed.
*                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<29>" is
loadless and has been removed.
*                                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_29"
(SFF) removed.
*                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<29>"
is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<29>"
(XOR) removed.
** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<28>" is
loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<28>"
(MUX) removed.
** The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<29>"
is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<29>"
(ROM) removed.
**   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<29>" is
loadless and has been removed.
**    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_29"
(SFF) removed.
*                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<29>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<29>" (ROM) removed.
*                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<30>" is
loadless and has been removed.
*                                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_30"
(SFF) removed.
*                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<30>"
is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<30>"
(XOR) removed.
*                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<29>" is
loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<29>"
(MUX) removed.
*                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<30>"
is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<30>"
(ROM) removed.
** The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<30>" is
loadless and has been removed.
**  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_30"
(SFF) removed.
*                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<30>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<30>" (ROM) removed.
*                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<31>" is
loadless and has been removed.
*                                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_31"
(SFF) removed.
*                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<31>"
is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<31>"
(XOR) removed.
*                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<30>" is
loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<30>"
(MUX) removed.
*                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<31>"
is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<31>"
(ROM) removed.
*                                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<31>" is
loadless and has been removed.
**Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_31"
(SFF) removed.
*                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<31>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<31>" (ROM) removed.
*                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<32>" is
loadless and has been removed.
*                                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_32"
(SFF) removed.
*                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<32>"
is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<32>"
(XOR) removed.
*                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<31>" is
loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<31>"
(MUX) removed.
*                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<32>"
is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<32>"
(ROM) removed.
*                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<32>" is
loadless and has been removed.
*                                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_32"
(SFF) removed.
*                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<32>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<32>" (ROM) removed.
*                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<33>" is
loadless and has been removed.
*                                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_33"
(SFF) removed.
*                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<33>"
is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<33>"
(XOR) removed.
*                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<32>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<32>"
(MUX) removed.
*                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<33>"
is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<33>"
(ROM) removed.
*                                             The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<33>" is
loadless and has been removed.
*                                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_33"
(SFF) removed.
*                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<33>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<33>" (ROM) removed.
*                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<34>" is
loadless and has been removed.
*                                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_34"
(SFF) removed.
*                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<34>"
is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<34>"
(XOR) removed.
*                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<33>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<33>"
(MUX) removed.
*                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<34>"
is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<34>"
(ROM) removed.
*                                           The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<34>" is
loadless and has been removed.
*                                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_34"
(SFF) removed.
*                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<34>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<34>" (ROM) removed.
*                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<35>" is
loadless and has been removed.
*                                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_35"
(SFF) removed.
*                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<35>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<35>"
(XOR) removed.
*                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<34>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<34>"
(MUX) removed.
*                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<35>"
is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<35>"
(ROM) removed.
*                                         The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<35>" is
loadless and has been removed.
*                                          Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_35"
(SFF) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<35>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<35>" (ROM) removed.
*                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<36>" is
loadless and has been removed.
*                                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_36"
(SFF) removed.
*                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<36>"
is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<36>"
(XOR) removed.
*                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<35>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<35>"
(MUX) removed.
*                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<36>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<36>"
(ROM) removed.
*                                       The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<36>" is
loadless and has been removed.
*                                        Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_36"
(SFF) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<36>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<36>" (ROM) removed.
*                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<37>" is
loadless and has been removed.
*                                Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_37"
(SFF) removed.
*                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<37>"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<37>"
(XOR) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<36>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<36>"
(MUX) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<37>"
is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<37>"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<37>" is
loadless and has been removed.
*                                      Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_37"
(SFF) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<37>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<37>" (ROM) removed.
*                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<38>" is
loadless and has been removed.
*                              Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_38"
(SFF) removed.
*                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<38>"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<38>"
(XOR) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<37>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<37>"
(MUX) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<38>"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<38>"
(ROM) removed.
*                                   The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<38>" is
loadless and has been removed.
*                                    Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_38"
(SFF) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<38>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<38>" (ROM) removed.
*                           The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2<39>" is
loadless and has been removed.
*                            Loadless block "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_39"
(SFF) removed.
*                             The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_d2_sub0000<39>"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_xor<39>"
(XOR) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<38>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_cy<38>"
(MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<39>"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Msub_delay_d2_sub0000_lut<39>"
(ROM) removed.
*                                 The signal "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2<39>" is
loadless and has been removed.
*                                  Loadless block "nf2_core/user_data_path/delay_modules[3].delay/last_start_d2_39"
(SFF) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<39>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_le0000_lu
t<39>" (ROM) removed.
*                       The signal "N2983" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_good_mux0000_G" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<9>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<9>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<8>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<8>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<7>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<7>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<6>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<6>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<5>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<5>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<4>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<4>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<3>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<3>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<2>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<2>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<1>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<1>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<0>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<0>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<0>_rt" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_cy
<0>_rt" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<1>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<1>" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<2>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<2>" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<3>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<3>" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<4>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<4>" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<5>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<5>" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<6>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<6>" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<7>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<7>" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<8>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<8>" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<9>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/Mcompar_delay_good_cmp_lt0000_lu
t<9>" (ROM) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<0>" (XOR) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1<1>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1_1_and00001" (ROM) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<3>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_3" (FF) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count3" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<3>" (XOR) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>" (MUX) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>" (MUX) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>_rt" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>_rt" (ROM) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<2>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_2" (FF) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count2" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<2>" (XOR) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>_rt" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>_rt" (ROM) removed.
* The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1<2>" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1_2_and00001" (ROM) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<5>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_5" (FF) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count5" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<5>" (XOR) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>" (MUX) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>" (MUX) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>_rt" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>_rt" (ROM) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<4>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_4" (FF) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count4" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<4>" (XOR) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>_rt" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>_rt" (ROM) removed.
                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1<3>" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1_3_and00001" (ROM) removed.
* The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<7>" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_7" (FF) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count7" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<7>" (XOR) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>" (MUX) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>" (MUX) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>_rt" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>_rt" (ROM) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<6>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_6" (FF) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count6" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<6>" (XOR) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>_rt" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>_rt" (ROM) removed.
                                               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1<4>" is loadless and has been removed.
                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c5/v1_4_and00001" (ROM) removed.
                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<8>" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_8" (FF) removed.
* The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count8" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<8>" (XOR) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>" (MUX) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>_rt" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>_rt" (ROM) removed.
                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus2_w<9>" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_9" (FF) removed.
* The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count9" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>" (XOR) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>" (MUX) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>_rt" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>_rt" (ROM) removed.
                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux00012" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/FULL_NONREG_i2" (ROM) removed.
                                               The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/full" is
loadless and has been removed.
                                                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/RAM_FULL_i" (FF) removed.
                                                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/FULL_NONREG" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/FULL_NONREG_i24" (MUX) removed.
* The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/N5"
is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/FULL_NONREG_i24_F" (ROM) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp_full2" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/carrynet<3>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/carrynet<2>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/carrynet<1>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/carrynet<0>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1<0>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1_0_and00001" (ROM) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<1>" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_1" (FF) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count1" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<1>" (XOR) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>" (MUX) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>_rt" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<0>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_0" (FF) removed.
*                         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<0>" (XOR) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>_rt" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>_rt" (ROM) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1<1>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1_1_and00001" (ROM) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<3>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_3" (FF) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count3" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<3>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>_rt" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>_rt" (ROM) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<2>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_2" (FF) removed.
*                       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count2" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<2>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>_rt" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>_rt" (ROM) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1<2>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1_2_and00001" (ROM) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<5>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_5" (FF) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count5" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<5>" (XOR) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>" (MUX) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>" (MUX) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>_rt" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>_rt" (ROM) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<4>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_4" (FF) removed.
*                     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count4" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<4>" (XOR) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>_rt" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>_rt" (ROM) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1<3>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1_3_and00001" (ROM) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<7>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_7" (FF) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count7" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<7>" (XOR) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>" (MUX) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>" (MUX) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>_rt" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>_rt" (ROM) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<6>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_6" (FF) removed.
*                   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count6" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<6>" (XOR) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>_rt" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>_rt" (ROM) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1<4>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp2/v1_4_and00001" (ROM) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<9>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_9" (FF) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count9" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>" (XOR) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>" (MUX) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>" (MUX) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>_rt" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>_rt" (ROM) removed.
*               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_wr_pntr_plus1_w<8>" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_8" (FF) removed.
*                 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count8" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<8>" (XOR) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>_rt" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>_rt" (ROM) removed.
* The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/N6"
is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/FULL_NONREG_i24_G" (ROM) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/wr_rst_q" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/wr_rst_q" (FF) removed.
*   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp_full1" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/carrynet<3>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/carrynet<2>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/carrynet<1>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/carrynet<0>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
*             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1<0>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1_0_and00001" (ROM) removed.
*           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1<1>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1_1_and00001" (ROM) removed.
*         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1<2>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1_2_and00001" (ROM) removed.
*       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1<3>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1_3_and00001" (ROM) removed.
*     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1<4>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/flogic/comp1/v1_4_and00001" (ROM) removed.
                                             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux000119" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux000119" (ROM) removed.
                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/in_fifo_empty" is
loadless and has been removed.
                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/empty1"
(ROM) removed.
                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/depth<1
>" is loadless and has been removed.
                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/depth_1
" (SFF) removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/depth_n
ot0001" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/depth_n
ot00011" (ROM) removed.
                                               The signal "nf2_core/user_data_path/pad_modules[3].pad/out_wr" is loadless and
has been removed.
                                                Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_wr" (SFF)
removed.
                                                 The signal "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt" is loadless
and has been removed.
*Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt76" (ROM)
removed.
* The signal "nf2_core/user_data_path/rate_limiter_in_rdy<6>" is loadless and has
been removed.
*  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/limiter_in_rdy1"
(ROM) removed.
*   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/depth<2
>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/depth_2
" (SFF) removed.
*     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Result<
2>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mcount_
depth_xor<2>11_f5" (MUX) removed.
*       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mcount_
depth_xor<2>111" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mcount_
depth_xor<2>112" (ROM) removed.
*         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/depth<0
>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/depth_0
" (SFF) removed.
*           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Result<
0>2" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mcount_
depth_xor<0>11_INV_0" (BUF) removed.
*       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mcount_
depth_xor<2>11" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mcount_
depth_xor<2>111" (ROM) removed.
* The signal "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt5" is loadless
and has been removed.
*  Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt5" (ROM)
removed.
*   The signal "nf2_core/user_data_path/pad_modules[3].pad/out_state<1>" is loadless
and has been removed.
*    Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_state_1" (SFF)
removed.
*     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt<1>" is
loadless and has been removed.
*      Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt<1>"
(ROM) removed.
*       The signal "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq0005"
is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000575" (ROM)
removed.
*         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000511" is
loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000511" (ROM)
removed.
*           The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<1>" is
loadless and has been removed.
*            Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_1"
(SFF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<1>54" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<1>541" (ROM)
removed.
*               The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<3>15" is
loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<4>42" (ROM)
removed.
*                 The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/empty" is
loadless and has been removed.
*                  Loadless block "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/empty"
(SFF) removed.
*                   The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/empty_nxt" is
loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/empty_nxt2" (ROM)
removed.
*                     The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/depth<1>"
is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/depth_1" (SFF)
removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/depth_not0001" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo_rd_en1" (ROM)
removed.
*                         The signal "nf2_core/user_data_path/pad_modules[3].pad/N31" is loadless and has
been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/empty_nxt11" (ROM)
removed.
*                           The signal "nf2_core/user_data_path/pad_modules[3].pad/out_state<0>" is loadless
and has been removed.
*                            Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_state_0" (SFF)
removed.
*                             The signal "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt<0>56" is
loadless and has been removed.
*                              Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt<0>56"
(ROM) removed.
*                               The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<10>1" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<10>11" (ROM)
removed.
*                                 The signal "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq0002"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000226" (ROM)
removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000212" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000212" (ROM)
removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<67>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_67" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<67>"
is loadless and has been removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<66>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_66" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<66>"
is loadless and has been removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<65>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_65" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<65>"
is loadless and has been removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<64>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_64" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<64>"
is loadless and has been removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000225" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000225" (ROM)
removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<71>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_71" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<71>"
is loadless and has been removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<70>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_70" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<70>"
is loadless and has been removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<69>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_69" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<69>"
is loadless and has been removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<68>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_68" (FF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<68>"
is loadless and has been removed.
*                             The signal "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt<0>22" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt<0>22_f5" (MUX)
removed.
*                               The signal "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt<0>221" is
loadless and has been removed.
*                                Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt<0>221"
(ROM) removed.
*                                 The signal "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq0004"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000475" (ROM)
removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000411" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000411" (ROM)
removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<1>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_1" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<1>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<1>1" (ROM)
removed.
*                                         The signal "nf2_core/user_data_path/pad_modules[3].pad/N1" is loadless and has
been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<0>1_f5"
(MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<0>12" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<0>12" (ROM)
removed.
*                                             The signal "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_and0001" is
loadless and has been removed.
*                                              Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt<0>310"
(ROM) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<0>11" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<0>11" (ROM)
removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N41" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<1>_SW0"
(ROM) removed.
*                                         The signal "nf2_core/user_data_path/pad_modules[3].pad/N28" is loadless and has
been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<0>31" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<1>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<1>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<0>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<0>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<0>_rt" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<0>_rt" (ROM) removed.
*                                               The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<0>"
is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_0" (SFF)
removed.
*                                                 The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<0>1" is
loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<0>2" (ROM)
removed.
*                                                 The signal "nf2_core/user_data_path/pad_modules[3].pad/N30" is loadless and has
been removed.
**Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<0>_SW0"
(ROM) removed.
** The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<0>
" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<0>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<1>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<1>_INV_0" (BUF) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<2>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_2" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<2>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<2>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<2>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<2>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<1>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<1>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<2>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<2>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N49" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<2>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<3>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_3" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<3>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<3>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<3>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<3>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<2>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<2>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<3>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<3>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N51" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<3>_SW0"
(ROM) removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000424" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000424" (ROM)
removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<4>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_4" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<4>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<4>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<4>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<4>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<3>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<3>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<4>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<4>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N53" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<4>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<5>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_5" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<5>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<5>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<5>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<5>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<4>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<4>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<5>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<5>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N55" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<5>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<6>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_6" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<6>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<6>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<6>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<6>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<5>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<5>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<6>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<6>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N57" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<6>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<7>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_7" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<7>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<7>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<7>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<7>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<6>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<6>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<7>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<7>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N59" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<7>_SW0"
(ROM) removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000448" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000448" (ROM)
removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<8>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_8" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<8>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<8>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<8>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<8>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<7>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<7>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<8>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<8>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N77" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<8>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<9>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_9" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<9>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<9>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<9>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<9>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<8>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<8>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<9>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<9>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N79" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<9>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<10>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_10" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<10>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<10>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<10
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<10>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<9>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<9>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<10>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<10>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N81" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<10>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<11>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_11" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<11>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<11>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<11
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<11>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<10>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<10>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<11>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<11>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N83" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<11>_SW0"
(ROM) removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000461" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000461" (ROM)
removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<12>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_12" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<12>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<12>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<12
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<12>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<11>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<11>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<12>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<12>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N85" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<12>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<13>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_13" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<13>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<13>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<13
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<13>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<12>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<12>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<13>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<13>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N93" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<13>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<14>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_14" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<14>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<14>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<14
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<14>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<13>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<13>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<14>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<14>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N95" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<14>_SW0"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len<15>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_15" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<15>1" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<15>1" (ROM)
removed.
*                                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt_share0000<15
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_xor<15>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<14>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_cy<14>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<15>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_nonpad_word_len_nxt_share00
00_lut<15>_INV_0" (BUF) removed.
*                                       The signal "nf2_core/user_data_path/pad_modules[3].pad/N97" is loadless and has
been removed.
*                                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_nonpad_word_len_nxt<15>_SW0"
(ROM) removed.
*                         The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/depth<0>"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/depth_0" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Result<0>2" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mcount_depth_xor<0>1
1_INV_0" (BUF) removed.
*                         The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/depth<2>"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/depth_2" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Result<2>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mcount_depth_xor<2>1
1" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Result<1>2" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mcount_depth_xor<1>1
1" (ROM) removed.
*               The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<1>"
is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<1>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<0>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<0>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<0>_rt" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<0>_rt" (ROM) removed.
*                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<0>" is
loadless and has been removed.
*                      Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_0"
(SFF) removed.
*                       The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<0>"
is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<0>27" (ROM)
removed.
*                         The signal "nf2_core/user_data_path/pad_modules[3].pad/N01" is loadless and has
been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<10>1_f5" (MUX)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<10>11" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<10>12" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<0>16" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<0>16" (ROM)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<0>"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<0>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<1>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<1>_INV_0" (BUF) removed.
*             The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<1>0"
is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<1>0" (ROM)
removed.
*           The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<3>" is
loadless and has been removed.
*            Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_3"
(SFF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<3>59" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<3>591" (ROM)
removed.
*               The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<3>"
is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<3>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<2>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<2>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<1>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<1>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<2>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<2>_INV_0" (BUF) removed.
*                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<2>" is
loadless and has been removed.
*                      Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_2"
(SFF) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<2>59" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<2>591" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<2>"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<2>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<10>44" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<15>44_f5" (MUX)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<15>44" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<15>441" (ROM)
removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<2>21" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<2>211" (ROM)
removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<3>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<3>_INV_0" (BUF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<3>21" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<3>211" (ROM)
removed.
*         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000524" is
loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000524" (ROM)
removed.
*           The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<7>" is
loadless and has been removed.
*            Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_7"
(SFF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<7>59" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<7>591" (ROM)
removed.
*               The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<7>"
is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<7>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<6>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<6>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<5>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<5>" (MUX) removed.
*                     The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<4>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<4>" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<3>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<3>" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<4>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<4>_INV_0" (BUF) removed.
*                         The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<4>" is
loadless and has been removed.
*                          Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_4"
(SFF) removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<4>59" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<4>591" (ROM)
removed.
*                             The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<4>"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<4>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<4>21" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<4>211" (ROM)
removed.
*                     The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<5>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<5>_INV_0" (BUF) removed.
*                       The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<5>" is
loadless and has been removed.
*                        Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_5"
(SFF) removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<5>59" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<5>591" (ROM)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<5>"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<5>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<5>21" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<5>211" (ROM)
removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<6>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<6>_INV_0" (BUF) removed.
*                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<6>" is
loadless and has been removed.
*                      Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_6"
(SFF) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<6>59" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<6>591" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<6>"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<6>" (XOR) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<6>21" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<6>211" (ROM)
removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<7>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<7>_INV_0" (BUF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<7>21" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<7>211" (ROM)
removed.
*         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000548" is
loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000548" (ROM)
removed.
*           The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<15>" is
loadless and has been removed.
*            Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_15"
(SFF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<15>59" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<15>591" (ROM)
removed.
*               The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<15>"
is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<15>" (XOR) removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<14>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<14>" (MUX) removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<13>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<13>" (MUX) removed.
*                     The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<12>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<12>" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<11>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<11>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<10>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<10>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<9>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<9>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<8>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<8>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<7>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
cy<7>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<8>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<8>_INV_0" (BUF) removed.
*                                 The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<8>" is
loadless and has been removed.
*                                  Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_8"
(SFF) removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<8>59" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<8>591" (ROM)
removed.
*                                     The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<8>"
is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<8>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<8>21" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<8>211" (ROM)
removed.
*                             The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<9>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<9>_INV_0" (BUF) removed.
*                               The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<9>" is
loadless and has been removed.
*                                Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_9"
(SFF) removed.
*                                 The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<9>59" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<9>591" (ROM)
removed.
*                                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<9>"
is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<9>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<9>21" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<9>211" (ROM)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<10>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<10>_INV_0" (BUF) removed.
*                             The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<10>" is
loadless and has been removed.
*                              Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_10"
(SFF) removed.
*                               The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<10>59" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<10>591" (ROM)
removed.
*                                 The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<10>"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<10>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<10>21" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<10>211" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<11>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<11>_INV_0" (BUF) removed.
*                           The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<11>" is
loadless and has been removed.
*                            Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_11"
(SFF) removed.
*                             The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<11>59" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<11>591" (ROM)
removed.
*                               The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<11>"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<11>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<11>21" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<11>211" (ROM)
removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<12>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<12>_INV_0" (BUF) removed.
*                         The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<12>" is
loadless and has been removed.
*                          Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_12"
(SFF) removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<12>59" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<12>591" (ROM)
removed.
*                             The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<12>"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<12>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<12>21" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<12>211" (ROM)
removed.
*                     The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<13>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<13>_INV_0" (BUF) removed.
*                       The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<13>" is
loadless and has been removed.
*                        Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_13"
(SFF) removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<13>59" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<13>591" (ROM)
removed.
*                           The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<13>"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<13>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<13>21" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<13>211" (ROM)
removed.
*                   The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<14>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<14>_INV_0" (BUF) removed.
*                     The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len<14>" is
loadless and has been removed.
*                      Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_14"
(SFF) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<14>59" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<14>591" (ROM)
removed.
*                         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt_share0000<14>"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
xor<14>" (XOR) removed.
*                       The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<14>21" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<14>211" (ROM)
removed.
*                 The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<15>" is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_word_len_nxt_share0000_
lut<15>_INV_0" (BUF) removed.
*             The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<15>21" is
loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_word_len_nxt<15>211" (ROM)
removed.
*         The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000561" is
loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt_cmp_eq000561" (ROM)
removed.
*       The signal "N2468" is loadless and has been removed.
*        Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt<1>_SW2"
(ROM) removed.
*       The signal "N2469" is loadless and has been removed.
*        Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_state_nxt<1>_SW3"
(ROM) removed.
* The signal "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt48" is loadless
and has been removed.
*  Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt48" (ROM)
removed.
*   The signal "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt30" is loadless
and has been removed.
*    Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt30" (ROM)
removed.
*   The signal "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt17" is loadless
and has been removed.
*    Loadless block "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt17" (ROM)
removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Result<
1>2" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mcount_
depth_xor<1>11" (ROM) removed.
                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next_cmp_eq0
002" is loadless and has been removed.
                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next_cmp_eq0
00226" (ROM) removed.
                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next_cmp_eq0
00212" is loadless and has been removed.
                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next_cmp_eq0
00212" (ROM) removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<64
>" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_64
" (FF) removed.
                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<64>" is loadless and has been removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<65
>" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_65
" (FF) removed.
                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<65>" is loadless and has been removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<66
>" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_66
" (FF) removed.
                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<66>" is loadless and has been removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<67
>" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_67
" (FF) removed.
                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<67>" is loadless and has been removed.
                                       The signal "N4290" is loadless and has been removed.
                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next<0>_G"
(ROM) removed.
                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next_and0000
" is loadless and has been removed.
                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next_and0000
1" (ROM) removed.
                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/rate_good" is
loadless and has been removed.
                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<10>" (MUX) removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<9>" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<9>" (MUX) removed.
                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<8>" is loadless and has been removed.
                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<8>" (MUX) removed.
                                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<7>" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<7>" (MUX) removed.
* The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<6>" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<6>" (MUX) removed.
*   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<5>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<5>" (MUX) removed.
*     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<4>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<4>" (MUX) removed.
*       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<3>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<3>" (MUX) removed.
*         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<2>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<2>" (MUX) removed.
*           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<1>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<1>" (MUX) removed.
*             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<0>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
cy<0>" (MUX) removed.
*               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens<0>" is
loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_0" (SFF)
removed.
*                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_not0001" is
loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_not00011"
(ROM) removed.
*                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<5>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<5>" (MUX) removed.
*                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<4>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<4>" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<3>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<3>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<2>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<2>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<1>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<1>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<0>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_cy<0>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<0>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<0>" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len<0>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_0" (SFF)
removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<0>"
is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<0>2"
(ROM) removed.
*                                     The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/N1" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<0>11"
(ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/data_good" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/data_good" (SFF)
removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len<0>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_0"
(SFF) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<0
>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<0
>2" (ROM) removed.
*                                         The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/N0" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<0
>146" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<0
>134" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<0
>134" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<0
>121" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<0
>121" (ROM) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<71
>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_71
" (FF) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<71>" is loadless and has been removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<70
>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_70
" (FF) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<70>" is loadless and has been removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<69
>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_69
" (FF) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<69>" is loadless and has been removed.
*                                           The signal "N1366" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<0
>146_SW0" (ROM) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/seen_len" is
loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/seen_len" (SFF)
removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/seen_len_next" is
loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/seen_len_next1"
(ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<0>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_0"
(FF) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<0>" is loadless and has been removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens<1>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_1" (SFF)
removed.
*                                   The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_1"
is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_11" (ROM)
removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_or0000" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_or00001"
(ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<9>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<9>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<8>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<8>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<7>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<7>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<6>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<6>" (MUX) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<5>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<5>" (MUX) removed.
*                                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<4>" is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<4>" (MUX) removed.
** The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<3>" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<3>" (MUX) removed.
**   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<2>" is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<2>" (MUX) removed.
**     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<1>" is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<1>" (MUX) removed.
**       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<0>" is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_cy<0>" (MUX) removed.
**         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<0>" is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<0>" (ROM) removed.
**           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
0>" is loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
0" (FF) removed.
**           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
1>" is loadless and has been removed.
**            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
1" (FF) removed.
**       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<1>" is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<1>" (ROM) removed.
**         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
2>" is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
2" (FF) removed.
**         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
3>" is loadless and has been removed.
**          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
3" (FF) removed.
**     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<2>" is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<2>" (ROM) removed.
**       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
4>" is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
4" (FF) removed.
**       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
5>" is loadless and has been removed.
**        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
5" (FF) removed.
**   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<3>" is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<3>" (ROM) removed.
**     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
6>" is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
6" (FF) removed.
**     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
7>" is loadless and has been removed.
**      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
7" (FF) removed.
** The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<4>" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<4>" (ROM) removed.
**   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
8>" is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
8" (FF) removed.
**   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
9>" is loadless and has been removed.
**    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
9" (FF) removed.
*                                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<5>" is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<5>" (ROM) removed.
** The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
10>" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
10" (FF) removed.
** The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
11>" is loadless and has been removed.
**  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
11" (FF) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<6>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<6>" (ROM) removed.
*                                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
12>" is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
12" (FF) removed.
*                                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
13>" is loadless and has been removed.
**Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
13" (FF) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<7>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<7>" (ROM) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
14>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
14" (FF) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
15>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
15" (FF) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<8>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<8>" (ROM) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
16>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
16" (FF) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
17>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
17" (FF) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<9>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0001_lut<9>" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
18>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
18" (FF) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1<
19>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/token_interval_d1_
19" (FF) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<1>1" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
1>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<0
>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<0
>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
0>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
0>" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
1>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
1>" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_and0000" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_and00001"
(ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_cy<4>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_cy<3>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_cy<3>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_cy<2>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_cy<2>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_cy<1>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_cy<1>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_cy<0>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_cy<0>" (MUX) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_lut<0>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_lut<0>" (ROM) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_lut<1>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_lut<1>" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_lut<2>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_lut<2>" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_lut<3>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_lut<3>" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_lut<4>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cmp_eq0000
_wg_lut<4>" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len<1>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_1" (SFF)
removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<1>"
is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<1>1"
(ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len<1>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_1"
(SFF) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<1
>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<1
>1" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<1>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_1"
(FF) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<1>" is loadless and has been removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<1>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<1>" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens<2>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_2" (SFF)
removed.
*                                 The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_2"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_21" (ROM)
removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<2>1" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
2>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<1
>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<1
>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
2>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
2>" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len<2>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_2" (SFF)
removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<2>"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<2>1"
(ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len<2>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_2"
(SFF) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<2
>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<2
>1" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next_a
ddsub0000<2>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<2>" (XOR) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_lut<2>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_lut<2>" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<2>
" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_2"
(FF) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<2>" is loadless and has been removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens<3>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_3" (SFF)
removed.
*                                 The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_3"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_31" (ROM)
removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<3>1" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
3>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<2
>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<2
>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
3>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
3>" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len<3>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_3" (SFF)
removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<3>"
is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<3>1"
(ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len<3>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_3"
(SFF) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<3
>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<3
>1" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next_a
ddsub0000<3>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<3>" (XOR) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<2>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<2>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_lut<3>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_lut<3>" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<3>
" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_3"
(FF) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<3>" is loadless and has been removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<2>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<2>" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens<4>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_4" (SFF)
removed.
*                               The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_4"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_41" (ROM)
removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<4>1" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
4>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<3
>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<3
>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
4>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
4>" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len<4>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_4" (SFF)
removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<4>"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<4>1"
(ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len<4>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_4"
(SFF) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<4
>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<4
>1" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next_a
ddsub0000<4>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<4>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<3>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<3>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_lut<4>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_lut<4>" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<4>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_4"
(FF) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<4>" is loadless and has been removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens<5>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_5" (SFF)
removed.
*                               The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_5"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_51" (ROM)
removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<5>1" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
5>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<4
>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<4
>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
5>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
5>" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len<5>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_5" (SFF)
removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<5>"
is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<5>1"
(ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len<5>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_5"
(SFF) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<5
>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<5
>1" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next_a
ddsub0000<5>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<5>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<4>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<4>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<5>_rt" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<5>_rt" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<5>
" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_5"
(FF) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<5>" is loadless and has been removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<3>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<3>" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens<6>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_6" (SFF)
removed.
*                             The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_6"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_61" (ROM)
removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<6>1" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
6>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<5
>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<5
>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
6>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
6>" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len<6>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_6" (SFF)
removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<6>"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<6>1"
(ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len<6>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_6"
(SFF) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<6
>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<6
>1" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next_a
ddsub0000<6>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<6>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<5>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<5>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<6>_rt" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<6>_rt" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<6>
" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_6"
(FF) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<6>" is loadless and has been removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens<7>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_7" (SFF)
removed.
*                             The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_7"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_71" (ROM)
removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<7>1" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
7>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<6
>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<6
>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
7>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_lut<
7>" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len<7>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_7" (SFF)
removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<7>"
is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<7>1"
(ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len<7>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_7"
(SFF) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<7
>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<7
>1" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next_a
ddsub0000<7>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<7>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<6>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<6>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<7>_rt" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<7>_rt" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<7>
" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_7"
(FF) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<7>" is loadless and has been removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<4>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<4>" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens<8>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_8" (SFF)
removed.
*                           The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_8"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_81" (ROM)
removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<8>1" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
8>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<7
>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<7
>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<8
>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<8
>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len<8>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_8" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<8>"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<8>1"
(ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len<8>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_8"
(SFF) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<8
>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<8
>1" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next_a
ddsub0000<8>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<8>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<7>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<7>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<8>_rt" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<8>_rt" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<8>
" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_8"
(FF) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<8>" is loadless and has been removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens<9>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_9" (SFF)
removed.
*                           The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_9"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_91" (ROM)
removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<9>1" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
9>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<8
>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<8
>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<9
>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<9
>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len<9>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_9" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<9>"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<9>1"
(ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len<9>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_9"
(SFF) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<9
>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<9
>1" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next_a
ddsub0000<9>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<9>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<8>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<8>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<9>_rt" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<9>_rt" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<9>
" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_9"
(FF) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<9>" is loadless and has been removed.
*                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<5>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_eq0000_lut<5>" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens<10>" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/tokens_10" (SFF)
removed.
*                         The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_10"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_101" (ROM)
removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<10>1" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
10>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<9
>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_cy<9
>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
10>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
10>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len<10>" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_10" (SFF)
removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<10>"
is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/pkt_len_next<10>1"
(ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len<10>"
is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_10"
(SFF) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<1
0>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next<1
0>1" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/new_pkt_len_next_a
ddsub0000<10>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<10>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<9>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_cy<9>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<10>_rt" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Madd_new_pkt_len_n
ext_addsub0000_xor<10>_rt" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<10
>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_10
" (FF) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<10>" is loadless and has been removed.
*                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<10>" is loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<10>" (MUX) removed.
*                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<9>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<9>" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<8>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<8>" (MUX) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<7>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<7>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<6>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<6>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<5>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<5>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<4>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<4>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<3>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<3>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<2>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<2>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<1>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<1>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<0>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_cy<0>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<0>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<0>" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<0>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_0" (SFF)
removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<0>" is
loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<0>" (XOR) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_lut
<0>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_lut
<0>_INV_0" (BUF) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_or0000" is
loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_or0000"
(ROM) removed.
*                                               The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/N20" is
loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_or0000_SW0
" (ROM) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cst" is
loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_cst1"
(ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<0>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
0>" (XOR) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<0
>_rt" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<0
>_rt" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<1>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_1" (SFF)
removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<1>" is
loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<1>" (XOR) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
0>" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
0>" (MUX) removed.
*                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
1>_rt" is loadless and has been removed.
*                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
1>_rt" (ROM) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_val
" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_val
1" (ROM) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<1>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
1>" (XOR) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<0
>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<0
>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
1>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
1>_INV_0" (BUF) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<1>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<1>" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<2>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_2" (SFF)
removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<2>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<2>" (XOR) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
1>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
1>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
2>_rt" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
2>_rt" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<2>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
2>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
2>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
2>_INV_0" (BUF) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<3>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_3" (SFF)
removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<3>" is
loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<3>" (XOR) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
2>" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
2>" (MUX) removed.
*                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
3>_rt" is loadless and has been removed.
*                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
3>_rt" (ROM) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<3>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
3>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<2
>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<2
>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
3>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
3>_INV_0" (BUF) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<2>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<2>" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<4>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_4" (SFF)
removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<4>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<4>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
3>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
3>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
4>_rt" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
4>_rt" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<4>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
4>" (XOR) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<3
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<3
>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
4>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
4>_INV_0" (BUF) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<5>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_5" (SFF)
removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<5>" is
loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<5>" (XOR) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
4>" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
4>" (MUX) removed.
*                                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
5>_rt" is loadless and has been removed.
*                                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
5>_rt" (ROM) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<5>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
5>" (XOR) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<4
>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<4
>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
5>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
5>_INV_0" (BUF) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<3>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<3>" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<6>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_6" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<6>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<6>" (XOR) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
5>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
5>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
6>_rt" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
6>_rt" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<6>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
6>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<5
>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<5
>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
6>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
6>_INV_0" (BUF) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<7>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_7" (SFF)
removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<7>" is
loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<7>" (XOR) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
6>" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
6>" (MUX) removed.
*                                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
7>_rt" is loadless and has been removed.
*                                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
7>_rt" (ROM) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<7>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
7>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<6
>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<6
>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
7>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
7>_INV_0" (BUF) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<4>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<4>" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<8>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_8" (SFF)
removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<8>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<8>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
7>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
7>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
8>_rt" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
8>_rt" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<8>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
8>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<7
>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<7
>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
8>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
8>_INV_0" (BUF) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<9>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_9" (SFF)
removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<9>" is
loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<9>" (XOR) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
8>" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
8>" (MUX) removed.
*                                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
9>_rt" is loadless and has been removed.
*                                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
9>_rt" (ROM) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<9>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
9>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<8
>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<8
>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
9>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
9>_INV_0" (BUF) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<5>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<5>" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<10>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_10" (SFF)
removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<10>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<10>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
9>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
9>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
10>_rt" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
10>_rt" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<10>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
10>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<9
>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<9
>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
10>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
10>_INV_0" (BUF) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<11>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_11" (SFF)
removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<11>" is
loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<11>" (XOR) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
10>" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
10>" (MUX) removed.
*                                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
11>_rt" is loadless and has been removed.
*                                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
11>_rt" (ROM) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<11>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
11>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
0>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
0>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
11>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
11>_INV_0" (BUF) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<6>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<6>" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<12>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_12" (SFF)
removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<12>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<12>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
11>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
11>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
12>_rt" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
12>_rt" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<12>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
12>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
1>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
1>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
12>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
12>_INV_0" (BUF) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<13>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_13" (SFF)
removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<13>" is
loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<13>" (XOR) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
12>" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
12>" (MUX) removed.
*                                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
13>_rt" is loadless and has been removed.
*                                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
13>_rt" (ROM) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<13>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
13>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
2>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
2>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
13>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
13>_INV_0" (BUF) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<7>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<7>" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<14>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_14" (SFF)
removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<14>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<14>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
13>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
13>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
14>_rt" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
14>_rt" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<14>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
14>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
3>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
3>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
14>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
14>_INV_0" (BUF) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<15>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_15" (SFF)
removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<15>" is
loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<15>" (XOR) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
14>" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
14>" (MUX) removed.
*                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
15>_rt" is loadless and has been removed.
*                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
15>_rt" (ROM) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<15>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
15>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
4>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
4>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
15>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
15>_INV_0" (BUF) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<8>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<8>" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<16>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_16" (SFF)
removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<16>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<16>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
15>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
15>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
16>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
16>_rt" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<16>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
16>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
5>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
5>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
16>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
16>_INV_0" (BUF) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<17>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_17" (SFF)
removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<17>" is
loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<17>" (XOR) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
16>" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
16>" (MUX) removed.
*                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
17>_rt" is loadless and has been removed.
*                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
17>_rt" (ROM) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<17>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
17>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
6>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
6>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
17>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
17>_INV_0" (BUF) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<9>" is loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<9>" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<18>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_18" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<18>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<18>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
17>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
17>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
18>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
18>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<18>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
18>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
7>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
7>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
18>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
18>_INV_0" (BUF) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<19>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_19" (SFF)
removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<19>" is
loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<19>" (XOR) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
18>" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
18>" (MUX) removed.
*                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
19>_rt" is loadless and has been removed.
*                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
19>_rt" (ROM) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<19>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
19>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
8>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
8>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
19>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_lut<
19>_INV_0" (BUF) removed.
*                     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<10>" is loadless and has been removed.
*                      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_tokens_cmp
_ne0002_lut<10>" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter<20>" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/counter_20" (SFF)
removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<20>" is
loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<20>" (XOR) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
19>" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_cy<
19>" (MUX) removed.
*                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<20>_rt" is loadless and has been removed.
*                            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcount_counter_xor
<20>_rt" (ROM) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<20>" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
20>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
9>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<1
9>" (MUX) removed.
*                       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/_sub0000<21>" is
loadless and has been removed.
*                        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_xor<
21>" (XOR) removed.
*                         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<2
0>" is loadless and has been removed.
*                          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Msub__sub0000_cy<2
0>" (MUX) removed.
*                 The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_0"
is loadless and has been removed.
*                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Eqn_01" (ROM)
removed.
*                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Result<0>1" is
loadless and has been removed.
*                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Maccum_tokens_xor<
0>" (XOR) removed.
*               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<0>" is loadless and has been removed.
*                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<0>" (ROM) removed.
*             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<1>" is loadless and has been removed.
*              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<1>" (ROM) removed.
*           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<2>" is loadless and has been removed.
*            Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<2>" (ROM) removed.
*         The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<3>" is loadless and has been removed.
*          Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<3>" (ROM) removed.
*       The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<4>" is loadless and has been removed.
*        Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<4>" (ROM) removed.
*     The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<5>" is loadless and has been removed.
*      Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<5>" (ROM) removed.
*   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<6>" is loadless and has been removed.
*    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<6>" (ROM) removed.
* The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<7>" is loadless and has been removed.
*  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<7>" (ROM) removed.
                                                 The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<8>" is loadless and has been removed.
*Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<8>" (ROM) removed.
                                               The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<9>" is loadless and has been removed.
                                                Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<9>" (ROM) removed.
                                             The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<10>" is loadless and has been removed.
                                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/Mcompar_rate_good_
lut<10>" (ROM) removed.
                                 The signal "N4550" is loadless and has been removed.
                                  Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/state_next<1>_G"
(ROM) removed.
                             The signal "nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/N18" is
loadless and has been removed.
                              Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/in_fifo_rd_en_SW1"
(ROM) removed.
                           The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<68>" is loadless and has been removed.
                   The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_wr_next1" is
loadless and has been removed.
                    Loadless block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_wr_next1"
(ROM) removed.
             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/
Mcount_count_xor<0>" (XOR) removed.
           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<0>" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_0" (FF) removed.
             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<0>" (XOR) removed.
               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>_rt" is loadless and has been removed.
                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>_rt" (ROM) removed.
           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<1>" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_1" (FF) removed.
             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count1" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<1>" (XOR) removed.
               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>" is loadless and has been removed.
                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<0>" (MUX) removed.
               The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>_rt" is loadless and has been removed.
                Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>_rt" (ROM) removed.
       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<1>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<2>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_2" (FF) removed.
           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count2" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<2>" (XOR) removed.
             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<1>" (MUX) removed.
             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>_rt" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>_rt" (ROM) removed.
         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<3>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_3" (FF) removed.
           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count3" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<3>" (XOR) removed.
             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<2>" (MUX) removed.
             The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>_rt" is loadless and has been removed.
              Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>_rt" (ROM) removed.
     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<2>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<4>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_4" (FF) removed.
         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count4" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<4>" (XOR) removed.
           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<3>" (MUX) removed.
           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>_rt" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>_rt" (ROM) removed.
       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<5>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_5" (FF) removed.
         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count5" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<5>" (XOR) removed.
           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<4>" (MUX) removed.
           The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>_rt" is loadless and has been removed.
            Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>_rt" (ROM) removed.
   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<3>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<6>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_6" (FF) removed.
       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count6" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<6>" (XOR) removed.
         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<5>" (MUX) removed.
         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>_rt" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>_rt" (ROM) removed.
     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<7>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_7" (FF) removed.
       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count7" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<7>" (XOR) removed.
         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<6>" (MUX) removed.
         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>_rt" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>_rt" (ROM) removed.
 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1<4>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c4/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<8>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_8" (FF) removed.
     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count8" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<8>" (XOR) removed.
       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<7>" (MUX) removed.
       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>_rt" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>_rt" (ROM) removed.
   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/debu
g_rd_pntr_plus1_r<9>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/count_9" (FF) removed.
     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count9" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>" (XOR) removed.
       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_cy<8>" (MUX) removed.
       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>_rt" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/cntb
lk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bi
n_cnt/Mcount_count_xor<9>_rt" (ROM) removed.
Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<3>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<2>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<1>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/carrynet<0>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
         The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<0>" is loadless and has been removed.
          Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<1>" is loadless and has been removed.
        Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<2>" is loadless and has been removed.
      Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<3>" is loadless and has been removed.
    Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1<4>" is loadless and has been removed.
  Loadless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aelogic/c5/v1_4_and00001" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.output_fifos_2
[9].gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.output_fifos_2
[8].gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<63>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<62>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<61>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<60>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<59>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<58>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<57>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<56>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<55>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<54>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<53>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<52>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<51>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<50>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<49>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<48>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<47>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<46>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<45>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<44>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<43>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<42>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<41>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/dout<40>"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/sbiterr" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
  The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/carrynet<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
    The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/carrynet<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
      The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/carrynet<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
        The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/carrynet<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
          The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/comp2out" is sourceless and has been removed.
           Sourceless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/EMPTY_NONREG_i_SW0" (ROM) removed.
            The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/EMPTY_NONREG_i_SW0/O" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1<1>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1<2>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1<3>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1<4>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
  The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/carrynet<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
    The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/carrynet<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
      The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/carrynet<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
        The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/carrynet<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
          The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/comp_af1" is sourceless and has been removed.
           Sourceless block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux000113" (ROM) removed.
            The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux000113/O" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1<1>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1<2>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1<3>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1<4>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/memb
lk/tmp_ram_rd_en" is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<63>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<62>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<61>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<60>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<59>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<58>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<57>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<56>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<55>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<54>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<53>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<52>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<51>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<50>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<49>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<48>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<47>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<46>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<45>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<44>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<43>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<42>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<41>"
is sourceless and has been removed.
The signal "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/dout<40>"
is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/sbiterr" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
  The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/carrynet<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
    The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/carrynet<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
      The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/carrynet<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
        The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/carrynet<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
          The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/comp2out" is sourceless and has been removed.
           Sourceless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/EMPTY_NONREG_i_SW0" (ROM) removed.
            The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/EMPTY_NONREG_i_SW0/O" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1<1>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1<2>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1<3>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1<4>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/eqcase.big.mlp[0].fst.mfirst" (MUX) removed.
  The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/carrynet<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/eqcase.big.mlp[1].mid.mcy" (MUX) removed.
    The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/carrynet<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/eqcase.big.mlp[2].mid.mcy" (MUX) removed.
      The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/carrynet<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/eqcase.big.mlp[3].mid.mcy" (MUX) removed.
        The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/carrynet<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/eqcase.big.mlp[4].mid.mcy" (MUX) removed.
          The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/comp_af1" is sourceless and has been removed.
           Sourceless block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux000113" (ROM) removed.
            The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/almost_full_i_mux000113/O" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1<1>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1<2>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1<3>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1<4>" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/memb
lk/tmp_ram_rd_en" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/sbiterr" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/sbiterr" is
sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/pro
g_full" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<71>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<70>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<69>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<68>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<67>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<66>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<65>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<64>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<63>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<62>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<61>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<60>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<59>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<58>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<57>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<56>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<55>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<54>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<53>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<52>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<51>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<50>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<49>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<48>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<47>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<46>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<45>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<44>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<43>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<42>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<41>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<40>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<39>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<38>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<37>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<36>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<35>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<34>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<33>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<32>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<31>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<30>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<29>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<28>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<27>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<26>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<25>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<24>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<23>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<22>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<21>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<20>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<19>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<18>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<17>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<16>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<15>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<14>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<13>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<12>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<11>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<10>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<9>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<8>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<7>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<6>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<5>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<4>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<3>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<2>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<1>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/rstblk/rd_rst_reg<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_71" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_70" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_69" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_68" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_67" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_66" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_65" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_64" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_63" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_62" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_61" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_60" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_59" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_58" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_57" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_56" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_55" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_54" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_53" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_52" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_51" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_50" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_49" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_48" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_47" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_46" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_45" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_44" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_43" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_42" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_41" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_40" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_39" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_38" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_37" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_36" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_35" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_34" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_33" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_32" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_31" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_30" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_29" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_28" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_27" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_26" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_25" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_24" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_23" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_22" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_21" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_20" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_19" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_18" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_17" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_16" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_15" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_14" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_13" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_12" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_11" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_10" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_9" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_8" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_7" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_6" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_5" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_4" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_3" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_2" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_1" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_0" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/tmp_ram_rd_en1" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/tmp_ram_rd_en" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<9>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<10>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<10>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10" (FF) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<10>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327" (ROM) removed.
      The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux0003" is sourceless and has been
removed.
       Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i" (FF) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<10>" is
sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<8>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<9>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<9>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9" (FF) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<9>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux00033" (ROM) removed.
      The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux00033" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<9>" (MUX) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<9>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<8>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<8>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8" (FF) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<8>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0" (ROM) removed.
      The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0/O" is sourceless and
has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<8>" (MUX) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<8>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<6>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<7>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<7>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7" (FF) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>" (MUX) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<7>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<5>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<6>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<6>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6" (FF) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<6>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<6>" (MUX) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<6>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<4>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<5>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<5>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5" (FF) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<5>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<5>" (MUX) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<5>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<4>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<4>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4" (FF) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<4>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000313" (ROM) removed.
      The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000313" is sourceless and has
been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<4>" (MUX) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<4>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<2>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<3>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<3>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3" (FF) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<3>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>" (MUX) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<3>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<1>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<2>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<2>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2" (FF) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<2>" (MUX) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<2>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<1>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<1>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1" (FF) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<1>" (MUX) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<1>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/ram_wr_en_i1" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>" (MUX) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_not00011" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_not0001" is sourceless and has been
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d3<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0008_Result1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/ram_regout_en" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<71>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<70>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<69>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<68>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<67>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<66>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<65>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<64>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<63>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<62>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<61>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<60>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<59>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<58>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<57>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<56>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<55>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<54>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<53>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<52>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<51>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<50>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<49>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<48>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<47>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<46>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<45>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<44>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<43>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<42>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<41>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<40>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<39>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<38>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<37>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<36>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<35>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<34>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<33>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<32>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<31>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<30>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<29>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<28>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<27>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<26>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<25>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<24>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<23>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<22>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<21>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<20>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<19>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<18>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<17>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<16>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<15>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<14>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<13>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<12>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<11>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<10>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<9>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<8>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<7>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<6>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<5>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<4>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<3>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<2>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<1>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/pro
g_full" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<71>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<70>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<69>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<68>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<67>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<66>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<65>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<64>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<63>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<62>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<61>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<60>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<59>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<58>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<57>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<56>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<55>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<54>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<53>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<52>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<51>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<50>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<49>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<48>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<47>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<46>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<45>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<44>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<43>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<42>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<41>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<40>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<39>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<38>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<37>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<36>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<35>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<34>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<33>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<32>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<31>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<30>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<29>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<28>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<27>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<26>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<25>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<24>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<23>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<22>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<21>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<20>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<19>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<18>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<17>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<16>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<15>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<14>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<13>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<12>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<11>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<10>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<9>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<8>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<7>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<6>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<5>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<4>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<3>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<2>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<1>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/dou
t<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/rstblk/rd_rst_reg<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_71" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_70" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_69" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_68" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_67" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_66" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_65" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_64" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_63" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_62" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_61" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_60" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_59" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_58" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_57" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_56" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_55" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_54" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_53" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_52" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_51" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_50" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_49" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_48" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_47" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_46" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_45" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_44" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_43" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_42" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_41" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_40" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_39" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_38" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_37" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_36" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_35" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_34" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_33" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_32" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_31" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_30" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_29" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_28" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_27" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_26" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_25" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_24" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_23" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_22" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_21" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_20" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_19" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_18" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_17" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_16" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_15" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_14" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_13" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_12" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_11" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_10" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_9" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_8" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_7" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_6" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_5" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_4" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_3" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_2" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_1" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_i_0" (FF) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/tmp_ram_rd_en1" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/tmp_ram_rd_en" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<9>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<10>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<10>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10" (FF) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<10>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327" (ROM) removed.
      The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux0003" is sourceless and has been
removed.
       Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i" (FF) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<10>" is
sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<8>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<9>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<9>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9" (FF) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<9>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux00033" (ROM) removed.
      The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux00033" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<9>" (MUX) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<9>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<8>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<8>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8" (FF) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<8>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0" (ROM) removed.
      The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0/O" is sourceless and
has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<8>" (MUX) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<8>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<6>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<7>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<7>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7" (FF) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>" (MUX) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<7>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<5>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<6>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<6>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6" (FF) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<6>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<6>" (MUX) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<6>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<4>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<5>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<5>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5" (FF) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<5>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<5>" (MUX) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<5>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<4>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<4>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4" (FF) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<4>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000313" (ROM) removed.
      The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000313" is sourceless and has
been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<4>" (MUX) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<4>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<2>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<3>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<3>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3" (FF) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<3>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>" (MUX) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<3>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<1>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<2>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<2>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2" (FF) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<2>" (MUX) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<2>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<1>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<1>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1" (FF) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<1>" (MUX) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<1>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/ram_wr_en_i1" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>" (MUX) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_not00011" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_not0001" is sourceless and has been
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d3<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0008_Result1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/ram_regout_en" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<71>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<70>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<69>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<68>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<67>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<66>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<65>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<64>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<63>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<62>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<61>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<60>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<59>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<58>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<57>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<56>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<55>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<54>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<53>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<52>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<51>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<50>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<49>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<48>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<47>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<46>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<45>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<44>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<43>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<42>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<41>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<40>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<39>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<38>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<37>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<36>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<35>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<34>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<33>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<32>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<31>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<30>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<29>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<28>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<27>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<26>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<25>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<24>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<23>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<22>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<21>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<20>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<19>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<18>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<17>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<16>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<15>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<14>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<13>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<12>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<11>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<10>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<9>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<8>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<7>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<6>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<5>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<4>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<3>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<2>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<1>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/dout_mem<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/pro
g_full" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<9>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<10>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<10>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10" (FF) removed.
    The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<10>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327" (ROM) removed.
      The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux0003" is sourceless and has been
removed.
       Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i" (FF) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<10>" is
sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<8>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<9>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<9>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9" (FF) removed.
    The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<9>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux00033" (ROM) removed.
      The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux00033" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<9>" (MUX) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<9>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<8>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<8>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8" (FF) removed.
    The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<8>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0" (ROM) removed.
      The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0/O" is sourceless and
has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<8>" (MUX) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<8>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<6>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<7>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<7>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7" (FF) removed.
    The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>" (MUX) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<7>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<5>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<6>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<6>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6" (FF) removed.
    The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<6>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<6>" (MUX) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<6>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<4>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<5>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<5>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5" (FF) removed.
    The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<5>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<5>" (MUX) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<5>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<4>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<4>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4" (FF) removed.
    The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<4>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000313" (ROM) removed.
      The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000313" is sourceless and has
been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<4>" (MUX) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<4>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<2>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<3>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<3>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3" (FF) removed.
    The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<3>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>" (MUX) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<3>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<1>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<2>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<2>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2" (FF) removed.
    The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<2>" (MUX) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<2>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<1>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<1>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1" (FF) removed.
    The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<1>" (MUX) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<1>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/ram_wr_en_i1" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>" (MUX) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_not00011" (ROM) removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_not0001" is sourceless and has been
removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/pro
g_full" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<9>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<10>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<10>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10" (FF) removed.
    The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<10>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327" (ROM) removed.
      The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux0003" is sourceless and has been
removed.
       Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i" (FF) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<10>" is
sourceless and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<8>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<9>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<9>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9" (FF) removed.
    The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<9>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux00033" (ROM) removed.
      The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux00033" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<9>" (MUX) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<9>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<8>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<8>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8" (FF) removed.
    The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<8>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0" (ROM) removed.
      The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0/O" is sourceless and
has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<8>" (MUX) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<8>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<6>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<7>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<7>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7" (FF) removed.
    The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>" (MUX) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<7>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<5>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<6>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<6>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6" (FF) removed.
    The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<6>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<6>" (MUX) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<6>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<4>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<5>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<5>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5" (FF) removed.
    The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<5>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<5>" (MUX) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<5>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<4>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<4>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4" (FF) removed.
    The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<4>" is sourceless and has been
removed.
     Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000313" (ROM) removed.
      The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000313" is sourceless and has
been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<4>" (MUX) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<4>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<2>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<3>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<3>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3" (FF) removed.
    The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<3>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>" (MUX) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<3>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<1>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<2>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<2>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2" (FF) removed.
    The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<2>" (MUX) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<2>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>" is sourceless
and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<1>" (XOR)
removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<1>" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1" (FF) removed.
    The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<1>" (MUX) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<1>" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/ram_wr_en_i1" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>" (MUX) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_not00011" (ROM) removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_not0001" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<70>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<69>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<68>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<67>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<66>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<65>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<64>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<63>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<61>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<60>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<59>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<58>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<57>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<56>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<55>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<54>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<52>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<51>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<50>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<49>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<48>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<47>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<46>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<45>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<43>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<42>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<41>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<40>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<39>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<38>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<37>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<36>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<34>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<33>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<32>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<31>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<30>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<29>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<28>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<27>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<25>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<24>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<23>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<22>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<21>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<20>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<19>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<18>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<16>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<15>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<14>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<13>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<12>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<11>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<10>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<1>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<0>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_co
unt<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<0>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0009" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0010" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0011" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0" (FF) removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<70>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<69>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<68>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<67>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<66>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<65>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<64>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<63>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<61>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<60>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<59>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<58>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<57>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<56>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<55>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<54>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<52>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<51>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<50>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<49>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<48>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<47>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<46>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<45>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<43>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<42>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<41>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<40>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<39>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<38>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<37>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<36>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<34>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<33>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<32>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<31>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<30>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<29>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<28>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<27>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<25>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<24>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<23>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<22>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<21>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<20>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<19>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<18>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<16>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<15>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<14>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<13>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<12>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<11>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<10>"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<1>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/dout<0>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_co
unt<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<0>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0009" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0010" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0011" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0" (FF) removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_co
unt<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<0>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0009" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0010" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0011" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0" (FF) removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_co
unt<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<0>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0009" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0010" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0011" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0" (FF) removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full" is
sourceless and has been removed.
The signal "nf2_core/cpci_bus/pci2net_fifo/dout<33>" is sourceless and has been
removed.
The signal "nf2_core/cpci_bus/pci2net_fifo/dout<32>" is sourceless and has been
removed.
The signal "nf2_core/cpci_bus/pci2net_fifo/almost_full" is sourceless and has
been removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
" (FF) removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux0000" is sourceless and has been removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1" is
sourceless and has been removed.
 Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_not00011" (ROM) removed.
 Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000088" (ROM) removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000026" is sourceless and has been removed.
The signal "nf2_core/cpci_bus/pci2net_fifo/BU2/N29" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051" (ROM) removed.
  The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051/O" is sourceless and has been removed.
The signal "nf2_core/cpci_bus/net2pci_fifo/full" is sourceless and has been
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/alm
ost_full" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_not0001" is sourceless and has
been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000" is sourceless and has
been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_not00011" (ROM) removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000168" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000107" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000107" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132" (ROM) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132" is sourceless and has
been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0000" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0001" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0003" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0004" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0005" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0006" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<6>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<6>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<5>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0000" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0001" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0002" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0003" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0004" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0005" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0006" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count7" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>" (XOR) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count6" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000053" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000053" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000054" (ROM) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000054/O" is sourceless and has
been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<6>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count5" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<5>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132_SW0" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132_SW0/O" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count4" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<4>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count3" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000026" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000026" is sourceless and has
been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<3>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count2" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<2>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count1" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<1>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<0>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i53" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i53" is sourceless and has been removed.
   Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i139" (ROM) removed.
    The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/comp2" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i123" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i123" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i26" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i26" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<3>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i93" (ROM) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i93" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<5>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<6>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<7>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/alm
ost_full" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_not0001" is sourceless and has
been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000" is sourceless and has
been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_not00011" (ROM) removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000168" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000107" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000107" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132" (ROM) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132" is sourceless and has
been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0000" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0001" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0003" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0004" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0005" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0006" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<6>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<6>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<5>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0000" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0001" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0002" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0003" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0004" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0005" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0006" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count7" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>" (XOR) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count6" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000053" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000053" is sourceless and has
been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000054" (ROM) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000054/O" is sourceless and has
been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<6>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count5" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<5>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132_SW0" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132_SW0/O" is sourceless
and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count4" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<4>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count3" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000026" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000026" is sourceless and has
been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<3>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count2" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<2>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count1" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<1>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt" is sourceless and has been
removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<0>" (XOR) removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>" (MUX) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i53" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i53" is sourceless and has been removed.
   Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i139" (ROM) removed.
    The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/comp2" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i123" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i123" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i26" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i26" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<3>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i93" (ROM) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i93" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<5>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<6>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d1<7>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxretransmit" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<31>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<27>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<1>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<0>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxcollision" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstatsvld" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/speedis100" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstatsvld" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux00001_INV_0" (BUF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux0000" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001_f5" (MUX) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/speedis10100" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/N0" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/BR
OADCASTADDRESSMATCH_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_3" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_0" (FF) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data<0>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_0"
(SFF) removed.
      The signal "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1<0>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_0" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000075" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq0000" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" (FF) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_1_and00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_0" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_0" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<0>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000147_SW0" (ROM) removed.
            The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N294" is
sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_8" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_1" (FF) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data<1>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_1"
(SFF) removed.
      The signal "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1<1>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_1" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_1" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_1" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_9" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_2" (FF) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data<2>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_2"
(SFF) removed.
      The signal "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1<2>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_2" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_2" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_2" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_10" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_3" (FF) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data<3>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_3"
(SFF) removed.
      The signal "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1<3>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_3" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_3" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_3" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_11" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<11>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_4" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_4" (FF) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data<4>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_4"
(SFF) removed.
      The signal "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1<4>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_4" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_4" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_4" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<12>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_12" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<12>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_5" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_5" (FF) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data<5>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_5"
(SFF) removed.
      The signal "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1<5>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_5" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_5" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_5" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_13" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<13>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_6" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_6" (FF) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data<6>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_6"
(SFF) removed.
      The signal "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1<6>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_6" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_14" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<14>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_14" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_6" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_7" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_7" (FF) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data<7>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_7"
(SFF) removed.
      The signal "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1<7>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_7" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_15" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<15>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_15" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<15>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_7" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_5" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_7" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_6" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_10" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_8" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_11" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_9" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_12" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_13" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_14" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_15" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_16" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_17" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and00001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_F" (ROM) removed.
  The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N411" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" (MUX) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_G" (ROM) removed.
  The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N412" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_20" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_14" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<14>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_13" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_12" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_11" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_10" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_9" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_8" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_7" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_6" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_5" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_4" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_3" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_2" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_1" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_0" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not00011" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<14>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_13" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<13>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<13>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_12" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<12>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<12>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER12" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_11" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<11>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<11>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER11" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_10" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<10>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER10" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_9" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<9>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<9>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER9" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_8" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<8>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<8>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER8" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_7" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<7>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER7" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_6" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<6>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER6" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_5" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<5>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER5" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_4" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<4>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER4" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<3>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER3" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<2>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<1>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER1" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<0>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_IFG_DEL_EN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_SPEED_IS_10_100" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux00001" (ROM) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux0000" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" (FF) removed.
              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_20" (FF) removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_TX_EN_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG1" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N101" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N157" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and000427_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N315" is
sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004372" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004371" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000110_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N355" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013130_SW1" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N397" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<14>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<14>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<14>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001171" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_DONE" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" (FF) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_21" (FF) removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not00012" (ROM) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<13>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<13>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_13" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<12>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<12>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_12" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<12>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<11>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<11>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_11" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<10>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_10" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<9>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<9>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_9" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<8>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<8>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_8" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<7>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_7" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<6>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_6" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<5>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_5" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<4>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_4" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<3>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_3" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<2>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_2" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<1>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_1" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<0>" (XOR) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_0" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" (MUX) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv_inv" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_28" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_27" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_26" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_25" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_22" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_17" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_16" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_15" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_14" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_13" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_12" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_11" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_10" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_9" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_8" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_7" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_6" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_5" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_3" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" (FF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_0" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_BROADCAST" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_1" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N361" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N36" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N14" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and000010" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00012" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_or0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
COLLISION_OUT" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_and0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>11" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N19" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N401" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_and0004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
RETRANSMIT_OUT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/FRAME_IN_PIPE_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/LUT3_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N186" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_3" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_1" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_0" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_and0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and0002112" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N50" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv21" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N133" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_4" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<4>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001111" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not000127" (ROM) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0/O" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not00013" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not00013" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>12" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT9" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>13" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<1>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT3" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" (FF) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_REQ_LOCAL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux0000" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" (SFF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not0001" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" (SFF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" is sourceless and has
been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux00001" (ROM)
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/INT_ALIGNMENT_ERR_PULSE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000142" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Result<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_PULSE11" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>_INV_0" (BUF) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_xor<0>" (XOR) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux00011" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000131" (ROM) removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N44" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N107" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq000010" (ROM)
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N43" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
STATUS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<1>115" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
N18" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N455" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not00011" (ROM) removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N175" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N212" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" is sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N365" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" (ROM) removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N435" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N436" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/CE" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/almost_full
" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_asreg_d1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_asreg_d2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_asreg_d2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_comb1" (ROM) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_comb" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_reg_1" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_reg<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/wr_rst_d1" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/wr_rst_d1" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_almost_full_i_not00011" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_almost_full_i_not0001" is sourceless and has been
removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000" is sourceless and has been
removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_fb_i" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_fb_i" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i_or00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i_or0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_reg_0" (FF) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_reg<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_11" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1_4_not00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1<4>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/comp3" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1_4_not00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1<4>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/comp2" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1_4_not00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1<4>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/comp1" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_10" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<10>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1_3_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1<3>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/carrynet<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1_3_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1<3>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/carrynet<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1_3_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1<3>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/carrynet<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_9" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_8" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1_2_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/carrynet<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1_2_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/gmux.gm[2].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/carrynet<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1_2_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/gmux.gm[2].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/carrynet<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_7" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_6" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<6>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1_1_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1<1>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/carrynet<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1_1_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1<1>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/carrynet<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1_1_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1<1>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/carrynet<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_5" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_4" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<4>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1_0_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1<0>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/carrynet<0>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1_0_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1<0>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/carrynet<0>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1_0_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1<0>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1" (MUX) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/carrynet<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_3" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_11" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0000_Result1" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0000" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0001_Result1" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0001" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0003_Result1" (ROM) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0003" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0005_Result1" (ROM) removed.
              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0005" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0007_Result1" (ROM) removed.
                The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0007" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0006_Result1" (ROM) removed.
              The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0006" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0004_Result1" (ROM) removed.
            The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0004" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0002_Result1" (ROM) removed.
          The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0002" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_10" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_9" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_8" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_7" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_6" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_5" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_4" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_3" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_11" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_10" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_9" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_8" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_7" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_6" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_5" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_4" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_3" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
        The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_asreg" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_asreg" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_asreg_d1" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/rd_rst_reg<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_11" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_10" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_9" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_8" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_7" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_6" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_5" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_4" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_3" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_bin_xor0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_bin_xor0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_bin_xor0004" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_bin_xor0006" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_bin_xor0007" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0003" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0004" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0005" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0006" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0008" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0010" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0003" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0004" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0005" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0006" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0007" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<8>" (XOR) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<7>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<7>" (MUX) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<6>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<6>" (MUX) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<5>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<5>" (MUX) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<4>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<4>" (MUX) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<3>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<3>" (MUX) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<1>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<1>" (MUX) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<2>" (XOR) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<2>" (MUX) removed.
      The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<0>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<0>" (MUX) removed.
    The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxretransmit" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<31>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<27>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<1>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<0>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxcollision" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstatsvld" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/speedis100" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstatsvld" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux00001_INV_0" (BUF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux0000" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001_f5" (MUX) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/speedis10100" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/N0" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/BR
OADCASTADDRESSMATCH_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_3" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_0" (FF) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data<0>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_0"
(SFF) removed.
      The signal "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1<0>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_0" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000075" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq0000" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" (FF) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_1_and00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_0" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_0" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<0>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000147_SW0" (ROM) removed.
            The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N294" is
sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_8" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_1" (FF) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data<1>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_1"
(SFF) removed.
      The signal "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1<1>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_1" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_1" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_1" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_9" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_2" (FF) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data<2>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_2"
(SFF) removed.
      The signal "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1<2>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_2" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_2" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_2" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_10" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_3" (FF) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data<3>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_3"
(SFF) removed.
      The signal "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1<3>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_3" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_3" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_3" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_11" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<11>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_4" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_4" (FF) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data<4>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_4"
(SFF) removed.
      The signal "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1<4>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_4" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_4" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_4" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<12>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_12" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<12>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_5" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_5" (FF) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data<5>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_5"
(SFF) removed.
      The signal "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1<5>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_5" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_5" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_5" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_13" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<13>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_6" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_6" (FF) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data<6>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_6"
(SFF) removed.
      The signal "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1<6>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_6" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_14" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<14>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_14" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_6" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA_7" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DA
TA<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
DATA_INT_7" (FF) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data<7>" is sourceless
and has been removed.
     Sourceless block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_7"
(SFF) removed.
      The signal "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1<7>" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_7" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_15" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<15>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_15" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<15>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_7" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_5" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_7" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_6" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_10" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_8" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_11" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_9" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_12" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_13" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_14" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_15" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_16" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_17" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and00001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_F" (ROM) removed.
  The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N411" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" (MUX) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_G" (ROM) removed.
  The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N412" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_20" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_14" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<14>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_13" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_12" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_11" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_10" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_9" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_8" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_7" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_6" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_5" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_4" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_3" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_2" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_1" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_0" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not00011" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<14>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_13" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<13>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<13>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_12" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<12>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<12>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER12" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_11" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<11>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<11>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER11" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_10" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<10>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER10" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_9" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<9>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<9>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER9" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_8" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<8>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<8>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER8" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_7" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<7>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER7" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_6" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<6>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER6" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_5" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<5>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER5" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_4" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<4>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER4" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<3>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER3" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<2>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<1>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER1" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<0>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_IFG_DEL_EN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_SPEED_IS_10_100" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux00001" (ROM) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux0000" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" (FF) removed.
              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_20" (FF) removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_TX_EN_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG1" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N101" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N157" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and000427_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N315" is
sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004372" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004371" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000110_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N355" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013130_SW1" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N397" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<14>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<14>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<14>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001171" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_DONE" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" (FF) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_21" (FF) removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not00012" (ROM) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<13>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<13>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_13" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<12>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<12>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_12" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<12>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<11>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<11>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_11" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<10>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_10" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<9>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<9>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_9" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<8>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<8>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_8" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<7>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_7" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<6>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_6" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<5>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_5" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<4>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_4" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<3>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_3" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<2>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_2" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<1>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_1" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<0>" (XOR) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_0" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" (MUX) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv_inv" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_28" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_27" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_26" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_25" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_22" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_17" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_16" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_15" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_14" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_13" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_12" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_11" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_10" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_9" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_8" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_7" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_6" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_5" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_3" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" (FF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_0" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_BROADCAST" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_1" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N361" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N36" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N14" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and000010" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00012" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_or0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
COLLISION_OUT" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_and0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>11" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N19" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N401" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_and0004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
RETRANSMIT_OUT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/FRAME_IN_PIPE_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/LUT3_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N186" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_3" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_1" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_0" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_and0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and0002112" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N50" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv21" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N133" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_4" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<4>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001111" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not000127" (ROM) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0/O" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not00013" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not00013" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>12" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT9" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>13" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<1>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT3" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" (FF) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_REQ_LOCAL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux0000" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" (SFF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not0001" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" (SFF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" is sourceless and has
been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux00001" (ROM)
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/INT_ALIGNMENT_ERR_PULSE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000142" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Result<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_PULSE11" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>_INV_0" (BUF) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_xor<0>" (XOR) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux00011" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000131" (ROM) removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N44" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N107" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq000010" (ROM)
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N43" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
STATUS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<1>115" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
N18" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N455" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not00011" (ROM) removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N175" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N212" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" is sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N365" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" (ROM) removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N435" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N436" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/CE" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/almost_full
" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_asreg_d1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_asreg_d2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_asreg_d2" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_comb1" (ROM) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_comb" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_reg_1" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_reg<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/wr_rst_d1" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/wr_rst_d1" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_almost_full_i_not00011" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_almost_full_i_not0001" is sourceless and has been
removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000" is sourceless and has been
removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_fb_i" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_fb_i" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i_or00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i_or0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_reg_0" (FF) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_reg<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_11" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1_4_not00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1<4>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/comp3" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1_4_not00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1<4>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/comp2" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1_4_not00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1<4>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/comp1" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_10" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<10>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1_3_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1<3>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/carrynet<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1_3_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1<3>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/carrynet<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1_3_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1<3>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/carrynet<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_9" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_8" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1_2_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/carrynet<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1_2_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/gmux.gm[2].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/carrynet<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1_2_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1<2>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/gmux.gm[2].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/carrynet<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_7" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_6" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<6>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1_1_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1<1>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/carrynet<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1_1_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1<1>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/carrynet<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1_1_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1<1>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/carrynet<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_5" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_4" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<4>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1_0_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/v1<0>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/gaf.c3/carrynet<0>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1_0_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/v1<0>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c2/carrynet<0>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1_0_and00001" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/v1<0>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1" (MUX) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/c1/carrynet<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_3" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_11" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0000_Result1" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0000" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0001_Result1" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0001" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0003_Result1" (ROM) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0003" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0005_Result1" (ROM) removed.
              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0005" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0007_Result1" (ROM) removed.
                The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0007" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0006_Result1" (ROM) removed.
              The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0006" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0004_Result1" (ROM) removed.
            The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0004" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_bin_xor0002_Result1" (ROM) removed.
          The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_bin_xor0002" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_10" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_9" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_8" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_7" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_6" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_5" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_4" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1_3" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_d1<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_11" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_10" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_9" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_8" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_7" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_6" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_5" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_4" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_3" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
        The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_asreg" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_asreg" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/wr_rst_asreg_d1" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/rd_rst_reg<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_11" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_10" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_9" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_8" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_7" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_6" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_5" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_4" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_3" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_bin_xor0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_bin_xor0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_bin_xor0004" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_bin_xor0006" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_bin_xor0007" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0003" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0004" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0005" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0006" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0008" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0010" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0003" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0004" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0005" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0006" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/wr_pntr_gc_xor0007" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<8>" (XOR) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<7>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<7>" (MUX) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<6>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<6>" (MUX) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<5>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<5>" (MUX) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<4>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<4>" (MUX) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<3>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<3>" (MUX) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<1>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<1>" (MUX) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<2>" (XOR) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<2>" (MUX) removed.
      The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_xor<0>" (XOR) removed.
   Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<0>" (MUX) removed.
    The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt" (ROM) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d1<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/wpntr/count_d2<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxretransmit" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<31>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<27>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<1>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<0>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxcollision" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstatsvld" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/speedis100" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstatsvld" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux00001_INV_0" (BUF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux0000" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001_f5" (MUX) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/speedis10100" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/N0" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/BR
OADCASTADDRESSMATCH_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_3" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_5" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_7" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_6" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_10" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_8" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_11" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_9" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_12" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_13" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_14" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_15" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_16" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_17" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and00001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_F" (ROM) removed.
  The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N411" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" (MUX) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_G" (ROM) removed.
  The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N412" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_20" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_14" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<14>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_13" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_12" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_11" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_10" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_9" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_8" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_7" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_6" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_5" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_4" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_3" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_2" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_1" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_0" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not00011" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<14>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_13" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<13>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<13>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_12" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<12>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<12>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER12" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_11" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<11>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<11>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER11" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_10" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<10>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER10" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_9" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<9>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<9>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER9" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_8" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<8>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<8>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER8" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_7" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<7>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER7" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_6" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<6>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER6" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_5" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<5>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER5" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_4" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<4>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER4" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_3" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<3>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER3" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<2>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<1>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER1" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<0>" (XOR) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" (MUX) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_IFG_DEL_EN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_SPEED_IS_10_100" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux00001" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux0000" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" (FF) removed.
              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_20" (FF) removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_TX_EN_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG1" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N101" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N157" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and000427_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N315" is
sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004372" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004371" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000110_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N355" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013130_SW1" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N397" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<14>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<14>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<14>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001171" (ROM) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_DONE" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" (FF) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_21" (FF) removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not00012" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<13>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<13>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_13" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<12>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<12>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_12" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<12>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<11>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<11>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_11" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<10>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_10" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<9>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<9>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_9" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<8>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<8>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_8" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<7>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_7" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<6>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_6" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<5>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_5" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<4>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_4" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<3>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_3" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<2>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_2" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<1>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_1" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<0>" (XOR) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_0" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" (MUX) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv_inv" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_28" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_27" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_26" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_25" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_22" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_17" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_16" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_15" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_14" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_13" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_12" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_11" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_10" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_9" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_8" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_7" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_6" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_5" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_3" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" (FF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_0" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_BROADCAST" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_1" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N361" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N36" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N14" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and000010" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00012" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_or0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
COLLISION_OUT" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_and0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>11" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N19" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N401" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_and0004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
RETRANSMIT_OUT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/FRAME_IN_PIPE_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/LUT3_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N186" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_3" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_1" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_0" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_and0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and0002112" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N50" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv21" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N133" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_4" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<4>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001111" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_15" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<15>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_15" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<15>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000147_SW0" (ROM) removed.
              The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N294" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<13>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_13" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<12>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_12" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<12>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_14" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<14>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_14" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<14>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_11" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<10>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_10" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<9>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_9" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<9>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_8" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_5" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<5>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_5" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<5>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_4" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<4>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_4" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_2" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_2" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_1" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_1" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_3" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_3" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_0" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<0>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_0" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<6>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_6" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<7>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_7" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not000127" (ROM) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0/O" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_3" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_7" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000075" (ROM) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq0000" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" (ROM) removed.
            The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" (FF) removed.
              The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_1_and00001" (ROM) removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_6" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_5" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_4" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_3" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" (ROM) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_2" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_1" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_0" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not00013" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not00013" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>12" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT9" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>13" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<1>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT3" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" (FF) removed.
      The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" (FF) removed.
        The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" (FF) removed.
          The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_REQ_LOCAL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux0000" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" (SFF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not0001" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" (SFF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" is sourceless and has
been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux00001" (ROM)
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/INT_ALIGNMENT_ERR_PULSE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000142" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_3" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Result<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_PULSE11" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>_INV_0" (BUF) removed.
    The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_xor<0>" (XOR) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux00011" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000131" (ROM) removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N44" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" (ROM) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N107" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq000010" (ROM)
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N43" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
STATUS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<1>115" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
N18" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N455" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not00011" (ROM) removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N175" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N212" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" is sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N365" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" (ROM) removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N435" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N436" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/CE" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxretransmit" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<31>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<27>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<25>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<23>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<21>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<20>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<19>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<17>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<16>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<15>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<13>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<12>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<11>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<9>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<8>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<7>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<6>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<5>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<4>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<3>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<2>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<1>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstats<0>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxcollision" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclientrxstatsvld" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/speedis100" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/emacclienttxstatsvld" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux00001_INV_0" (BUF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_mux0000" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00011" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001_f5" (MUX) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_0_not00012" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/speedis10100" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/N0" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/BR
OADCASTADDRESSMATCH_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_3" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_5" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_7" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_6" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_10" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_8" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_11" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_9" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_12" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_13" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_14" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_15" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_16" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_17" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/AL
IGNMENT_ERROR_REG" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_2_and00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_24_and00001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_F" (ROM) removed.
  The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N411" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" (MUX) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/ALIGNMENT_ERROR_INT_and0000_G" (ROM) removed.
  The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N412" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_20" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_FRAME" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_14" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<14>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_not0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_13" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_12" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_11" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_10" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_9" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_8" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_7" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_6" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_5" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_4" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_3" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_2" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_1" (FF) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/STATISTICS_LENGTH_0" (FF) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_not00011" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<14>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_13" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<13>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<13>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_12" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<12>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<12>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER12" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_11" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<11>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<11>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER11" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_10" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<10>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER10" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_9" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<9>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<9>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER9" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_8" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<8>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<8>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER8" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_7" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<7>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER7" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_6" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<6>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER6" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_5" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<5>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER5" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_4" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<4>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER4" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_3" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<3>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER3" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<2>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER2" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<1>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER1" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/FRAME_COUNTER<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_xor<0>" (XOR) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" (MUX) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/Mcount_FRAME_COUNTER_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/STATISTICS_VALID" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_IFG_DEL_EN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_SPEED_IS_10_100" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_CRS" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_and0001" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux00001" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_mux0000" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" (FF) removed.
              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_20" (FF) removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not00011" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/QUIET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_TX_EN_DELAY" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/NU
MBER_OF_BYTES_PRE_REG1" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM3/INT_BURSTING_mux00001" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_mux0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N101" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED2_not0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N157" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_FAIL_not000110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and000427_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N315" is
sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004372" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_EXTENSION_and0004371" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000110_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N355" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013130_SW1" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N397" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<14>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<14>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<14>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001112" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001171" (ROM) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_DONE" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" (FF) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_21" (FF) removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not00012" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<13>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<13>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_13" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<12>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<12>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_12" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<12>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<11>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<11>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_11" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001125" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<10>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<10>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_10" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<9>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<9>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_9" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<9>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<8>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<8>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_8" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<8>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<7>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_7" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001149" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<6>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<6>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_6" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<5>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<5>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_5" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<5>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<4>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_4" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<3>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_3" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_DEFER_COUNT_DONE_not0001158" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<2>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_2" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<1>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_1" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>_INV_0" (BUF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_xor<0>" (XOR) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_addsub0000<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<14>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_0" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>" (MUX) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT8" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT7" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_cy<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv_inv" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/Mcount_LATE_COUNT_lut<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_28" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_27" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_26" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_25" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_23" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_22" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_18" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_17" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_16" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_15" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_14" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_13" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_12" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_11" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_10" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_9" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_8" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_7" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_6" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_5" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_4" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_3" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_and0001" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" (FF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_0" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_SUCCESS_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_BROADCAST" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_1" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N361" is
sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_MULTI_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE4_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000" (ROM) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0001_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N36" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_MULTICAST_and0000_SW0" (ROM) removed.
    The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N14" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00004" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and000010" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<9>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_9" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_9" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<9>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_8" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_8" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<8>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<7>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_7" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_7" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<7>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_6" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_6" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<6>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_5" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_5" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<5>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_4" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_4" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<4>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<3>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_3" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_3" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<3>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_2" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_2" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<2>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_1" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_1" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<1>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<13>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_13" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_13" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<13>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<12>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_12" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_12" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<12>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<11>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_11" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_11" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<11>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<10>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_10" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_10" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<10>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>1" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_mux0000<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_0" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_2_0" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BYTE_COUNT<0>1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00012" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_14" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_13" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_12" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_11" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_10" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_9" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_8" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_7" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_6" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_5" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_4" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_3" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_0_0" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_or0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BURST_START_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
COLLISION_OUT" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_and0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETST_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not00013110" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or00073/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>11" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N19" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<7>7" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_and00009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DEL_MASKED_mux0001<6>_SW1" (ROM) removed.
  The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N401" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_BURST_OVER_not000148" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/MIFG_or000712" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux0000" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IFG_DELAY_HELD_mux0001<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_and0004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
RETRANSMIT_OUT" (FF) removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ER6/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/FRAME_IN_PIPE_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N11" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/O" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001_SW0/LUT3_L_BUF" (BUF) removed.
      The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N186" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_3" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_1" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_RETRY<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_ATTEMPTS_0" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_7" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_6" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_5" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_4" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_and0002" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<8>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<9>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<10>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_CONTROL" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/US_TXING_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and000210/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/TX_OK_and0002112" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N50" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COUNT_and0000_inv21" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N133" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
ENABLE_REG_and0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_4" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<4>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<4>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT12" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001111" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N13" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_15" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<15>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_15" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<15>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00014" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000147_SW0" (ROM) removed.
              The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N294" is
sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<13>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_13" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<13>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<12>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_12" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<12>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux00019" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_14" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<14>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_14" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<14>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<11>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_11" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<11>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<10>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_10" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<10>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<9>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_9" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<9>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000121" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<8>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_8" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<8>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not00011" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_5" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<5>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_5" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<5>" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux000126" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_4" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<4>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_4" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<4>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_2" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<2>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_2" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<2>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_1" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<1>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_1" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<1>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_3" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<3>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_3" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_0" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<0>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_0" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<0>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<6>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_6" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<6>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE<7>" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_7" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX<7>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00018" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not000127" (ROM) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not0001" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE1" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000_SW0/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000112/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001_SW0/O" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_3" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<3>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_and0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_7" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<7>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000061" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000075" (ROM) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq0000" is sourceless and has been removed.
           Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" (ROM) removed.
            The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT_not0001" is sourceless and has been removed.
             Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" (FF) removed.
              The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_REQ_INT" is sourceless and has been removed.
               Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_VECTOR_1_and00001" (ROM) removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_6" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<6>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_5" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<5>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_4" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<4>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_3" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<3>" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" (ROM) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000048" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_2" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<2>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_1" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<1>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY_0" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_OPCODE_EARLY<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not00013" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not00013" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>12" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT9" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<2>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>13" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT6" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<3>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
N2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<1>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<1>11" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT3" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>111" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux0000" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN3" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or00001" (ROM) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX_or0000" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" (FF) removed.
      The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_TO_TX" is sourceless and has been removed.
       Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" (FF) removed.
        The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX" is sourceless and has been removed.
         Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" (FF) removed.
          The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/GOOD_FRAME_IN_TX_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/PAU
SE_REQ_LOCAL" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_mux0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
PAUSE_VALUE_HELD_not0001" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux0000" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch" (SFF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not0001" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" (SFF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match" is sourceless and has
been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux00001" (ROM)
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb" is sourceless and
has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_not00011" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>" is sourceless
and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/INT_ALIGNMENT_ERR_PULSE" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_REG" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000142" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4_3" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG4<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Result<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/COUNT<0>" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/ALIGNMENT_ERR_PULSE11" (ROM) removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>_INV_0" (BUF) removed.
    The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_lut<0>" is sourceless and has been removed.
     Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/Mcount_COUNT_xor<0>" (XOR) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL" is sourceless and has been removed.
   Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/MUXSEL_mux00011" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<3>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<4>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<5>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<6>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2<7>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and000010" (ROM) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_not00010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
DATA_COUNT_not000131" (ROM) removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N44" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" (ROM) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000124" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N107" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq000010" (ROM)
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/N43" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
STATUS" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<1>115" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
N18" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N455" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_not00011" (ROM) removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N175" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N212" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" is sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N365" is
sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001" (ROM) removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N435" is
sourceless and has been removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N436" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EN_ER_COUNT_mux0000<5>_SW1" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0/O" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/CE" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "N4121" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_
reg/merge_update_and000081_SW3" (ROM) removed.
The signal "N4124" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped
_reg/merge_update_and000081_SW3" (ROM) removed.
The signal "N4127" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed
_reg/merge_update_and000081_SW3" (ROM) removed.
The signal "gmii_0_col_int" is unused and has been removed.
 Unused block "rgmii_0_io/gmii_col_int1" (ROM) removed.
The signal "gmii_0_crs_int" is unused and has been removed.
 Unused block "rgmii_0_io/gmii_crs_int1" (ROM) removed.
The signal "gmii_1_col_int" is unused and has been removed.
 Unused block "rgmii_1_io/gmii_col_int1" (ROM) removed.
The signal "gmii_1_crs_int" is unused and has been removed.
 Unused block "rgmii_1_io/gmii_crs_int1" (ROM) removed.
The signal "gmii_2_col_int" is unused and has been removed.
 Unused block "rgmii_2_io/gmii_col_int1" (ROM) removed.
The signal "gmii_2_crs_int" is unused and has been removed.
 Unused block "rgmii_2_io/gmii_crs_int1" (ROM) removed.
The signal "gmii_3_col_int" is unused and has been removed.
 Unused block "rgmii_3_io/gmii_col_int1" (ROM) removed.
The signal "gmii_3_crs_int" is unused and has been removed.
 Unused block "rgmii_3_io/gmii_crs_int1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<0>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<0>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<24>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_24" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><24>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<24>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<10>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<10>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<18>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_18" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><18>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<18>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<11>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<11>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<19>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_19" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><19>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<19>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<12>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<12>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<20>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_20" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><20>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<20>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<13>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<13>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<21>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_21" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><21>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<21>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<14>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<14>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<22>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_22" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><22>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<22>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<15>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<15>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<23>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_23" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><23>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<23>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<16>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<16>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<17>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<17>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<18>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<18>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<19>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<19>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<1>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<1>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<25>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_25" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><25>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<25>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<20>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<20>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<12>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_12" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><12>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<12>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<21>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<21>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<13>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_13" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><13>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<13>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<22>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<22>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<14>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_14" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><14>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<14>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<23>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<23>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<15>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_15" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><15>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<15>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<24>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<24>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<25>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<25>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<26>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<26>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<27>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<27>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<28>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<28>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<29>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<29>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<2>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<2>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<26>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_26" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><26>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<26>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<30>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<30>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<31>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<31>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<32>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<32>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<33>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<33>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<34>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<34>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<35>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<35>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<3>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<3>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<27>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_27" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><27>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<27>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<4>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<4>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<28>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_28" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><28>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<28>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<5>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<5>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<29>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_29" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><29>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<29>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<6>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<6>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<30>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_30" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><30>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<30>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<7>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<7>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<31>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_31" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><31>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<31>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<8>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<8>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<16>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_16" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><16>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<16>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<9>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<9>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2<17>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_17" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<2><17>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_2_mux0000<17>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<0>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<0>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<24>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_24" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><24>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<24>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<10>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<10>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<18>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_18" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><18>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<18>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<11>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<11>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<19>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_19" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><19>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<19>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<12>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<12>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<20>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_20" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><20>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<20>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<13>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<13>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<21>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_21" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><21>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<21>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<14>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<14>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<22>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_22" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><22>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<22>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<15>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<15>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<23>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_23" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><23>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<23>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<16>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<16>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<17>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<17>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<18>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<18>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<19>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<19>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<1>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<1>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<25>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_25" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><25>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<25>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<20>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<20>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<12>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_12" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><12>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<12>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<21>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<21>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<13>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_13" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><13>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<13>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<22>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<22>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<14>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_14" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><14>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<14>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<23>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<23>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<15>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_15" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><15>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<15>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<24>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<24>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<25>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<25>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<26>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<26>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<27>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<27>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<28>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<28>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<29>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<29>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<2>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<2>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<26>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_26" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><26>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<26>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<30>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<30>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<31>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<31>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<32>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<32>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<33>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<33>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<34>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<34>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<35>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<35>1" (ROM) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<3>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<3>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<27>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_27" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><27>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<27>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<4>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<4>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<28>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_28" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><28>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<28>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<5>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<5>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<29>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_29" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><29>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<29>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<6>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<6>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<30>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_30" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><30>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<30>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<7>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<7>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<31>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_31" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><31>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<31>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<8>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<8>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<16>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_16" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><16>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<16>1" (ROM)
removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<9>" is unused and has been removed.
 Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din
<9>1" (ROM) removed.
  The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3<17>" is
unused and has been removed.
   Unused block "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_17" (SFF)
removed.
    The signal "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt<3><17>" is
unused and has been removed.
     Unused block
"nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt_3_mux0000<17>1" (ROM)
removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src<16>" is unused
and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src<17>" is unused
and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src<18>" is unused
and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/curr_iter_reg/Ma
dd_wr_data_joint_cy<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_iter_reg/Mad
d_wr_data_joint_cy<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<0>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<0>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<10>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<10>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<11>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<11>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<12>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<12>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<13>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<13>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<14>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<14>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<15>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<15>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<1>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<1>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<2>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<2>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<3>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<3>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<4>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<4>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<5>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<5>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<6>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<6>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<7>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<7>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<8>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<8>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<9>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b<9>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_cy<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_cy<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_cy<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_cy<4>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_cy<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_cy<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_cy<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_cy<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_cy<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_lut<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_lut<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_lut<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_lut<2>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_lut<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_lut<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_lut<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_lut<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/Madd_wr_data_joint_lut<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/merge_wr_data_a<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/merge_wr_data_a<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/merge_wr_data_a<2>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/merge_wr_data_a<4>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/merge_wr_data_a<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/merge_wr_data_a<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/merge_wr_data_a<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/merge_wr_data_a<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/merge_wr_data_a<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/wr_data_joint<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/wr_data_joint<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/wr_data_joint<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/wr_data_joint<2>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/wr_data_joint<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/wr_data_joint<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/wr_data_joint<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/wr_data_joint<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/wr_data_joint<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_cy<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_cy<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_cy<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_cy<4>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_cy<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_cy<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_cy<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_cy<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_cy<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_lut<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_lut<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_lut<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_lut<2>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_lut<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_lut<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_lut<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_lut<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/Madd_wr_data_joint_lut<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/merge_wr_data_a<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/merge_wr_data_a<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/merge_wr_data_a<2>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/merge_wr_data_a<4>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/merge_wr_data_a<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/merge_wr_data_a<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/merge_wr_data_a<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/merge_wr_data_a<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/merge_wr_data_a<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/wr_data_joint<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/wr_data_joint<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/wr_data_joint<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/wr_data_joint<2>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/wr_data_joint<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/wr_data_joint<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/wr_data_joint<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/wr_data_joint<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/wr_data_joint<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped
_reg/Madd_wr_data_joint_cy<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed
_reg/Madd_wr_data_joint_cy<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_
reg/Madd_wr_data_joint_cy<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<11>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<12>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<13>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<14>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<15>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<16>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<2>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<3>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<4>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_cy<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/M
add_wr_data_joint_lut<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N
45" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/b
ypass_read_a_cmp_eq0000251" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<11>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<12>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<13>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<14>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<15>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<16>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<17>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<2>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<3>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<4>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/m
erge_wr_data_a<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<0>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_0" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<1>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_1" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<10>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_10" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<11>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_11" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<12>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_12" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<13>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_13" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<14>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_14" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<15>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_15" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<16>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_16" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<17>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_17" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<18>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_18" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<2>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_2" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<3>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_3" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<4>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_4" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<5>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_5" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<6>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_6" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<7>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_7" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<8>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_8" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a<9>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_a_9" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<0>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_0" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<1>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_1" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<10>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_10" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<11>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_11" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<12>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_12" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<13>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_13" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<14>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_14" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<15>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_15" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<16>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_16" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<17>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_17" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<18>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_18" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<2>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_2" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<3>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_3" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<4>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_4" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<5>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_5" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<6>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_6" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<7>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_7" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<8>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_8" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b<9>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/p
rev_din_b_9" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<11>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<12>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<13>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<14>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<15>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<16>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<17>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<2>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<3>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<4>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/w
r_data_joint<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<11>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<12>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<13>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<14>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<15>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<16>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<2>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<3>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<4>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_cy<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/M
add_wr_data_joint_lut<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N
45" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/b
ypass_read_a_cmp_eq0000251" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<11>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<12>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<13>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<14>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<15>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<16>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<17>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<2>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<3>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<4>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/m
erge_wr_data_a<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<0>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_0" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<1>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_1" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<10>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_10" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<11>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_11" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<12>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_12" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<13>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_13" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<14>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_14" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<15>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_15" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<16>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_16" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<17>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_17" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<18>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_18" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<2>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_2" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<3>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_3" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<4>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_4" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<5>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_5" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<6>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_6" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<7>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_7" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<8>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_8" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a<9>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_a_9" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<0>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_0" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<1>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_1" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<10>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_10" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<11>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_11" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<12>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_12" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<13>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_13" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<14>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_14" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<15>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_15" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<16>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_16" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<17>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_17" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<18>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_18" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<2>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_2" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<3>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_3" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<4>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_4" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<5>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_5" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<6>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_6" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<7>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_7" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<8>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_8" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b<9>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/p
rev_din_b_9" (FF) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<0>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<10>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<11>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<12>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<13>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<14>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<15>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<16>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<17>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<1>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<2>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<3>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<4>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<5>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<6>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<7>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<8>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/w
r_data_joint<9>" is unused and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<0>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<0>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<10>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<10>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<11>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<11>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<12>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<12>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<13>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<13>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<14>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<14>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<15>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<15>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<16>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<16>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<17>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<17>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<18>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<18>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<1>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<1>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<2>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<2>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<3>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<3>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<4>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<4>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<5>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<5>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<6>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<6>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<7>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<7>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<8>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<8>1" (ROM) removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<9>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b<9>1" (ROM) removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<10>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<10>" (MUX) removed.
  The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<9>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<9>" (MUX) removed.
    The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<8>" is unused and has been removed.
     Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<8>" (MUX) removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<7>" is unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<7>" (MUX) removed.
        The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<6>" is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<6>" (MUX) removed.
          The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<5>" is unused and has been removed.
           Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<5>" (MUX) removed.
            The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<4>" is unused and has been removed.
             Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<4>" (MUX) removed.
              The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<3>" is unused and has been removed.
               Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<3>" (MUX) removed.
                The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<3>_rt" is unused and has been removed.
                 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<3>_rt" (ROM) removed.
                  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<3>" is
unused and has been removed.
                   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_3"
(SFF) removed.
                    The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<3>"
is unused and has been removed.
                     Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<3>27" (ROM)
removed.
                      The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<3>16" is unused
and has been removed.
                       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<3>16" (ROM)
removed.
                        The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<3>"
is unused and has been removed.
                         Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<3>" (XOR) removed.
              The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<4>" is unused and has been removed.
               Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<4>_INV_0" (BUF) removed.
                The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<4>" is
unused and has been removed.
                 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_4"
(SFF) removed.
                  The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<4>54" is unused
and has been removed.
                   Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<4>541" (ROM)
removed.
                    The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<4>"
is unused and has been removed.
                     Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<4>" (XOR) removed.
                  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<4>0"
is unused and has been removed.
                   Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<4>0" (ROM)
removed.
            The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<5>" is unused and has been removed.
             Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<5>_INV_0" (BUF) removed.
              The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<5>" is
unused and has been removed.
               Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_5"
(SFF) removed.
                The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<5>59" is unused
and has been removed.
                 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<5>591" (ROM)
removed.
                  The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<5>"
is unused and has been removed.
                   Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<5>" (XOR) removed.
                The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<5>21" is unused
and has been removed.
                 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<5>211" (ROM)
removed.
          The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<6>" is unused and has been removed.
           Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<6>_INV_0" (BUF) removed.
            The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<6>" is
unused and has been removed.
             Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_6"
(SFF) removed.
              The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<6>59" is unused
and has been removed.
               Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<6>591" (ROM)
removed.
                The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<6>"
is unused and has been removed.
                 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<6>" (XOR) removed.
              The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<6>21" is unused
and has been removed.
               Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<6>211" (ROM)
removed.
        The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<7>" is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<7>_INV_0" (BUF) removed.
          The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<7>" is
unused and has been removed.
           Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_7"
(SFF) removed.
            The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<7>59" is unused
and has been removed.
             Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<7>591" (ROM)
removed.
              The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<7>"
is unused and has been removed.
               Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<7>" (XOR) removed.
            The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<7>21" is unused
and has been removed.
             Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<7>211" (ROM)
removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<8>" is unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<8>_INV_0" (BUF) removed.
        The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<8>" is
unused and has been removed.
         Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_8"
(SFF) removed.
          The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<8>59" is unused
and has been removed.
           Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<8>591" (ROM)
removed.
            The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<8>"
is unused and has been removed.
             Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<8>" (XOR) removed.
          The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<8>21" is unused
and has been removed.
           Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<8>211" (ROM)
removed.
    The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<9>" is unused and has been removed.
     Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<9>_INV_0" (BUF) removed.
      The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<9>" is
unused and has been removed.
       Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_9"
(SFF) removed.
        The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<9>59" is unused
and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<9>591" (ROM)
removed.
          The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<9>"
is unused and has been removed.
           Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<9>" (XOR) removed.
        The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<9>21" is unused
and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<9>211" (ROM)
removed.
  The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<10>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<10>_INV_0" (BUF) removed.
    The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<10>" is
unused and has been removed.
     Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_10"
(SFF) removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<10>59" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<10>591" (ROM)
removed.
        The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<10>"
is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<10>" (XOR) removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<10>21" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<10>211" (ROM)
removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<11>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<11>" (MUX) removed.
  The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<11>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<11>_INV_0" (BUF) removed.
    The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<11>" is
unused and has been removed.
     Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_11"
(SFF) removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<11>59" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<11>591" (ROM)
removed.
        The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<11>"
is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<11>" (XOR) removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<11>21" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<11>211" (ROM)
removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<12>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<12>" (MUX) removed.
  The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<12>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<12>_INV_0" (BUF) removed.
    The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<12>" is
unused and has been removed.
     Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_12"
(SFF) removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<12>59" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<12>591" (ROM)
removed.
        The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<12>"
is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<12>" (XOR) removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<12>21" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<12>211" (ROM)
removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<13>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<13>" (MUX) removed.
  The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<13>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<13>_INV_0" (BUF) removed.
    The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<13>" is
unused and has been removed.
     Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_13"
(SFF) removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<13>59" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<13>591" (ROM)
removed.
        The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<13>"
is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<13>" (XOR) removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<13>21" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<13>211" (ROM)
removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<14>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<14>" (MUX) removed.
  The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<14>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<14>_INV_0" (BUF) removed.
    The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<14>" is
unused and has been removed.
     Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_14"
(SFF) removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<14>59" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<14>591" (ROM)
removed.
        The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<14>"
is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<14>" (XOR) removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<14>21" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<14>211" (ROM)
removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<15>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<15>_INV_0" (BUF) removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<15>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_15"
(SFF) removed.
    The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<15>59" is
unused and has been removed.
     Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<15>591" (ROM)
removed.
      The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt_share0000<15>"
is unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[2].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<15>" (XOR) removed.
    The signal
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<15>21" is
unused and has been removed.
     Unused block
"nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_nxt<15>211" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/N02" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<10>117"
(ROM) removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt_cmp_eq00004"
is unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt_cmp_eq00004"
(ROM) removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt_cmp_eq00009"
is unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_wr_nxt_cmp_eq00009"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/N11" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<0>11"
(ROM) removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/N17" is unused and has
been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<0>21"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/N19" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<40>121"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/N20" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/N201_f5" (MUX) removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/N201" is unused and has
been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/N2011" (ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/N21" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<40>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/N24" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<0>31"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/N6" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<10>136"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/N69" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<3>_SW0"
(ROM) removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<0>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_0"
(SFF) removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<1>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_1"
(SFF) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/N71" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<2>_SW0"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/N73" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<1>_SW0"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/N75" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<0>_SW0"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/N8" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<0>11"
(ROM) removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Result<0>1" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mcount_rd_ptr_xor<0>
11_INV_0" (BUF) removed.
  The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/rd_ptr<0>" is unused
and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/rd_ptr_0" (SFF)
removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Result<1>1" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mcount_rd_ptr_xor<1>
11" (ROM) removed.
  The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/rd_ptr<1>" is unused
and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/rd_ptr_1" (SFF)
removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<0>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<10>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<11>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<12>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<13>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<14>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<15>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<16>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<17>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<18>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<19>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<1>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<20>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<21>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<22>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<23>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<24>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<25>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<26>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<27>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<28>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<29>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<2>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<30>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<31>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<32>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<33>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<34>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<35>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<36>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<37>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<38>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<39>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<3>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<40>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<41>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<42>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<43>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<44>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<45>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<46>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<47>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<48>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<49>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<4>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<50>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<51>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<52>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<53>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<54>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<55>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<56>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<57>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<58>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<59>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<5>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<60>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<61>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<62>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<63>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<6>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<7>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<8>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/_varindex0000<9>" is
unused and has been removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<0>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_0"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<1>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_1"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<10>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_10" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<11>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_11" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<12>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_12" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<13>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_13" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<14>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_14" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<15>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_15" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<16>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_16" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<17>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_17" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<18>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_18" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<19>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_19" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<2>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_2"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<20>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_20" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<21>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_21" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<22>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_22" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<23>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_23" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<24>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_24" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<25>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_25" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<26>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_26" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<27>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_27" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<28>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_28" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<29>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_29" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<3>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_3"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<30>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_30" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<31>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_31" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<32>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_32" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<33>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_33" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<34>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_34" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<35>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_35" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<36>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_36" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<37>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_37" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<38>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_38" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<39>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_39" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<4>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_4"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<40>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_40" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<41>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_41" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<42>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_42" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<43>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_43" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<44>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_44" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<45>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_45" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<46>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_46" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<47>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_47" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<48>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_48" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<49>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_49" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<5>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_5"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<50>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_50" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<51>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_51" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<52>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_52" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<53>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_53" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<54>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_54" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<55>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_55" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<56>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_56" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<57>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_57" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<58>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_58" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<59>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_59" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<6>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_6"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<60>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_60" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<61>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_61" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<62>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_62" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<63>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_63" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<7>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_7"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<8>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_8"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout<9>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/dout_9"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl<0>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_0" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<0>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<0>" (ROM)
removed.
    The signal "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len<2>" is
unused and has been removed.
     Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_pad_byte_len_2"
(SFF) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl<1>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_1" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<1>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<1>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl<2>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_2" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<2>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<2>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl<3>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_3" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<3>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<3>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl<4>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_4" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<4>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<4>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl<5>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_5" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<5>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<5>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl<6>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_6" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<6>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<6>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl<7>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_7" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<7>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<7>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<0>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_0" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<0>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<0>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<1>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_1" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<1>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<1>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<10>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_10" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<10>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<10>2"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<11>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_11" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<11>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<11>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<12>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_12" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<12>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<12>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<13>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_13" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<13>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<13>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<14>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_14" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<14>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<14>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<15>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_15" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<15>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<15>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<16>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_16" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<16>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<16>2"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<17>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_17" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<17>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<17>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<18>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_18" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<18>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<18>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<19>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_19" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<19>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<19>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<2>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_2" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<2>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<2>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<20>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_20" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<20>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<20>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<21>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_21" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<21>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<21>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<22>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_22" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<22>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<22>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<23>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_23" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<23>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<23>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<24>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_24" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<24>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<24>2"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<25>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_25" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<25>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<25>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<26>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_26" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<26>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<26>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<27>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_27" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<27>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<27>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<28>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_28" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<28>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<28>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<29>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_29" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<29>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<29>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<3>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_3" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<3>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<3>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<30>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_30" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<30>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<30>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<31>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_31" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<31>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<31>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<32>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_32" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<32>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<32>2"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<33>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_33" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<33>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<33>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<34>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_34" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<34>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<34>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<35>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_35" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<35>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<35>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<36>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_36" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<36>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<36>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<37>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_37" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<37>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<37>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<38>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_38" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<38>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<38>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<39>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_39" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<39>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<39>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<4>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_4" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<4>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<4>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<40>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_40" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<40>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<40>2"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<41>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_41" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<41>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<41>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<42>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_42" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<42>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<42>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<43>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_43" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<43>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<43>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<44>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_44" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<44>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<44>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<45>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_45" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<45>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<45>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<46>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_46" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<46>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<46>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<47>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_47" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<47>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<47>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<48>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_48" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<48>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<48>2"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<49>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_49" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<49>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<49>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<5>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_5" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<5>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<5>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<50>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_50" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<50>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<50>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<51>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_51" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<51>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<51>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<52>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_52" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<52>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<52>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<53>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_53" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<53>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<53>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<54>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_54" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<54>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<54>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<55>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_55" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<55>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<55>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<56>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_56" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<56>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<56>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<57>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_57" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<57>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<57>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<58>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_58" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<58>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<58>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<59>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_59" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<59>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<59>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<6>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_6" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<6>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<6>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<60>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_60" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<60>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<60>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<61>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_61" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<61>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<61>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<62>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_62" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<62>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<62>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<63>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_63" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<63>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<63>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<7>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_7" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<7>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<7>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<8>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_8" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<8>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<8>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data<9>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_9" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<9>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_data_nxt<9>1" (ROM)
removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<10>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<10>" (MUX) removed.
  The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<9>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<9>" (MUX) removed.
    The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<8>" is unused and has been removed.
     Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<8>" (MUX) removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<7>" is unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<7>" (MUX) removed.
        The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<6>" is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<6>" (MUX) removed.
          The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<5>" is unused and has been removed.
           Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<5>" (MUX) removed.
            The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<4>" is unused and has been removed.
             Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<4>" (MUX) removed.
              The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<3>" is unused and has been removed.
               Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<3>" (MUX) removed.
                The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<3>_rt" is unused and has been removed.
                 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<3>_rt" (ROM) removed.
                  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<3>" is
unused and has been removed.
                   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_3"
(SFF) removed.
                    The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<3>"
is unused and has been removed.
                     Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<3>27" (ROM)
removed.
                      The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<3>16" is unused
and has been removed.
                       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<3>16" (ROM)
removed.
                        The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<3>"
is unused and has been removed.
                         Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<3>" (XOR) removed.
              The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<4>" is unused and has been removed.
               Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<4>_INV_0" (BUF) removed.
                The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<4>" is
unused and has been removed.
                 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_4"
(SFF) removed.
                  The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<4>54" is unused
and has been removed.
                   Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<4>541" (ROM)
removed.
                    The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<4>"
is unused and has been removed.
                     Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<4>" (XOR) removed.
                  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<4>0"
is unused and has been removed.
                   Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<4>0" (ROM)
removed.
            The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<5>" is unused and has been removed.
             Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<5>_INV_0" (BUF) removed.
              The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<5>" is
unused and has been removed.
               Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_5"
(SFF) removed.
                The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<5>59" is unused
and has been removed.
                 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<5>591" (ROM)
removed.
                  The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<5>"
is unused and has been removed.
                   Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<5>" (XOR) removed.
                The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<5>21" is unused
and has been removed.
                 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<5>211" (ROM)
removed.
          The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<6>" is unused and has been removed.
           Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<6>_INV_0" (BUF) removed.
            The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<6>" is
unused and has been removed.
             Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_6"
(SFF) removed.
              The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<6>59" is unused
and has been removed.
               Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<6>591" (ROM)
removed.
                The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<6>"
is unused and has been removed.
                 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<6>" (XOR) removed.
              The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<6>21" is unused
and has been removed.
               Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<6>211" (ROM)
removed.
        The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<7>" is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<7>_INV_0" (BUF) removed.
          The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<7>" is
unused and has been removed.
           Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_7"
(SFF) removed.
            The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<7>59" is unused
and has been removed.
             Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<7>591" (ROM)
removed.
              The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<7>"
is unused and has been removed.
               Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<7>" (XOR) removed.
            The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<7>21" is unused
and has been removed.
             Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<7>211" (ROM)
removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<8>" is unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<8>_INV_0" (BUF) removed.
        The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<8>" is
unused and has been removed.
         Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_8"
(SFF) removed.
          The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<8>59" is unused
and has been removed.
           Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<8>591" (ROM)
removed.
            The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<8>"
is unused and has been removed.
             Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<8>" (XOR) removed.
          The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<8>21" is unused
and has been removed.
           Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<8>211" (ROM)
removed.
    The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<9>" is unused and has been removed.
     Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<9>_INV_0" (BUF) removed.
      The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<9>" is
unused and has been removed.
       Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_9"
(SFF) removed.
        The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<9>59" is unused
and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<9>591" (ROM)
removed.
          The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<9>"
is unused and has been removed.
           Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<9>" (XOR) removed.
        The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<9>21" is unused
and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<9>211" (ROM)
removed.
  The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<10>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<10>_INV_0" (BUF) removed.
    The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<10>" is
unused and has been removed.
     Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_10"
(SFF) removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<10>59" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<10>591" (ROM)
removed.
        The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<10>"
is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<10>" (XOR) removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<10>21" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<10>211" (ROM)
removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<11>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<11>" (MUX) removed.
  The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<11>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<11>_INV_0" (BUF) removed.
    The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<11>" is
unused and has been removed.
     Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_11"
(SFF) removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<11>59" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<11>591" (ROM)
removed.
        The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<11>"
is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<11>" (XOR) removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<11>21" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<11>211" (ROM)
removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<12>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<12>" (MUX) removed.
  The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<12>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<12>_INV_0" (BUF) removed.
    The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<12>" is
unused and has been removed.
     Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_12"
(SFF) removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<12>59" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<12>591" (ROM)
removed.
        The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<12>"
is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<12>" (XOR) removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<12>21" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<12>211" (ROM)
removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<13>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<13>" (MUX) removed.
  The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<13>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<13>_INV_0" (BUF) removed.
    The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<13>" is
unused and has been removed.
     Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_13"
(SFF) removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<13>59" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<13>591" (ROM)
removed.
        The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<13>"
is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<13>" (XOR) removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<13>21" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<13>211" (ROM)
removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<14>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
cy<14>" (MUX) removed.
  The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<14>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<14>_INV_0" (BUF) removed.
    The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<14>" is
unused and has been removed.
     Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_14"
(SFF) removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<14>59" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<14>591" (ROM)
removed.
        The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<14>"
is unused and has been removed.
         Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<14>" (XOR) removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<14>21" is
unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<14>211" (ROM)
removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<15>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
lut<15>_INV_0" (BUF) removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<15>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_15"
(SFF) removed.
    The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<15>59" is
unused and has been removed.
     Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<15>591" (ROM)
removed.
      The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt_share0000<15>"
is unused and has been removed.
       Unused block
"nf2_core/user_data_path/pad_modules[3].pad/Msub_out_pad_byte_len_nxt_share0000_
xor<15>" (XOR) removed.
    The signal
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<15>21" is
unused and has been removed.
     Unused block
"nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_nxt<15>211" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/N02" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<10>117"
(ROM) removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt_cmp_eq00004"
is unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt_cmp_eq00004"
(ROM) removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt_cmp_eq00009"
is unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_wr_nxt_cmp_eq00009"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/N11" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<0>11"
(ROM) removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/N17" is unused and has
been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<0>21"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/N19" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<40>121"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/N20" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/N201_f5" (MUX) removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/N201" is unused and has
been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/N2011" (ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/N21" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<40>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/N24" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<0>31"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/N6" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<10>136"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/N69" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<3>_SW0"
(ROM) removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<0>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_0"
(SFF) removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<1>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_1"
(SFF) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/N71" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<2>_SW0"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/N73" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<1>_SW0"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/N75" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<0>_SW0"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/N8" is unused and has
been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<0>11"
(ROM) removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Result<0>1" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mcount_rd_ptr_xor<0>
11_INV_0" (BUF) removed.
  The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/rd_ptr<0>" is unused
and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/rd_ptr_0" (SFF)
removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Result<1>1" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mcount_rd_ptr_xor<1>
11" (ROM) removed.
  The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/rd_ptr<1>" is unused
and has been removed.
   Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/rd_ptr_1" (SFF)
removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<0>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<10>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<11>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<12>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<13>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<14>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<15>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<16>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<17>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<18>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<19>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<1>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<20>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<21>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<22>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<23>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<24>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<25>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<26>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<27>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<28>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<29>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<2>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<30>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<31>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<32>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<33>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<34>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<35>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<36>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<37>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<38>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<39>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<3>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<40>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<41>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<42>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<43>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<44>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<45>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<46>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<47>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<48>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<49>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<4>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<50>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<51>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<52>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<53>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<54>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<55>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<56>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<57>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<58>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<59>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<5>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<60>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<61>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<62>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<63>"
is unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<6>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<7>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<8>" is
unused and has been removed.
The signal
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/_varindex0000<9>" is
unused and has been removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<0>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_0"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<1>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_1"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<10>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_10" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<11>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_11" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<12>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_12" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<13>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_13" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<14>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_14" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<15>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_15" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<16>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_16" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<17>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_17" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<18>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_18" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<19>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_19" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<2>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_2"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<20>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_20" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<21>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_21" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<22>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_22" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<23>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_23" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<24>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_24" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<25>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_25" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<26>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_26" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<27>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_27" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<28>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_28" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<29>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_29" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<3>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_3"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<30>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_30" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<31>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_31" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<32>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_32" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<33>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_33" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<34>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_34" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<35>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_35" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<36>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_36" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<37>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_37" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<38>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_38" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<39>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_39" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<4>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_4"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<40>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_40" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<41>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_41" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<42>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_42" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<43>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_43" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<44>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_44" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<45>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_45" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<46>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_46" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<47>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_47" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<48>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_48" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<49>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_49" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<5>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_5"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<50>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_50" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<51>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_51" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<52>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_52" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<53>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_53" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<54>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_54" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<55>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_55" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<56>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_56" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<57>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_57" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<58>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_58" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<59>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_59" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<6>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_6"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<60>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_60" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<61>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_61" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<62>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_62" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<63>"
is unused and has been removed.
 Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_63" (FF)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<7>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_7"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<8>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_8"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout<9>"
is unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/dout_9"
(FF) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl<0>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_0" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<0>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<0>" (ROM)
removed.
    The signal "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len<2>" is
unused and has been removed.
     Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_pad_byte_len_2"
(SFF) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl<1>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_1" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<1>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<1>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl<2>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_2" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<2>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<2>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl<3>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_3" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<3>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<3>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl<4>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_4" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<4>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<4>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl<5>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_5" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<5>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<5>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl<6>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_6" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<6>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<6>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl<7>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_7" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<7>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<7>" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<0>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_0" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<0>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<0>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<1>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_1" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<1>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<1>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<10>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_10" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<10>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<10>2"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<11>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_11" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<11>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<11>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<12>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_12" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<12>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<12>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<13>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_13" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<13>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<13>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<14>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_14" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<14>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<14>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<15>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_15" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<15>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<15>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<16>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_16" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<16>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<16>2"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<17>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_17" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<17>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<17>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<18>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_18" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<18>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<18>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<19>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_19" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<19>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<19>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<2>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_2" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<2>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<2>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<20>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_20" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<20>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<20>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<21>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_21" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<21>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<21>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<22>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_22" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<22>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<22>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<23>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_23" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<23>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<23>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<24>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_24" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<24>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<24>2"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<25>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_25" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<25>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<25>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<26>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_26" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<26>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<26>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<27>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_27" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<27>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<27>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<28>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_28" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<28>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<28>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<29>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_29" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<29>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<29>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<3>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_3" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<3>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<3>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<30>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_30" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<30>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<30>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<31>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_31" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<31>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<31>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<32>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_32" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<32>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<32>2"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<33>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_33" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<33>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<33>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<34>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_34" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<34>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<34>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<35>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_35" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<35>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<35>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<36>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_36" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<36>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<36>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<37>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_37" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<37>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<37>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<38>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_38" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<38>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<38>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<39>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_39" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<39>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<39>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<4>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_4" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<4>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<4>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<40>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_40" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<40>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<40>2"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<41>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_41" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<41>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<41>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<42>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_42" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<42>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<42>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<43>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_43" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<43>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<43>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<44>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_44" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<44>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<44>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<45>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_45" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<45>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<45>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<46>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_46" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<46>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<46>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<47>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_47" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<47>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<47>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<48>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_48" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<48>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<48>2"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<49>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_49" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<49>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<49>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<5>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_5" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<5>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<5>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<50>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_50" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<50>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<50>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<51>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_51" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<51>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<51>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<52>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_52" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<52>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<52>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<53>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_53" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<53>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<53>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<54>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_54" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<54>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<54>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<55>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_55" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<55>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<55>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<56>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_56" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<56>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<56>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<57>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_57" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<57>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<57>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<58>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_58" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<58>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<58>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<59>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_59" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<59>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<59>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<6>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_6" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<6>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<6>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<60>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_60" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<60>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<60>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<61>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_61" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<61>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<61>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<62>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_62" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<62>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<62>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<63>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_63" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<63>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<63>1"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<7>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_7" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<7>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<7>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<8>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_8" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<8>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<8>1" (ROM)
removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data<9>" is unused
and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_9" (SFF)
removed.
  The signal "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<9>" is
unused and has been removed.
   Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_data_nxt<9>1" (ROM)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Result<
0>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mcount_
wr_ptr_xor<0>11_INV_0" (BUF) removed.
  The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/wr_ptr<
0>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/wr_ptr_
0" (SFF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Result<
0>1" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mcount_
rd_ptr_xor<0>11_INV_0" (BUF) removed.
  The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/rd_ptr<
0>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/rd_ptr_
0" (SFF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Result<
1>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mcount_
wr_ptr_xor<1>11" (ROM) removed.
  The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/wr_ptr<
1>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/wr_ptr_
1" (SFF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Result<
1>1" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mcount_
rd_ptr_xor<1>11" (ROM) removed.
  The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/rd_ptr<
1>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/rd_ptr_
1" (SFF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<11>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<12>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<13>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<14>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<15>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<16>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<17>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<18>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<19>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<20>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<21>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<22>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<23>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<24>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<25>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<26>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<27>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<28>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<29>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<30>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<31>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<32>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<33>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<34>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<35>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<36>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<37>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<38>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<39>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<40>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<41>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<42>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<43>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<44>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<45>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<46>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<47>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<48>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<49>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<50>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<51>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<52>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<53>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<54>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<55>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<56>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<57>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<58>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<59>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<60>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<61>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<62>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/_varind
ex0000<63>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<11
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_11
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<12
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_12
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<13
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_13
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<14
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_14
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<15
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_15
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<16
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_16
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<17
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_17
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<18
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_18
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<19
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_19
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<20
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_20
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<21
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_21
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<22
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_22
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<23
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_23
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<24
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_24
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<25
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_25
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<26
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_26
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<27
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_27
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<28
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_28
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<29
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_29
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<30
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_30
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<31
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_31
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<32
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_32
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<33
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_33
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<34
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_34
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<35
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_35
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<36
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_36
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<37
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_37
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<38
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_38
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<39
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_39
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<40
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_40
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<41
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_41
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<42
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_42
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<43
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_43
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<44
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_44
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<45
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_45
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<46
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_46
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<47
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_47
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<48
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_48
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<49
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_49
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<50
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_50
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<51
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_51
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<52
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_52
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<53
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_53
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<54
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_54
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<55
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_55
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<56
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_56
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<57
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_57
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<58
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_58
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<59
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_59
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<60
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_60
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<61
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_61
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<62
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_62
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout<63
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/dout_63
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl<0>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl_0" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl<1>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl_1" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl<2>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl_2" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl<3>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl_3" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl<4>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl_4" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl<5>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl_5" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl<6>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl_6" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl<7>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_ctrl_7" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<0>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_0" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<1>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_1" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<10>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_10" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<11>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_11" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<12>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_12" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<13>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_13" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<14>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_14" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<15>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_15" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<16>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_16" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<17>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_17" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<18>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_18" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<19>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_19" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<2>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_2" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<20>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_20" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<21>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_21" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<22>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_22" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<23>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_23" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<24>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_24" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<25>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_25" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<26>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_26" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<27>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_27" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<28>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_28" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<29>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_29" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<3>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_3" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<30>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_30" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<31>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_31" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<32>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_32" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<33>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_33" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<34>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_34" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<35>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_35" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<36>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_36" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<37>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_37" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<38>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_38" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<39>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_39" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<4>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_4" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<40>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_40" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<41>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_41" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<42>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_42" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<43>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_43" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<44>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_44" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<45>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_45" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<46>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_46" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<47>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_47" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<48>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_48" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<49>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_49" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<5>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_5" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<50>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_50" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<51>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_51" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<52>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_52" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<53>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_53" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<54>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_54" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<55>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_55" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<56>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_56" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<57>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_57" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<58>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_58" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<59>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_59" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<6>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_6" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<60>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_60" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<61>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_61" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<62>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_62" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<63>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_63" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<7>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_7" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<8>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_8" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data<9>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/out_data_9" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Result<
0>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mcount_
wr_ptr_xor<0>11_INV_0" (BUF) removed.
  The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/wr_ptr<
0>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/wr_ptr_
0" (SFF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Result<
0>1" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mcount_
rd_ptr_xor<0>11_INV_0" (BUF) removed.
  The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/rd_ptr<
0>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/rd_ptr_
0" (SFF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Result<
1>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mcount_
wr_ptr_xor<1>11" (ROM) removed.
  The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/wr_ptr<
1>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/wr_ptr_
1" (SFF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Result<
1>1" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mcount_
rd_ptr_xor<1>11" (ROM) removed.
  The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/rd_ptr<
1>" is unused and has been removed.
   Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/rd_ptr_
1" (SFF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<11>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<12>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<13>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<14>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<15>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<16>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<17>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<18>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<19>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<20>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<21>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<22>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<23>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<24>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<25>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<26>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<27>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<28>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<29>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<30>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<31>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<32>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<33>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<34>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<35>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<36>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<37>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<38>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<39>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<40>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<41>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<42>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<43>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<44>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<45>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<46>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<47>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<48>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<49>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<50>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<51>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<52>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<53>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<54>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<55>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<56>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<57>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<58>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<59>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<60>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<61>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<62>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/_varind
ex0000<63>" is unused and has been removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<11
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_11
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<12
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_12
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<13
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_13
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<14
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_14
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<15
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_15
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<16
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_16
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<17
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_17
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<18
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_18
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<19
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_19
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<20
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_20
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<21
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_21
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<22
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_22
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<23
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_23
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<24
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_24
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<25
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_25
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<26
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_26
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<27
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_27
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<28
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_28
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<29
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_29
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<30
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_30
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<31
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_31
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<32
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_32
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<33
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_33
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<34
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_34
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<35
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_35
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<36
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_36
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<37
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_37
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<38
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_38
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<39
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_39
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<40
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_40
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<41
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_41
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<42
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_42
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<43
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_43
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<44
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_44
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<45
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_45
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<46
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_46
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<47
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_47
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<48
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_48
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<49
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_49
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<50
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_50
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<51
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_51
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<52
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_52
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<53
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_53
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<54
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_54
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<55
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_55
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<56
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_56
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<57
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_57
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<58
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_58
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<59
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_59
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<60
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_60
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<61
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_61
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<62
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_62
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout<63
>" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/dout_63
" (FF) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl<0>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl_0" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl<1>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl_1" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl<2>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl_2" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl<3>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl_3" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl<4>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl_4" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl<5>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl_5" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl<6>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl_6" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl<7>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_ctrl_7" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<0>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_0" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<1>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_1" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<10>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_10" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<11>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_11" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<12>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_12" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<13>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_13" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<14>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_14" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<15>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_15" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<16>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_16" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<17>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_17" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<18>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_18" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<19>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_19" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<2>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_2" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<20>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_20" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<21>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_21" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<22>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_22" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<23>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_23" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<24>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_24" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<25>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_25" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<26>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_26" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<27>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_27" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<28>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_28" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<29>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_29" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<3>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_3" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<30>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_30" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<31>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_31" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<32>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_32" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<33>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_33" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<34>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_34" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<35>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_35" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<36>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_36" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<37>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_37" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<38>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_38" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<39>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_39" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<4>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_4" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<40>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_40" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<41>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_41" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<42>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_42" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<43>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_43" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<44>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_44" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<45>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_45" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<46>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_46" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<47>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_47" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<48>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_48" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<49>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_49" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<5>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_5" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<50>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_50" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<51>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_51" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<52>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_52" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<53>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_53" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<54>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_54" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<55>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_55" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<56>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_56" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<57>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_57" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<58>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_58" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<59>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_59" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<6>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_6" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<60>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_60" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<61>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_61" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<62>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_62" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<63>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_63" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<7>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_7" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<8>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_8" (FF)
removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data<9>" is
unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/out_data_9" (FF)
removed.
The signal "serial_TXN_0" is unused and has been removed.
 Unused block "serial_TXN_0_OBUFT" (TRI) removed.
The signal "serial_TXN_1" is unused and has been removed.
 Unused block "serial_TXN_1_OBUFT" (TRI) removed.
The signal "serial_TXP_0" is unused and has been removed.
 Unused block "serial_TXP_0_OBUFT" (TRI) removed.
The signal "serial_TXP_1" is unused and has been removed.
 Unused block "serial_TXP_1_OBUFT" (TRI) removed.
The signal "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<5>_SW0/O" is
unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[3].pad/out_ctrl_nxt<5>_SW0"
(ROM) removed.
The signal "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<5>_SW0/O" is
unused and has been removed.
 Unused block "nf2_core/user_data_path/pad_modules[2].pad/out_ctrl_nxt<5>_SW0"
(ROM) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/in_fifo_rd_en_SW0/
O" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/in_fifo_rd_en_SW0"
(ROM) removed.
The signal
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/in_fifo_rd_en_SW0/
O" is unused and has been removed.
 Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/in_fifo_rd_en_SW0"
(ROM) removed.
Unused block
"nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block "nf2_core/cpci_bus/net2pci_fifo/GND" (ZERO) removed.
Unused block "nf2_core/cpci_bus/net2pci_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000026" (ROM) removed.
Unused block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051_SW0" (ROM) removed.
Unused block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1" (FF)
removed.
Unused block "nf2_core/cpci_bus/pci2net_fifo/GND" (ZERO) removed.
Unused block "nf2_core/cpci_bus/pci2net_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<10>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<1>_INV_0" (BUF)
removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<2>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<3>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<4>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<5>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<6>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<7>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<8>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<9>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1" (FF) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/ram_wr_en_i1_1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<10>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<1>_INV_0" (BUF)
removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<2>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<3>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<4>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<5>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<6>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<7>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<8>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<9>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1" (FF) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/ram_wr_en_i1_1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<10>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<1>_INV_0" (BUF)
removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<2>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<3>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<4>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<5>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<6>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<7>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<8>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<9>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1" (FF) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/ram_wr_en_i1_1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d3_0" (FF) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp18x36.ram" () removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp18x36.ram" () removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/rstblk/rd_rst_reg_0" (FF) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i" (FF) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1" (FF) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<10>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<1>_INV_0" (BUF)
removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<2>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<3>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<4>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<5>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<6>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<7>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<8>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut<9>" (ROM)
removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1" (FF) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/ram_wr_en_i1_1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gl0.wr/wpntr/count_d3_0" (FF) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp18x36.ram" () removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp18x36.ram" () removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/rstblk/rd_rst_reg_0" (FF) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i" (FF) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1" (FF) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0011_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/XST_GND
" (ZERO) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<2>21" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<6>115" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_CONTROL_not0001111" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_0" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_1" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_3" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_0" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_1" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_3" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_4" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_5" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_6" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_7" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/SRL16E" () removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/VCC" (ONE) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/BAD_FRAME_and000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG_6" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_21" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_22" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_IS
_100_INT_cmp_eq00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/BY
TECNTSRL" () removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00041_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00051_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00061_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00071_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>11" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_0" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_2" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_3" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001_SW1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux00001_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not0001111/LUT4_D_BUF" (BUF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001211" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VALID" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" (ROM)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" (ROM)
removed.
Unused block "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/GND" (ZERO)
removed.
Unused block "nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0011_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/XST_GND
" (ZERO) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_cmp_eq000024" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_10_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_11_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_12_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_13_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_6_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_7_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_8_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
PAUSE_VALUE_9_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<2>21" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<6>115" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_CONTROL_not0001111" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_0" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_1" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_3" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_0" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_1" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_3" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_4" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_5" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_6" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_7" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/SRL16E" () removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/VCC" (ONE) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/BAD_FRAME_and000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG_6" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_21" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_22" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_IS
_100_INT_cmp_eq00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/BY
TECNTSRL" () removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00041_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00051_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00061_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00071_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>11" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_0" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_2" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_3" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001_SW1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux00001_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not0001111/LUT4_D_BUF" (BUF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001211" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VALID" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" (ROM)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" (ROM)
removed.
Unused block "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/GND" (ZERO)
removed.
Unused block "nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0011_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0]
.ram.r/v2.ram/dp2x18.ram" () removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1]
.ram.r/v2.ram/dp2x18.ram" () removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2]
.ram.r/v2.ram/dp2x18.ram" () removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3]
.ram.r/v2.ram/dp2x18.ram" () removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/XST_GND
" (ZERO) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<2>21" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<6>115" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_CONTROL_not0001111" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_0" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_1" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_3" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_0" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_1" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_3" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_4" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_5" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_6" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_7" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/SRL16E" () removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/VCC" (ONE) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/BAD_FRAME_and000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG_6" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_0" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_1" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_3" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_4" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_5" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_6" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_7" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_21" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_22" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_IS
_100_INT_cmp_eq00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/BY
TECNTSRL" () removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00041_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00051_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00061_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00071_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>11" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_0" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_2" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_3" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001_SW1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux00001_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not0001111/LUT4_D_BUF" (BUF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001211" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VALID" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" (ROM)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" (ROM)
removed.
Unused block "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/GND" (ZERO)
removed.
Unused block "nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0000_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0001_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0002_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0003_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0004_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0005_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0006_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/rd_rst_reg_1" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0011_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0]
.ram.r/v2.ram/dp2x18.ram" () removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1]
.ram.r/v2.ram/dp2x18.ram" () removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2]
.ram.r/v2.ram/dp2x18.ram" () removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3]
.ram.r/v2.ram/dp2x18.ram" () removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/XST_GND
" (ZERO) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
BAD_OPCODE_INT_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/GOOD_FRAME_IN1" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX_
PAUSE/PAUSE_VALUE_TO_TX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<2>21" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
DATA_CONTROL_mux0001<6>115" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/
MUX_CONTROL_not0001111" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_
PAUSE/COUNT_SET_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000111" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/MUXSEL_mux000120" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_0" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_1" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_RX_GEN/RXD_REG3_3" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/COL_REG1" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/EXTENSION_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_0" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_1" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_3" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_4" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_5" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_6" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TXD_REG2_7" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_EN_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII
_TX_GEN/TX_ER_REG2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/SRL16E" () removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DE
LAY_BROADCASTADDRESSMATCH/VCC" (ONE) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/BAD_FRAME_and000011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/CRC_ERROR_or00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/LENGTH_TYPE_ERROR_and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/OUT_OF_BOUNDS_ERROR" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_CHECKER/SLOT_LENGTH_CNTR_REG_6" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/MULTICAST_MATCH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FR
AME_DECODER/RX_DV_REG" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_0" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_1" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_3" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_4" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_5" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_6" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX
D_REG8_7" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/SP
EED_IS_10_100_HELD_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_21" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/ST
ATISTICS_VECTOR_22" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_IS
_100_INT_cmp_eq00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/BY
TECNTSRL" () removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/IN
T_CRS" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00041_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00051_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00061_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ATTEMPT_NO_not00071_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/BYTE_COUNT_1_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_0" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_1" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_4_3" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<0>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<1>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<2>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DATA_REG_OUT_mux0000<3>1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_14__and00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DEFER_COUNT_mux0002<0>11" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE0_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE1_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE2_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE3_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00004" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_and00009" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/DST_ADDR_BYTE5_MATCH_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/ETSCSH_not0001_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/EXCESSIVE_COLLISIONS1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/IDLE" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_HALF_DUPLEX_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_0" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_2" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_IFG_DELAY_3" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_RETRANSMIT" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_SPEED_IS_10_100_and00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_CONTROL1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DA_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_DEFERRED_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_EXCESSIVE_COLLISIONS_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_LATE_COLLISION_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN2_not0001_SW1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_mux00001_INV_0" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/INT_TX_UNDERRUN_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/LATE_COL_SAVED_not00013" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/OVER_512_not0001111/LUT4_D_BUF" (BUF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_COL" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not00011_SW0" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_EARLY_COL_not0001211" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_EN_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/REG_TX_ER_IN" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/SLOT_TIME_REACHED_mux00001" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VALID" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STATUS_VECTOR_19" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX
_SM1/STOP_MAX_PKT_not00011" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004" (ROM)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fil
ter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009" (ROM)
removed.
Unused block "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/GND" (ZERO)
removed.
Unused block "nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0000_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0001_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0002_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0003_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0004_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0005_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0006_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/rstblk/rd_rst_reg_1" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/XST_GND" (ZERO)
removed.
Unused block "nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/XST_GND" (ZERO)
removed.
Unused block "nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1_0_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1_1_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1_2_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1_3_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1_4_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1_0_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1_1_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1_2_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1_3_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1_4_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/memb
lk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x1
8.ram" () removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/memb
lk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x1
8.ram" () removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/memb
lk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp18x1
8.ram" () removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/memb
lk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp18x1
8.ram" () removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/U0/gen_ss.ss/memb
lk/tmp_ram_rd_en1" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/BU2/XST_GND" (ZERO)
removed.
Unused block "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/user_data_path/delay_modules[2].delay/delay_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1_0_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1_1_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1_2_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1_3_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/aflogic/c4/v1_4_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1_0_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1_1_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1_2_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1_3_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/flbl
k/thrmod/elogic/c5/v1_4_and00001" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/memb
lk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x1
8.ram" () removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/memb
lk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x1
8.ram" () removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/memb
lk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp18x1
8.ram" () removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/memb
lk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp18x1
8.ram" () removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/U0/gen_ss.ss/memb
lk/tmp_ram_rd_en1" (ROM) removed.
Unused block
"nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/BU2/XST_GND" (ZERO)
removed.
Unused block "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/user_data_path/delay_modules[3].delay/delay_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.output_fifos_2
[8].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.output_fifos_2
[8].gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.output_fifos_2
[8].gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.output_fifos_2
[9].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.output_fifos_2
[9].gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.output_fifos_2
[9].gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue1" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue10" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue11" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue12" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue13" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue14" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue15" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue16" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue17" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue18" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue19" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue2" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue20" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue21" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue22" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue23" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue24" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue25" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue26" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue27" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue28" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue29" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue3" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue30" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue31" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue32" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue33" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue34" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue35" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue36" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue37" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue38" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue39" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue4" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue40" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue41" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue42" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue43" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue44" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue45" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue46" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue47" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue48" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue49" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue5" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue50" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue51" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue52" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue53" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue54" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue55" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue56" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue57" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue58" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue59" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue6" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue60" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue61" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue62" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue63" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue64" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue65" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue66" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue67" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue68" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue69" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue7" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue70" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue71" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue72" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue8" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[2].pad/input_fifo/fifo/Mram_queue9" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue1" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue10" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue11" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue12" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue13" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue14" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue15" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue16" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue17" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue18" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue19" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue2" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue20" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue21" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue22" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue23" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue24" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue25" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue26" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue27" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue28" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue29" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue3" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue30" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue31" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue32" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue33" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue34" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue35" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue36" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue37" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue38" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue39" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue4" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue40" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue41" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue42" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue43" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue44" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue45" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue46" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue47" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue48" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue49" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue5" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue50" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue51" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue52" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue53" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue54" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue55" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue56" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue57" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue58" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue59" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue6" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue60" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue61" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue62" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue63" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue64" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue65" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue66" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue67" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue68" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue69" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue7" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue70" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue71" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue72" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue8" ()
removed.
Unused block
"nf2_core/user_data_path/pad_modules[3].pad/input_fifo/fifo/Mram_queue9" ()
removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue1" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue10" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue11" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue12" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue13" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue14" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue15" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue16" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue17" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue18" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue19" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue2" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue20" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue21" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue22" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue23" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue24" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue25" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue26" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue27" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue28" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue29" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue3" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue30" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue31" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue32" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue33" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue34" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue35" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue36" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue37" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue38" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue39" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue4" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue40" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue41" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue42" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue43" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue44" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue45" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue46" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue47" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue48" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue49" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue5" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue50" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue51" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue52" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue53" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue54" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue55" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue56" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue57" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue58" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue59" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue6" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue60" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue61" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue62" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue63" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue64" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue65" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue66" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue67" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue68" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue69" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue7" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue70" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue71" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue72" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue8" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[4].rate_limiter/input_fifo/Mram_qu
eue9" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue1" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue10" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue11" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue12" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue13" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue14" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue15" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue16" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue17" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue18" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue19" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue2" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue20" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue21" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue22" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue23" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue24" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue25" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue26" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue27" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue28" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue29" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue3" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue30" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue31" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue32" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue33" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue34" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue35" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue36" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue37" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue38" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue39" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue4" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue40" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue41" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue42" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue43" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue44" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue45" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue46" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue47" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue48" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue49" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue5" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue50" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue51" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue52" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue53" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue54" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue55" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue56" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue57" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue58" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue59" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue6" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue60" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue61" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue62" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue63" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue64" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue65" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue66" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue67" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue68" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue69" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue7" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue70" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue71" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue72" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue8" () removed.
Unused block
"nf2_core/user_data_path/rate_limiter_modules[6].rate_limiter/input_fifo/Mram_qu
eue9" () removed.
Unused block "serial_TXN_0" (PAD) removed.
Unused block "serial_TXN_1" (PAD) removed.
Unused block "serial_TXP_0" (PAD) removed.
Unused block "serial_TXP_1" (PAD) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>121" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>121" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>121" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX/
Mcount_DATA_COUNT_xor<2>121" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		nf2_core/cpci_bus/net2pci_fifo/BU2/XST_GND
VCC 		nf2_core/cpci_bus/net2pci_fifo/BU2/XST_VCC
GND 		nf2_core/cpci_bus/pci2net_fifo/BU2/XST_GND
VCC 		nf2_core/cpci_bus/pci2net_fifo/BU2/XST_VCC
GND
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_VCC
LUT2
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0000_Result1
LUT2
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0001_Result1
LUT2
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0002_Result1
LUT2
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0003_Result1
LUT2
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0004_Result1
LUT2
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0005_Result1
LUT2
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0006_Result1
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7
   optimized to 0
LUT2
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor00001
LUT3
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor00011
LUT4
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor00021
LUT2
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor00032
LUT3
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor00041
LUT4
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor00051
LUT4
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0006
LUT2
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0006_SW0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6
   optimized to 0
FDC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7
   optimized to 0
LUT2
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/ram_wr_en_i1
FDPE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_0
   optimized to 1
FDPE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_1
   optimized to 1
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_2
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_3
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_4
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_5
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_6
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_7
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_0
   optimized to 0
FDPE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_1
   optimized to 1
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_2
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_3
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_4
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_5
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_6
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_7
   optimized to 0
FDPE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_0
   optimized to 1
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_1
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_2
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_3
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_4
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_5
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_6
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_7
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_0
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_1
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_2
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_3
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_4
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_5
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_6
   optimized to 0
FDCE
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_7
   optimized to 0
GND
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_VCC
LUT2
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0000_Result1
LUT2
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0001_Result1
LUT2
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0002_Result1
LUT2
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0003_Result1
LUT2
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0004_Result1
LUT2
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0005_Result1
LUT2
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0006_Result1
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7
   optimized to 0
LUT2
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor00001
LUT3
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor00011
LUT4
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor00021
LUT2
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor00032
LUT3
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor00041
LUT4
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor00051
LUT4
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0006
LUT2
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0006_SW0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6
   optimized to 0
FDC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7
   optimized to 0
LUT2
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/ram_wr_en_i1
FDPE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_0
   optimized to 1
FDPE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_1
   optimized to 1
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_2
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_3
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_4
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_5
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_6
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_7
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_0
   optimized to 0
FDPE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_1
   optimized to 1
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_2
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_3
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_4
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_5
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_6
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d1_7
   optimized to 0
FDPE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_0
   optimized to 1
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_1
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_2
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_3
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_4
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_5
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_6
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d2_7
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_0
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_1
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_2
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_3
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_4
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_5
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_6
   optimized to 0
FDCE
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/count_d3_7
   optimized to 0
GND
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_VCC
GND 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_GND
VCC 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_VCC
GND
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_GND
VCC
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_VCC
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/PAUSE_REQ1
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG_and00001
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_PAUSE/PAUSE_REQ_TO_TX
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_2
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<0>77
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>120
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<2>13
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>13
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>69_SW1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>13
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>13
LUT3_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15/LUT3_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>94
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<6>120
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<7>65_SW0_G
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_18
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_22
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_24
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_26
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_28
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_30
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_32
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_34
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_36
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_38
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_40
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_42
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_44
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_46
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_1
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_11
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_12
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_13
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_15
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_3
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_4
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_5
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_7
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_8
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_9
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_not00011
LUT2_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1/LUT2_D_BUF
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG_and00001
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_REG
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_mux000147
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<5>111
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_COUNT_not000111
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_UNDERRUN_INT
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>18
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>18
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>18
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>18
LUT4_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1/LUT4_D_BUF
LUT3_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11/LUT3_D_BUF
LUT3_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1/LUT3_D_BUF
INV
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>111_INV_0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>16
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>16
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/L
T_CHECK_HELD
   optimized to 0
FDCPE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD_and00011
INV
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_I
S_10_1001_INV_0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_SPEED_IS_10_100
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_TIME_REACHED_PRE_REG11
FDPE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START
   optimized to 1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START_or00011
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_0
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_1
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_10
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_2
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_4
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_8
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_9
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<0>1
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<10>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>1
LUT4_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>_SW0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<3>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1
LUT3_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1_SW0
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1_SW0/LUT3_L_BUF
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>2
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>111
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW11
MUXF5
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW1_f5
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<6>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<6>_SW1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<7>
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<7>_SW0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<8>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<9>1
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000129_SW1
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH_not00013130
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121_SW0
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121_SW0/LUT4_L_BUF
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE_and00001
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<0>_SW0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>11
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>21
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>39
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>44
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>38
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>70_F
MUXF5
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_F
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_G
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>_F
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<6>43_F
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>122
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>122_SW0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>21
LUT2_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>211
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>211/LUT2_D_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>36_F
LUT4_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71_SW0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_1
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and000021
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<0>1
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<1>1
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000117
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX_1
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_1
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_4
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_5
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_6
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_7
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_2
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_3
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_4
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_5
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_6
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_7
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<2>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<3>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<4>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<5>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<6>
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<7>14
FDCPE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100
   optimized to 0
FDCPE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100_1
   optimized to 0
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100_and00011
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000111
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114/LUT4_L_BUF
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_0
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_1
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_2
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_4
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_8
   optimized to 0
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and00001
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv11
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000145
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000177
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/MIFG_not0001111
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<0>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<1>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<2>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<3>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<4>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<5>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<6>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<7>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<8>
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<9>
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_mux00001
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000110
LUT4_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not0001111
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000128
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149/LUT4_L_BUF
LUT4_L
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not00015
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not00015/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL
   optimized to 0
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL_and00021
FDCE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING
   optimized to 0
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING_and00011
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd2-In_G
LUT2
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd3-In34_SW0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_FSM_FFd2-In_SW1
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_10
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_14
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_18
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_2
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_22
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_24
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_26
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_28
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_30
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_32
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_34
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_36
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_38
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_40
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_42
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_44
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_46
   optimized to 0
FDE
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_6
   optimized to 0
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>1
LUT4
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>1
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom2
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom3
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom4
LUT3
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom5
GND 		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_GND
VCC 		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_VCC
GND
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_GN
D
VCC
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_VC
C
GND 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_GND
VCC 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_VCC
GND
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_GND
VCC
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_VCC
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/PAUSE_REQ1
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG_and00001
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_PAUSE/PAUSE_REQ_TO_TX
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_2
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<0>77
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>120
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<2>13
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>13
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>69_SW1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>13
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>13
LUT3_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15/LUT3_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>94
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<6>120
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<7>65_SW0_G
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_18
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_22
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_24
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_26
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_28
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_30
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_32
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_34
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_36
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_38
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_40
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_42
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_44
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_46
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_1
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_11
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_12
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_13
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_15
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_3
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_4
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_5
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_7
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_8
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_9
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_not00011
LUT2_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1/LUT2_D_BUF
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG_and00001
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_REG
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_mux000147
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<5>111
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_COUNT_not000111
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_UNDERRUN_INT
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>18
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>18
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>18
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>18
LUT4_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1/LUT4_D_BUF
LUT3_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11/LUT3_D_BUF
LUT3_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1/LUT3_D_BUF
INV
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>111_INV_0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>16
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>16
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/L
T_CHECK_HELD
   optimized to 0
FDCPE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD_and00011
INV
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_I
S_10_1001_INV_0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_SPEED_IS_10_100
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_TIME_REACHED_PRE_REG11
FDPE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START
   optimized to 1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START_or00011
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_0
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_1
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_10
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_2
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_4
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_8
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_9
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<0>1
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<10>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>1
LUT4_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>_SW0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<3>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1
LUT3_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1_SW0
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1_SW0/LUT3_L_BUF
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>2
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>111
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW11
MUXF5
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW1_f5
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<6>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<6>_SW1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<7>
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<7>_SW0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<8>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<9>1
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000129_SW1
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH_not00013130
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121_SW0
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121_SW0/LUT4_L_BUF
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE_and00001
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<0>_SW0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>11
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>21
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>39
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>44
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>38
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>70_F
MUXF5
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_F
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_G
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>_F
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<6>43_F
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>122
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>122_SW0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>21
LUT2_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>211
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>211/LUT2_D_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>36_F
LUT4_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71_SW0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_1
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and000021
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<0>1
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<1>1
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000117
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX_1
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_1
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_4
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_5
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_6
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_7
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_2
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_3
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_4
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_5
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_6
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_7
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<2>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<3>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<4>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<5>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<6>
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<7>14
FDCPE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100
   optimized to 0
FDCPE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100_1
   optimized to 0
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100_and00011
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000111
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114/LUT4_L_BUF
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_0
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_1
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_2
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_4
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_8
   optimized to 0
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and00001
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv11
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000145
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000177
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/MIFG_not0001111
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<0>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<1>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<2>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<3>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<4>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<5>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<6>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<7>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<8>
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<9>
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_mux00001
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000110
LUT4_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not0001111
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000128
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149/LUT4_L_BUF
LUT4_L
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not00015
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not00015/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL
   optimized to 0
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL_and00021
FDCE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING
   optimized to 0
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING_and00011
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd2-In_G
LUT2
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd3-In34_SW0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_FSM_FFd2-In_SW1
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_10
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_14
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_18
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_2
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_22
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_24
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_26
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_28
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_30
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_32
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_34
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_36
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_38
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_40
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_42
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_44
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_46
   optimized to 0
FDE
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_6
   optimized to 0
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>1
LUT4
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>1
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom2
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom3
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom4
LUT3
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom5
GND 		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_GND
VCC 		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_VCC
GND
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_GN
D
VCC
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_VC
C
GND 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_GND
VCC 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_VCC
GND
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_GND
VCC
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_VCC
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/PAUSE_REQ1
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG_and00001
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_PAUSE/PAUSE_REQ_TO_TX
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_2
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<0>77
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>120
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<2>13
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>13
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>69_SW1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>13
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>13
LUT3_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15/LUT3_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>94
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<6>120
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<7>65_SW0_G
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_18
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_22
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_24
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_26
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_28
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_30
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_32
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_34
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_36
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_38
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_40
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_42
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_44
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_46
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_1
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_11
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_12
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_13
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_15
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_3
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_7
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_8
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_9
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_not00011
LUT2_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1/LUT2_D_BUF
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG_and00001
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_REG
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_mux000147
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<5>111
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_COUNT_not000111
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_UNDERRUN_INT
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>18
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>18
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>18
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>18
LUT4_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1/LUT4_D_BUF
LUT3_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11/LUT3_D_BUF
LUT3_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1/LUT3_D_BUF
INV
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>111_INV_0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>16
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>16
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/L
T_CHECK_HELD
   optimized to 0
FDCPE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD_and00011
INV
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_I
S_10_1001_INV_0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_SPEED_IS_10_100
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_TIME_REACHED_PRE_REG11
FDPE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START
   optimized to 1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START_or00011
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_0
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_1
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_10
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_8
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_9
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<0>1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<10>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>1
LUT4_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>_SW0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<3>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1
LUT3_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1_SW0
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1_SW0/LUT3_L_BUF
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>2
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>111
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW11
MUXF5
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW1_f5
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<6>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<6>_SW1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<7>
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<7>_SW0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<8>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<9>1
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000129_SW1
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH_not00013130
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121_SW0
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121_SW0/LUT4_L_BUF
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE_and00001
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<0>_SW0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>11
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>21
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>39
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>44
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>38
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>70_F
MUXF5
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_F
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_G
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>_F
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<6>43_F
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>122
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>122_SW0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>21
LUT2_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>211
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>211/LUT2_D_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>36_F
LUT4_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71_SW0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_1
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and000021
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<0>1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<1>1
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000117
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX_1
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_1
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_7
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_3
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_7
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<2>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<3>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<4>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<5>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<6>
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<7>14
FDCPE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100
   optimized to 0
FDCPE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100_1
   optimized to 0
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100_and00011
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000111
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114/LUT4_L_BUF
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_0
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_1
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_8
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and00001
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv11
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000145
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000177
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/MIFG_not0001111
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<0>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<1>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<2>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<3>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<4>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<5>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<6>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<7>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<8>
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<9>
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_mux00001
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000110
LUT4_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not0001111
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000128
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149/LUT4_L_BUF
LUT4_L
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not00015
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not00015/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL
   optimized to 0
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL_and00021
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING
   optimized to 0
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING_and00011
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd2-In_G
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd3-In34_SW0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_FSM_FFd2-In_SW1
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_10
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_14
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_18
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_2
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_22
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_24
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_26
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_28
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_30
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_32
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_34
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_36
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_38
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_40
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_42
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_44
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_46
   optimized to 0
FDE
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_6
   optimized to 0
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom2
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom3
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom4
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom5
GND 		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_GND
VCC 		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_VCC
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0000_Result1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0001_Result1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0002_Result1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0003_Result1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0004_Result1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0005_Result1
LUT4
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0006_Result1
LUT3
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0007_Result1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0000_Result1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0001_Result1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0002_Result1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0003_Result1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0004_Result1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0005_Result1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0006_Result1
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0007_Result1
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_0
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_1
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_2
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_3
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_4
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_5
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_6
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_7
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_8
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_0
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_1
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_2
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_3
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_4
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_5
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_6
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_7
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_8
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_0
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_1
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_2
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_3
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_4
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_5
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_6
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_7
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_8
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7
   optimized to 0
FDC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8
   optimized to 0
LUT2
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/ram_wr_en_i1
FDPE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_0
   optimized to 1
FDPE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_1
   optimized to 1
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_3
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_7
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_8
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_0
   optimized to 0
FDPE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_1
   optimized to 1
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_3
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_7
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_8
   optimized to 0
FDPE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_0
   optimized to 1
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_1
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_3
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_7
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_8
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_0
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_1
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_2
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_3
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_4
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_5
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_6
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_7
   optimized to 0
FDCE
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_8
   optimized to 0
GND
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_GN
D
VCC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_VC
C
GND 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_GND
VCC 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_VCC
GND
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_GND
VCC
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_VCC
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
/PAUSE_REQ1
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_ENABLE_REG_and00001
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/RX
_PAUSE/PAUSE_REQ_TO_TX
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_2
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<0>77
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>102/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>120
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<1>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<2>13
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>13
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<3>69_SW1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<4>13
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>13
LUT3_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>15/LUT3_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>69_SW1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<5>94
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<6>120
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/DATA_CONTROL_mux0001<7>65_SW0_G
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_18
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_22
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_24
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_26
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_28
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_30
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_32
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_34
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_36
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_38
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_40
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_42
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_44
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_46
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_SOURCE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_1
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_10
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_11
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_12
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_13
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_14
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_15
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_3
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_7
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_8
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_9
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/PAUSE_VALUE_HELD_not00011
LUT2_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
/UNDERRUN_OUT1/LUT2_D_BUF
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_ENABLE_REG_and00001
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_REG
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/COUNT_SET_mux000147
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/Mcount_PAUSE_QUANTA_xor<5>111
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_PAUSE/PAUSE_COUNT_not000111
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX
_UNDERRUN_INT
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>18
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>18
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>18
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>18
LUT4_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD1/LUT4_D_BUF
LUT3_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_EXTENSION_LOAD11/LUT3_D_BUF
LUT3_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/JAM_NORMAL_LOAD1/LUT3_D_BUF
INV
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MI
I_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>111_INV_0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<0>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<1>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<2>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<3>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<4>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<5>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<6>16
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_GMI
I_RXD<7>16
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/L
T_CHECK_HELD
   optimized to 0
FDCPE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/S
PEED_IS_10_100_HELD_and00011
INV
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SPEED_I
S_10_1001_INV_0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/I
NT_SPEED_IS_10_100
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BACK_OFF_TIME_REACHED_PRE_REG11
FDPE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START
   optimized to 1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/BURST_START_or00011
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_0
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_1
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_10
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_8
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_9
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<0>1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<10>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>1
LUT4_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<1>211/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<2>_SW0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<3>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1
LUT3_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1_SW0
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>1_SW0/LUT3_L_BUF
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<4>2
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>111
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW11
MUXF5
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<5>_SW1_f5
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<6>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<6>_SW1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<7>
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<7>_SW0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<8>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/EN_ER_COUNT_mux0000<9>1
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETIFG_not000129_SW1
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETSCSH_not00013130
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121_SW0
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/ETST_not000121_SW0/LUT4_L_BUF
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/FRAME_IN_PIPE_and00001
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<0>_SW0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>11
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>21
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>27/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>39
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<1>44
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>38
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<2>70_F
MUXF5
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_F
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<3>1_G
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>2_SW0/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<5>_F
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<6>43_F
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>118/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>122
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>122_SW0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>21
LUT2_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>211
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>211/LUT2_D_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>36_F
LUT4_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71/LUT4_D_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_COUNT_mux0003<7>71_SW0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_0
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_1
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and000021
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_and00004/LUT4_L_BUF
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<0>1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/IFG_DELAY_HELD_mux0001<1>1
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000110/LUT4_L_BUF
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000117
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_BURST_OVER_not000125/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_COL1/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_HALF_DUPLEX_1
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_1
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DELAY_7
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_EN
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_3
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_7
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<2>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<3>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<4>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<5>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<6>
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_IFG_DEL_MASKED_mux0001<7>14
FDCPE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100
   optimized to 0
FDCPE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100_1
   optimized to 0
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/INT_SPEED_IS_10_100_and00011
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000111
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COL_SAVED_not000114/LUT4_L_BUF
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_0
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_1
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_3
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_7
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_8
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and00001
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_COUNT_and0000_inv11
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000145
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/LATE_PRE_DELAY_not000177
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/MIFG_not0001111
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<0>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<1>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<2>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<3>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<4>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<5>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<6>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<7>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<8>
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_lut<9>
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_mux00001
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000110
LUT4_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not0001111
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000128
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not000149/LUT4_L_BUF
LUT4_L
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not00015
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/OVER_512_not00015/LUT4_L_BUF
LUT4_D
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/PRE_not0001211/LUT4_D_BUF
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL
   optimized to 0
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/REG_EARLY_COL_and00021
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING
   optimized to 0
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/US_TXING_and00011
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd2-In_G
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM2/TX_STATE_FSM_FFd3-In34_SW0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM3/TX_STATE_FSM_FFd2-In_SW1
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_10
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_14
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_18
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_2
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_22
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_24
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_26
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_28
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_30
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_32
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_34
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_36
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_38
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_40
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_42
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_44
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_46
   optimized to 0
FDE
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_6
   optimized to 0
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom2
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom3
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom4
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_fi
lter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom5
GND 		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_GND
VCC 		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/XST_VCC
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0000_Result1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0001_Result1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0002_Result1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0003_Result1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0004_Result1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0005_Result1
LUT4
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0006_Result1
LUT3
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0007_Result1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0000_Result1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0001_Result1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0002_Result1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0003_Result1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0004_Result1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0005_Result1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0006_Result1
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0007_Result1
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_0
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_1
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_2
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_3
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_4
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_5
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_6
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_7
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_bin_8
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_0
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_1
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_2
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_3
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_4
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_5
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_6
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_7
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_8
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_0
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_1
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_2
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_3
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_4
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_5
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_6
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_7
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_8
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7
   optimized to 0
FDC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8
   optimized to 0
LUT2
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/ram_wr_en_i1
FDPE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_0
   optimized to 1
FDPE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_1
   optimized to 1
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_3
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_7
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_8
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_0
   optimized to 0
FDPE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_1
   optimized to 1
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_3
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_7
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d1_8
   optimized to 0
FDPE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_0
   optimized to 1
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_1
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_3
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_7
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d2_8
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_0
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_1
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_2
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_3
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_4
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_5
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_6
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_7
   optimized to 0
FDCE
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/count_d3_8
   optimized to 0
GND
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_GN
D
VCC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_VC
C
GND
		nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/XST
_GND
VCC
		nf2_core/user_data_path/delay_modules[0].delay/delay_fifo/BU2/U0/gen_ss.ss/XST
_VCC
GND
		nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/XST
_GND
VCC
		nf2_core/user_data_path/delay_modules[1].delay/delay_fifo/BU2/U0/gen_ss.ss/XST
_VCC
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/curr_iter_reg/M
add_wr_data_joint_cy<0>11
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/curr_iter_reg/b
ypass_read_a_cmp_eq0000454_G
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/curr_iter_reg/m
erge_wr_data_1
   optimized to 0
LUT2
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_iter_reg/Ma
dd_wr_data_joint_cy<0>11
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_iter_reg/by
pass_read_a_cmp_eq0000454_G
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_iter_reg/me
rge_wr_data_0
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_iter_reg/me
rge_wr_data_1
   optimized to 0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_iter_reg/ra
m_addr_a<3>5
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_iter_reg/ra
m_addr_b<3>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_lut<0>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_lut<10>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_lut<1>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_lut<2>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_lut<4>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_lut<5>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_lut<6>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_lut<7>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_lut<8>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_lut<9>
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/bypass_read_a_cmp_eq0000454_G
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_0
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_1
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_10
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_11
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_2
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_5
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_6
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_7
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_8
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_9
   optimized to 0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_a<0>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_a<10>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_a<1>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_a<2>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_a<4>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_a<5>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_a<6>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_a<7>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_a<8>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/merge_wr_data_a<9>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_lut<0>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_lut<10>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_lut<1>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_lut<2>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_lut<4>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_lut<5>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_lut<6>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_lut<7>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_lut<8>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_lut<9>
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/bypass_read_a_cmp_eq0000454_G
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_0
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_1
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_10
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_11
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_2
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_5
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_6
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_7
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_8
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_9
   optimized to 0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_a<0>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_a<10>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_a<1>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_a<2>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_a<4>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_a<5>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_a<6>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_a<7>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_a<8>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/merge_wr_data_a<9>1
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/bypass_read_a_cmp_eq0000454_G
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/bypass_read_a_cmp_eq0000454_G
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/Madd_wr_data_joint_cy<0>11
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/bypass_read_a_cmp_eq0000454_G
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/merge_wr_data_1
   optimized to 0
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/ram_addr_b<3>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/Madd_wr_data_joint_cy<0>11
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/bypass_read_a_cmp_eq0000454_G
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/merge_wr_data_1
   optimized to 0
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/ram_addr_b<3>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/Madd_wr_data_joint_cy<0>11
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/bypass_read_a_cmp_eq0000454_G
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/merge_wr_data_1
   optimized to 0
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/ram_addr_b<3>1
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_
reg/held_wr_data_a_8
   optimized to 0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_
reg/merge_wr_data_a<8>1
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_
reg/held_wr_data_b_8
   optimized to 0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_lut<0>
FD
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
bypass_read_a
   optimized to 0
FD
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
bypass_read_b
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_0
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_1
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_10
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_11
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_12
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_13
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_14
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_15
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_16
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_17
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_2
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_3
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_4
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_5
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_6
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_7
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_8
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_9
   optimized to 0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<10>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<11>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<12>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<13>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<14>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<15>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<16>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<17>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<1>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<2>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<3>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<4>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<5>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<6>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<7>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<8>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
merge_wr_data_a<9>1
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
ram_addr_a<3>13
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_lut<0>
FD
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
bypass_read_b
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_0
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_1
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_10
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_11
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_12
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_13
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_14
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_15
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_16
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_17
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_2
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_3
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_4
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_5
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_6
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_7
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_8
   optimized to 0
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_9
   optimized to 0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<10>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<11>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<12>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<13>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<14>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<15>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<16>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<17>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<1>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<2>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<3>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<4>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<5>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<6>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<7>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<8>1
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
merge_wr_data_a<9>1
LUT4_D
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
ram_addr_a<3>13
LOCALBUF
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
ram_addr_a<3>13/LUT4_D_BUF
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/
ram_addr_b<3>
FDRE
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
held_wr_addr_b_0
   optimized to 0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
ram_addr_b<3>
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
write_data_b<9>1
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.output_fifos_
2[8].gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.output_fifos_
2[8].gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.output_fifos_
2[9].gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64_2.output_fifos_
2[9].gmac_tx_fifo/BU2/XST_VCC
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<0>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<0>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<1>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<1>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<2>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<2>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<3>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<3>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<4>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<4>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<5>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<5>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<6>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<6>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<7>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<7>
XORCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<8>
MUXCY
		nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<8>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<0>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<0>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<1>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<1>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<2>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<2>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<3>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<3>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<4>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<4>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<5>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<5>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<6>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<6>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<7>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<7>
XORCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<8>
MUXCY
		nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<8>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<0>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<0>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<1>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<1>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<2>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<2>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<3>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<3>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<4>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<4>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<5>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<5>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<6>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<6>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<7>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<7>
XORCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<8>
MUXCY
		nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<8>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<0>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<0>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<1>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<1>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<2>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<2>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<3>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<3>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<4>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<4>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<5>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<5>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<6>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<6>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<7>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<7>
XORCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_xor<8>
MUXCY
		nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/T
X_SM1/Mcount_LATE_COUNT_cy<8>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/curr_iter_reg/M
add_curr_plus_new_b_cy<0>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_iter_reg/Ma
dd_curr_plus_new_b_cy<0>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_curr_plus_new_b_cy<0>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_xor<0>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_cy<0>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_xor<1>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_cy<1>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_xor<2>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_cy<2>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_xor<10>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_cy<10>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_xor<9>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_cy<9>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_xor<8>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_cy<8>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_xor<7>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_cy<7>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_xor<6>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_cy<6>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_xor<5>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_cy<5>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_wr_data_joint_cy<4>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_curr_plus_new_b_cy<0>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_xor<0>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_cy<0>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_xor<1>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_cy<1>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_xor<2>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_cy<2>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_xor<10>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_cy<10>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_xor<9>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_cy<9>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_xor<8>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_cy<8>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_xor<7>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_cy<7>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_xor<6>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_cy<6>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_xor<5>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_cy<5>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_wr_data_joint_cy<4>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/Madd_curr_plus_new_b_cy<0>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/Madd_curr_plus_new_b_cy<0>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/Madd_curr_plus_new_b_cy<0>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/Madd_curr_plus_new_b_cy<0>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/Madd_curr_plus_new_b_cy<0>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_curr_plus_new_b_cy<0>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<0>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<0>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<1>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<1>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<2>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<2>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<3>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<3>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<4>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<4>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<5>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<5>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<6>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<6>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<7>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<7>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<8>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<8>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<9>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<9>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<10>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<10>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<11>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<11>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<12>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<12>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<13>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<13>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<14>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<14>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<15>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<15>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<16>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<16>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_xor<17>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_wr_data_joint_cy<17>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_curr_plus_new_b_cy<0>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<0>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<0>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<1>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<1>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<2>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<2>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<3>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<3>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<4>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<4>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<5>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<5>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<6>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<6>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<7>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<7>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<8>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<8>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<9>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<9>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<10>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<10>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<11>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<11>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<12>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<12>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<13>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<13>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<14>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<14>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<15>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<15>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<16>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<16>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_xor<17>
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_wr_data_joint_cy<17>

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Strength | Rate |              |          | Delay    |
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| core_clk                           | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_addr<0>                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<1>                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<2>                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<3>                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<4>                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<5>                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<6>                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<7>                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<8>                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<9>                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<10>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<11>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<12>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<13>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<14>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<15>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<16>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<17>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<18>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<19>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<20>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<21>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<22>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<23>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<24>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<25>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr<26>                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_clk                           | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_data<0>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<1>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<2>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<3>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<4>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<5>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<6>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<7>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<8>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<9>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<10>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<11>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<12>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<13>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<14>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<15>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<16>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<17>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<18>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<19>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<20>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<21>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<22>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<23>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<24>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<25>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<26>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<27>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<28>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<29>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<30>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data<31>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_debug_data<0>                 | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<1>                 | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<2>                 | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<3>                 | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<4>                 | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<5>                 | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<6>                 | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<7>                 | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<8>                 | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<9>                 | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<10>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<11>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<12>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<13>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<14>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<15>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<16>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<17>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<18>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<19>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<20>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<21>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<22>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<23>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<24>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<25>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<26>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<27>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_debug_data<28>                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_rd_rdy                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| cpci_rd_wr_L                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_req                           | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_rp_cclk                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_rp_din                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| cpci_rp_done                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_rp_en                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| cpci_rp_init_b                     | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_rp_prog_b                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| cpci_wr_rdy                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_clk<0>                       | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OUTDDR       |          |          |
| debug_clk<1>                       | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OUTDDR       |          |          |
| debug_data<0>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<1>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<2>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<3>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<4>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<5>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<6>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<7>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<8>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<9>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<10>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<11>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<12>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<13>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<14>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<15>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<16>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<17>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<18>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<19>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<20>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<21>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<22>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<23>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<24>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<25>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<26>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<27>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<28>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<29>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<30>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data<31>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_led                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| dma_data<0>                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<1>                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<2>                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<3>                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<4>                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<5>                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<6>                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<7>                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<8>                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<9>                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<10>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<11>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<12>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<13>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<14>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<15>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<16>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<17>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<18>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<19>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<20>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<21>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<22>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<23>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<24>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<25>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<26>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<27>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<28>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<29>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<30>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data<31>                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_op_code_ack<0>                 | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| dma_op_code_ack<1>                 | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| dma_op_code_req<0>                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_code_req<1>                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_queue_id<0>                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_queue_id<1>                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_queue_id<2>                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_queue_id<3>                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_q_nearly_full_c2n              | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_q_nearly_full_n2c              | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| dma_vld_c2n                        | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_vld_n2c                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| gtx_clk                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| nf2_err                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| nf2_reset                          | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| phy_mdc                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| phy_mdio                           | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW |              |          |          |
| rgmii_0_rx_ctl                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_rxc                        | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| rgmii_0_rxd<0>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_rxd<1>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_rxd<2>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_rxd<3>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_tx_ctl                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txc                        | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txd<0>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txd<1>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txd<2>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txd<3>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_rx_ctl                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_rxc                        | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| rgmii_1_rxd<0>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_rxd<1>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_rxd<2>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_rxd<3>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_tx_ctl                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txc                        | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txd<0>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txd<1>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txd<2>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txd<3>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_rx_ctl                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_rxc                        | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| rgmii_2_rxd<0>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_rxd<1>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_rxd<2>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_rxd<3>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_tx_ctl                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txc                        | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txd<0>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txd<1>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txd<2>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txd<3>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_rx_ctl                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_rxc                        | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| rgmii_3_rxd<0>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_rxd<1>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_rxd<2>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_rxd<3>                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_tx_ctl                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txc                        | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txd<0>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txd<1>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txd<2>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txd<3>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| sram1_addr<0>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<1>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<2>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<3>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<4>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<5>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<6>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<7>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<8>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<9>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<10>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<11>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<12>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<13>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<14>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<15>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<16>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<17>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<18>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr<19>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram1_bw<0>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram1_bw<1>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram1_bw<2>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram1_bw<3>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram1_data<0>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<1>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<2>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<3>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<4>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<5>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<6>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<7>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<8>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<9>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<10>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<11>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<12>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<13>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<14>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<15>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<16>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<17>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<18>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<19>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<20>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<21>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<22>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<23>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<24>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<25>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<26>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<27>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<28>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<29>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<30>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<31>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<32>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<33>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<34>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data<35>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_we                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram1_zz                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<0>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<1>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<2>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<3>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<4>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<5>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<6>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<7>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<8>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<9>                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<10>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<11>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<12>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<13>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<14>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<15>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<16>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<17>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<18>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr<19>                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_bw<0>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_bw<1>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_bw<2>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_bw<3>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_data<0>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<1>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<2>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<3>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<4>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<5>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<6>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<7>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<8>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<9>                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<10>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<11>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<12>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<13>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<14>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<15>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<16>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<17>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<18>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<19>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<20>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<21>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<22>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<23>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<24>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<25>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<26>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<27>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<28>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<29>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<30>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<31>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<32>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<33>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<34>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data<35>                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_we                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_zz                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
+-------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
This design was not run using timing mode.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 14 - Utilization by Hierarchy
-------------------------------------

This feature is not supported for this architecture.
