{
  "module_name": "dxe.h",
  "hash_id": "50e37a19a4d70f39cd68c23b3b26ecf3b7dc2135335ec81865647d63813b60db",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/wcn36xx/dxe.h",
  "human_readable_source": " \n\n#ifndef _DXE_H_\n#define _DXE_H_\n\n#include \"wcn36xx.h\"\n\n \n\n \n#define WCN36XX_DXE_MEM_REG\t\t\t0\n\n#define WCN36XX_CCU_DXE_INT_SELECT_RIVA\t\t0x310\n#define WCN36XX_CCU_DXE_INT_SELECT_PRONTO\t0x10dc\n\n \n#define WCN36xx_DXE_CTRL_VLD\t\tBIT(0)\n \n#define WCN36xx_DXE_CTRL_EOP\t\tBIT(3)\n \n#define WCN36xx_DXE_CTRL_BDH\t\tBIT(4)\n \n#define WCN36xx_DXE_CTRL_SIQ\t\tBIT(5)\n \n#define WCN36xx_DXE_CTRL_DIQ\t\tBIT(6)\n \n#define WCN36xx_DXE_CTRL_PIQ\t\tBIT(7)\n \n#define WCN36xx_DXE_CTRL_PDU_REL\tBIT(8)\n \n#define WCN36xx_DXE_CTRL_STOP\t\tBIT(16)\n \n#define WCN36xx_DXE_CTRL_INT\t\tBIT(17)\n \n#define WCN36xx_DXE_CTRL_SWAP\t\tBIT(20)\n \n#define WCN36xx_DXE_CTRL_ENDIANNESS\tBIT(21)\n\n \n#define WCN36xx_DXE_CTRL_XTYPE_SHIFT 1\n#define WCN36xx_DXE_CTRL_XTYPE_MASK GENMASK(2, WCN36xx_DXE_CTRL_XTYPE_SHIFT)\n#define WCN36xx_DXE_CTRL_XTYPE_SET(x)\t((x) << WCN36xx_DXE_CTRL_XTYPE_SHIFT)\n\n \n#define WCN36xx_DXE_CTRL_BTHLD_SEL_SHIFT 9\n#define WCN36xx_DXE_CTRL_BTHLD_SEL_MASK GENMASK(12, WCN36xx_DXE_CTRL_BTHLD_SEL_SHIFT)\n#define WCN36xx_DXE_CTRL_BTHLD_SEL_SET(x) ((x) << WCN36xx_DXE_CTRL_BTHLD_SEL_SHIFT)\n\n \n#define WCN36xx_DXE_CTRL_PRIO_SHIFT 13\n#define WCN36xx_DXE_CTRL_PRIO_MASK GENMASK(15, WCN36xx_DXE_CTRL_PRIO_SHIFT)\n#define WCN36xx_DXE_CTRL_PRIO_SET(x) ((x) << WCN36xx_DXE_CTRL_PRIO_SHIFT)\n\n \n#define WCN36xx_DXE_CTRL_BDT_IDX_SHIFT 18\n#define WCN36xx_DXE_CTRL_BDT_IDX_MASK GENMASK(19, WCN36xx_DXE_CTRL_BDT_IDX_SHIFT)\n#define WCN36xx_DXE_CTRL_BDT_IDX_SET(x) ((x) << WCN36xx_DXE_CTRL_BDT_IDX_SHIFT)\n\n \n \n#define WCN36xx_DXE_XTYPE_H2H (0)\n \n#define WCN36xx_DXE_XTYPE_H2B (2)\n \n#define WCN36xx_DXE_XTYPE_B2H (3)\n\n#define WCN36XX_DXE_CTRL_TX_L\t(WCN36xx_DXE_CTRL_XTYPE_SET(WCN36xx_DXE_XTYPE_H2B) | \\\n\tWCN36xx_DXE_CTRL_DIQ | WCN36xx_DXE_CTRL_BTHLD_SEL_SET(5) | \\\n\tWCN36xx_DXE_CTRL_PRIO_SET(4) | WCN36xx_DXE_CTRL_INT | \\\n\tWCN36xx_DXE_CTRL_SWAP | WCN36xx_DXE_CTRL_ENDIANNESS)\n\n#define WCN36XX_DXE_CTRL_TX_H\t (WCN36xx_DXE_CTRL_XTYPE_SET(WCN36xx_DXE_XTYPE_H2B) | \\\n\tWCN36xx_DXE_CTRL_DIQ | WCN36xx_DXE_CTRL_BTHLD_SEL_SET(7) | \\\n\tWCN36xx_DXE_CTRL_PRIO_SET(6) | WCN36xx_DXE_CTRL_INT | \\\n\tWCN36xx_DXE_CTRL_SWAP | WCN36xx_DXE_CTRL_ENDIANNESS)\n\n#define WCN36XX_DXE_CTRL_RX_L\t(WCN36xx_DXE_CTRL_VLD | \\\n\tWCN36xx_DXE_CTRL_XTYPE_SET(WCN36xx_DXE_XTYPE_B2H) | \\\n\tWCN36xx_DXE_CTRL_EOP | WCN36xx_DXE_CTRL_SIQ | \\\n\tWCN36xx_DXE_CTRL_PDU_REL | WCN36xx_DXE_CTRL_BTHLD_SEL_SET(6) | \\\n\tWCN36xx_DXE_CTRL_PRIO_SET(5) | WCN36xx_DXE_CTRL_INT | \\\n\tWCN36xx_DXE_CTRL_SWAP)\n\n#define WCN36XX_DXE_CTRL_RX_H\t(WCN36xx_DXE_CTRL_VLD | \\\n\tWCN36xx_DXE_CTRL_XTYPE_SET(WCN36xx_DXE_XTYPE_B2H) | \\\n\tWCN36xx_DXE_CTRL_EOP | WCN36xx_DXE_CTRL_SIQ | \\\n\tWCN36xx_DXE_CTRL_PDU_REL |  WCN36xx_DXE_CTRL_BTHLD_SEL_SET(8) | \\\n\tWCN36xx_DXE_CTRL_PRIO_SET(6) | WCN36xx_DXE_CTRL_INT | \\\n\tWCN36xx_DXE_CTRL_SWAP)\n\n#define WCN36XX_DXE_CTRL_TX_H_BD\t(WCN36xx_DXE_CTRL_VLD | \\\n\tWCN36xx_DXE_CTRL_XTYPE_SET(WCN36xx_DXE_XTYPE_H2B) | \\\n\tWCN36xx_DXE_CTRL_DIQ | WCN36xx_DXE_CTRL_BTHLD_SEL_SET(7) | \\\n\tWCN36xx_DXE_CTRL_PRIO_SET(6) | WCN36xx_DXE_CTRL_SWAP | \\\n\tWCN36xx_DXE_CTRL_ENDIANNESS)\n\n#define WCN36XX_DXE_CTRL_TX_H_SKB\t(WCN36xx_DXE_CTRL_VLD | \\\n\tWCN36xx_DXE_CTRL_XTYPE_SET(WCN36xx_DXE_XTYPE_H2B) | \\\n\tWCN36xx_DXE_CTRL_EOP | WCN36xx_DXE_CTRL_DIQ | \\\n\tWCN36xx_DXE_CTRL_BTHLD_SEL_SET(7) | WCN36xx_DXE_CTRL_PRIO_SET(6) | \\\n\tWCN36xx_DXE_CTRL_INT | WCN36xx_DXE_CTRL_SWAP | \\\n\tWCN36xx_DXE_CTRL_ENDIANNESS)\n\n#define WCN36XX_DXE_CTRL_TX_L_BD\t (WCN36xx_DXE_CTRL_VLD | \\\n\tWCN36xx_DXE_CTRL_XTYPE_SET(WCN36xx_DXE_XTYPE_H2B) | \\\n\tWCN36xx_DXE_CTRL_DIQ | WCN36xx_DXE_CTRL_BTHLD_SEL_SET(5) | \\\n\tWCN36xx_DXE_CTRL_PRIO_SET(4) | WCN36xx_DXE_CTRL_SWAP | \\\n\tWCN36xx_DXE_CTRL_ENDIANNESS)\n\n#define WCN36XX_DXE_CTRL_TX_L_SKB\t(WCN36xx_DXE_CTRL_VLD | \\\n\tWCN36xx_DXE_CTRL_XTYPE_SET(WCN36xx_DXE_XTYPE_H2B) | \\\n\tWCN36xx_DXE_CTRL_EOP | WCN36xx_DXE_CTRL_DIQ | \\\n\tWCN36xx_DXE_CTRL_BTHLD_SEL_SET(5) | WCN36xx_DXE_CTRL_PRIO_SET(4) | \\\n\tWCN36xx_DXE_CTRL_INT | WCN36xx_DXE_CTRL_SWAP | \\\n\tWCN36xx_DXE_CTRL_ENDIANNESS)\n\n \n#define WCN36XX_DXE_WQ_TX_L(wcn)    ((wcn)->is_pronto_v3 ? 0x6 : 0x17)\n#define WCN36XX_DXE_WQ_TX_H(wcn)    ((wcn)->is_pronto_v3 ? 0x6 : 0x17)\n#define WCN36XX_DXE_WQ_RX_L\t\t\t0xB\n#define WCN36XX_DXE_WQ_RX_H\t\t\t0x4\n\n \n#define WCN36xx_DXE_CH_CTRL_EN\t\t\tBIT(0)\n \n#define WCN36xx_DXE_CH_CTRL_EOP\t\t\tBIT(3)\n \n#define WCN36xx_DXE_CH_CTRL_BDH\t\t\tBIT(4)\n \n#define WCN36xx_DXE_CH_CTRL_SIQ\t\t\tBIT(5)\n \n#define WCN36xx_DXE_CH_CTRL_DIQ\t\t\tBIT(6)\n \n#define WCN36xx_DXE_CH_CTRL_PIQ\t\t\tBIT(7)\n \n#define WCN36xx_DXE_CH_CTRL_PDU_REL\t\tBIT(8)\n \n#define WCN36xx_DXE_CH_CTRL_STOP\t\tBIT(16)\n \n#define WCN36xx_DXE_CH_CTRL_INE_ED\t\tBIT(17)\n \n#define WCN36xx_DXE_CH_CTRL_INE_ERR\t\tBIT(18)\n \n#define WCN36xx_DXE_CH_CTRL_INE_DONE\tBIT(19)\n \n#define WCN36xx_DXE_CH_CTRL_EDEN\t\tBIT(20)\n \n#define WCN36xx_DXE_CH_CTRL_EDVEN\t\tBIT(21)\n \n#define WCN36xx_DXE_CH_CTRL_ENDIANNESS\tBIT(26)\n \n#define WCN36xx_DXE_CH_CTRL_ABORT\t\tBIT(27)\n \n#define WCN36xx_DXE_CH_CTRL_DFMT\t\tBIT(28)\n \n#define WCN36xx_DXE_CH_CTRL_SWAP\t\tBIT(31)\n\n \n#define WCN36xx_DXE_CH_CTRL_XTYPE_SHIFT 1\n#define WCN36xx_DXE_CH_CTRL_XTYPE_MASK GENMASK(2, WCN36xx_DXE_CH_CTRL_XTYPE_SHIFT)\n#define WCN36xx_DXE_CH_CTRL_XTYPE_SET(x)\t((x) << WCN36xx_DXE_CH_CTRL_XTYPE_SHIFT)\n\n \n#define WCN36xx_DXE_CH_CTRL_BTHLD_SEL_SHIFT 9\n#define WCN36xx_DXE_CH_CTRL_BTHLD_SEL_MASK GENMASK(12, WCN36xx_DXE_CH_CTRL_BTHLD_SEL_SHIFT)\n#define WCN36xx_DXE_CH_CTRL_BTHLD_SEL_SET(x) ((x) << WCN36xx_DXE_CH_CTRL_BTHLD_SEL_SHIFT)\n\n \n#define WCN36xx_DXE_CH_CTRL_PRIO_SHIFT 13\n#define WCN36xx_DXE_CH_CTRL_PRIO_MASK GENMASK(15, WCN36xx_DXE_CH_CTRL_PRIO_SHIFT)\n#define WCN36xx_DXE_CH_CTRL_PRIO_SET(x) ((x) << WCN36xx_DXE_CH_CTRL_PRIO_SHIFT)\n\n \n#define WCN36xx_DXE_CH_CTRL_SEL_SHIFT 22\n#define WCN36xx_DXE_CH_CTRL_SEL_MASK GENMASK(25, WCN36xx_DXE_CH_CTRL_SEL_SHIFT)\n#define WCN36xx_DXE_CH_CTRL_SEL_SET(x)\t((x) << WCN36xx_DXE_CH_CTRL_SEL_SHIFT)\n\n \n#define WCN36xx_DXE_CH_CTRL_BDT_IDX_SHIFT 29\n#define WCN36xx_DXE_CH_CTRL_BDT_IDX_MASK GENMASK(30, WCN36xx_DXE_CH_CTRL_BDT_IDX_SHIFT)\n#define WCN36xx_DXE_CH_CTRL_BDT_IDX_SET(x)\t((x) << WCN36xx_DXE_CH_CTRL_BDT_IDX_SHIFT)\n\n \n#define WCN36XX_DXE_CH_DEFAULT_CTL_RX_L (WCN36xx_DXE_CH_CTRL_EN | \\\n\t\tWCN36xx_DXE_CH_CTRL_XTYPE_SET(WCN36xx_DXE_XTYPE_B2H) | \\\n\t\tWCN36xx_DXE_CH_CTRL_EOP | WCN36xx_DXE_CH_CTRL_SIQ | \\\n\t\tWCN36xx_DXE_CH_CTRL_PDU_REL | WCN36xx_DXE_CH_CTRL_BTHLD_SEL_SET(6) | \\\n\t\tWCN36xx_DXE_CH_CTRL_PRIO_SET(5) | WCN36xx_DXE_CH_CTRL_INE_ED | \\\n\t\tWCN36xx_DXE_CH_CTRL_INE_ERR | WCN36xx_DXE_CH_CTRL_INE_DONE | \\\n\t\tWCN36xx_DXE_CH_CTRL_EDEN | WCN36xx_DXE_CH_CTRL_EDVEN | \\\n\t\tWCN36xx_DXE_CH_CTRL_SEL_SET(1) | WCN36xx_DXE_CH_CTRL_ENDIANNESS | \\\n\t\tWCN36xx_DXE_CH_CTRL_SWAP)\n\n#define WCN36XX_DXE_CH_DEFAULT_CTL_RX_H (WCN36xx_DXE_CH_CTRL_EN | \\\n\t\tWCN36xx_DXE_CH_CTRL_XTYPE_SET(WCN36xx_DXE_XTYPE_B2H) | \\\n\t\tWCN36xx_DXE_CH_CTRL_EOP | WCN36xx_DXE_CH_CTRL_SIQ | \\\n\t\tWCN36xx_DXE_CH_CTRL_PDU_REL | WCN36xx_DXE_CH_CTRL_BTHLD_SEL_SET(8) | \\\n\t\tWCN36xx_DXE_CH_CTRL_PRIO_SET(6) | WCN36xx_DXE_CH_CTRL_INE_ED | \\\n\t\tWCN36xx_DXE_CH_CTRL_INE_ERR | WCN36xx_DXE_CH_CTRL_INE_DONE | \\\n\t\tWCN36xx_DXE_CH_CTRL_EDEN | WCN36xx_DXE_CH_CTRL_EDVEN | \\\n\t\tWCN36xx_DXE_CH_CTRL_SEL_SET(3) | WCN36xx_DXE_CH_CTRL_ENDIANNESS | \\\n\t\tWCN36xx_DXE_CH_CTRL_SWAP)\n\n#define WCN36XX_DXE_CH_DEFAULT_CTL_TX_H\t(WCN36xx_DXE_CH_CTRL_EN | \\\n\t\tWCN36xx_DXE_CH_CTRL_XTYPE_SET(WCN36xx_DXE_XTYPE_H2B) | \\\n\t\tWCN36xx_DXE_CH_CTRL_EOP | WCN36xx_DXE_CH_CTRL_DIQ | \\\n\t\tWCN36xx_DXE_CH_CTRL_PDU_REL | WCN36xx_DXE_CH_CTRL_BTHLD_SEL_SET(7) | \\\n\t\tWCN36xx_DXE_CH_CTRL_PRIO_SET(6) | WCN36xx_DXE_CH_CTRL_INE_ED | \\\n\t\tWCN36xx_DXE_CH_CTRL_INE_ERR | WCN36xx_DXE_CH_CTRL_INE_DONE | \\\n\t\tWCN36xx_DXE_CH_CTRL_EDEN | WCN36xx_DXE_CH_CTRL_EDVEN | \\\n\t\tWCN36xx_DXE_CH_CTRL_SEL_SET(4) | WCN36xx_DXE_CH_CTRL_ENDIANNESS | \\\n\t\tWCN36xx_DXE_CH_CTRL_SWAP)\n\n#define WCN36XX_DXE_CH_DEFAULT_CTL_TX_L (WCN36xx_DXE_CH_CTRL_EN | \\\n\t\tWCN36xx_DXE_CH_CTRL_XTYPE_SET(WCN36xx_DXE_XTYPE_H2B) | \\\n\t\tWCN36xx_DXE_CH_CTRL_EOP | WCN36xx_DXE_CH_CTRL_DIQ | \\\n\t\tWCN36xx_DXE_CH_CTRL_PDU_REL | WCN36xx_DXE_CH_CTRL_BTHLD_SEL_SET(5) | \\\n\t\tWCN36xx_DXE_CH_CTRL_PRIO_SET(4) | WCN36xx_DXE_CH_CTRL_INE_ED | \\\n\t\tWCN36xx_DXE_CH_CTRL_INE_ERR | WCN36xx_DXE_CH_CTRL_INE_DONE | \\\n\t\tWCN36xx_DXE_CH_CTRL_EDEN | WCN36xx_DXE_CH_CTRL_EDVEN | \\\n\t\tWCN36xx_DXE_CH_CTRL_SEL_SET(0) | WCN36xx_DXE_CH_CTRL_ENDIANNESS | \\\n\t\tWCN36xx_DXE_CH_CTRL_SWAP)\n\n \n#define WCN36XX_DXE_MEM_CSR\t\t\t(WCN36XX_DXE_MEM_REG + 0x00)\n#define WCN36XX_DXE_REG_CSR_RESET\t\t(WCN36XX_DXE_MEM_REG + 0x00)\n#define WCN36XX_DXE_ENCH_ADDR\t\t\t(WCN36XX_DXE_MEM_REG + 0x04)\n#define WCN36XX_DXE_REG_CH_EN\t\t\t(WCN36XX_DXE_MEM_REG + 0x08)\n#define WCN36XX_DXE_REG_CH_DONE\t\t\t(WCN36XX_DXE_MEM_REG + 0x0C)\n#define WCN36XX_DXE_REG_CH_ERR\t\t\t(WCN36XX_DXE_MEM_REG + 0x10)\n#define WCN36XX_DXE_INT_MASK_REG\t\t(WCN36XX_DXE_MEM_REG + 0x18)\n#define WCN36XX_DXE_INT_SRC_RAW_REG\t\t(WCN36XX_DXE_MEM_REG + 0x20)\n\t \n\t \n\t#define WCN36XX_DXE_INT_CH4_MASK\t0x00000010\n\t#define WCN36XX_DXE_INT_CH3_MASK\t0x00000008\n\t \n\t#define WCN36XX_DXE_INT_CH1_MASK\t0x00000002\n\t#define WCN36XX_DXE_INT_CH0_MASK\t0x00000001\n#define WCN36XX_DXE_0_INT_CLR\t\t\t(WCN36XX_DXE_MEM_REG + 0x30)\n#define WCN36XX_DXE_0_INT_ED_CLR\t\t(WCN36XX_DXE_MEM_REG + 0x34)\n#define WCN36XX_DXE_0_INT_DONE_CLR\t\t(WCN36XX_DXE_MEM_REG + 0x38)\n#define WCN36XX_DXE_0_INT_ERR_CLR\t\t(WCN36XX_DXE_MEM_REG + 0x3C)\n\n#define WCN36XX_CH_STAT_INT_DONE_MASK   0x00008000\n#define WCN36XX_CH_STAT_INT_ERR_MASK    0x00004000\n#define WCN36XX_CH_STAT_INT_ED_MASK     0x00002000\n\n#define WCN36XX_DXE_0_CH0_STATUS\t\t(WCN36XX_DXE_MEM_REG + 0x404)\n#define WCN36XX_DXE_0_CH1_STATUS\t\t(WCN36XX_DXE_MEM_REG + 0x444)\n#define WCN36XX_DXE_0_CH2_STATUS\t\t(WCN36XX_DXE_MEM_REG + 0x484)\n#define WCN36XX_DXE_0_CH3_STATUS\t\t(WCN36XX_DXE_MEM_REG + 0x4C4)\n#define WCN36XX_DXE_0_CH4_STATUS\t\t(WCN36XX_DXE_MEM_REG + 0x504)\n\n#define WCN36XX_DXE_REG_RESET\t\t\t0x5c89\n\n \n#define WCN36XX_DXE_BMU_WQ_RX_LOW\t\t0xB\n#define WCN36XX_DXE_BMU_WQ_RX_HIGH\t\t0x4\n \n#define WCN36XX_DXE_TX_LOW_OFFSET\t\t0x400\n#define WCN36XX_DXE_TX_HIGH_OFFSET\t\t0x500\n#define WCN36XX_DXE_RX_LOW_OFFSET\t\t0x440\n#define WCN36XX_DXE_RX_HIGH_OFFSET\t\t0x4C0\n\n \n#define WCN36XX_DXE_CH_NEXT_DESC_ADDR\t\t0x001C\n#define WCN36XX_DXE_CH_NEXT_DESC_ADDR_TX_L\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_TX_LOW_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_NEXT_DESC_ADDR)\n#define WCN36XX_DXE_CH_NEXT_DESC_ADDR_TX_H\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_TX_HIGH_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_NEXT_DESC_ADDR)\n#define WCN36XX_DXE_CH_NEXT_DESC_ADDR_RX_L\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_RX_LOW_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_NEXT_DESC_ADDR)\n#define WCN36XX_DXE_CH_NEXT_DESC_ADDR_RX_H\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_RX_HIGH_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_NEXT_DESC_ADDR)\n\n \n#define WCN36XX_DXE_CH_SRC_ADDR\t\t\t0x000C\n#define WCN36XX_DXE_CH_SRC_ADDR_RX_L\t\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_RX_LOW_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_SRC_ADDR)\n#define WCN36XX_DXE_CH_SRC_ADDR_RX_H\t\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_RX_HIGH_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_SRC_ADDR)\n\n \n#define WCN36XX_DXE_CH_DEST_ADDR\t\t0x0014\n#define WCN36XX_DXE_CH_DEST_ADDR_TX_L\t\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_TX_LOW_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_DEST_ADDR)\n#define WCN36XX_DXE_CH_DEST_ADDR_TX_H\t\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_TX_HIGH_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_DEST_ADDR)\n#define WCN36XX_DXE_CH_DEST_ADDR_RX_L\t\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_RX_LOW_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_DEST_ADDR)\n#define WCN36XX_DXE_CH_DEST_ADDR_RX_H\t\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_RX_HIGH_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_DEST_ADDR)\n\n \n#define WCN36XX_DXE_CH_STATUS_REG_ADDR\t\t0x0004\n#define WCN36XX_DXE_CH_STATUS_REG_ADDR_TX_L\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_TX_LOW_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_STATUS_REG_ADDR)\n#define WCN36XX_DXE_CH_STATUS_REG_ADDR_TX_H\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_TX_HIGH_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_STATUS_REG_ADDR)\n#define WCN36XX_DXE_CH_STATUS_REG_ADDR_RX_L\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_RX_LOW_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_STATUS_REG_ADDR)\n#define WCN36XX_DXE_CH_STATUS_REG_ADDR_RX_H\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_RX_HIGH_OFFSET + \\\n\t\t\t\t\t\t WCN36XX_DXE_CH_STATUS_REG_ADDR)\n\n\n \n#define WCN36XX_DXE_REG_CTL_RX_L\t\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_RX_LOW_OFFSET)\n#define WCN36XX_DXE_REG_CTL_RX_H\t\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_RX_HIGH_OFFSET)\n#define WCN36XX_DXE_REG_CTL_TX_H\t\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_TX_HIGH_OFFSET)\n#define WCN36XX_DXE_REG_CTL_TX_L\t\t(WCN36XX_DXE_MEM_REG + \\\n\t\t\t\t\t\t WCN36XX_DXE_TX_LOW_OFFSET)\n\n#define WCN36XX_SMSM_WLAN_TX_ENABLE\t\t0x00000400\n#define WCN36XX_SMSM_WLAN_TX_RINGS_EMPTY\t0x00000200\n\n\n \n#define WCN36XX_INT_MASK_CHAN_TX_L\t\t0x00000001\n#define WCN36XX_INT_MASK_CHAN_RX_L\t\t0x00000002\n#define WCN36XX_INT_MASK_CHAN_RX_H\t\t0x00000008\n#define WCN36XX_INT_MASK_CHAN_TX_H\t\t0x00000010\n\n#define WCN36XX_BD_CHUNK_SIZE\t\t\t128\n\n#define WCN36XX_PKT_SIZE\t\t\t0xF20\nenum wcn36xx_dxe_ch_type {\n\tWCN36XX_DXE_CH_TX_L,\n\tWCN36XX_DXE_CH_TX_H,\n\tWCN36XX_DXE_CH_RX_L,\n\tWCN36XX_DXE_CH_RX_H\n};\n\n \nenum wcn36xx_dxe_ch_desc_num {\n\tWCN36XX_DXE_CH_DESC_NUMB_TX_L\t\t= 128,\n\tWCN36XX_DXE_CH_DESC_NUMB_TX_H\t\t= 10,\n\tWCN36XX_DXE_CH_DESC_NUMB_RX_L\t\t= 512,\n\tWCN36XX_DXE_CH_DESC_NUMB_RX_H\t\t= 40\n};\n\n \nstruct wcn36xx_dxe_desc {\n\tu32\tctrl;\n\tu32\tfr_len;\n\n\tu32\tsrc_addr_l;\n\tu32\tdst_addr_l;\n\tu32\tphy_next_l;\n\tu32\tsrc_addr_h;\n\tu32\tdst_addr_h;\n\tu32\tphy_next_h;\n} __packed;\n\n \nstruct wcn36xx_dxe_ctl {\n\tstruct wcn36xx_dxe_ctl\t*next;\n\tstruct wcn36xx_dxe_desc\t*desc;\n\tunsigned int\t\tdesc_phy_addr;\n\tint\t\t\tctl_blk_order;\n\tstruct sk_buff\t\t*skb;\n\tvoid\t\t\t*bd_cpu_addr;\n\tdma_addr_t\t\tbd_phy_addr;\n};\n\nstruct wcn36xx_dxe_ch {\n\tspinlock_t\t\t\tlock;\t \n\tenum wcn36xx_dxe_ch_type\tch_type;\n\tvoid\t\t\t\t*cpu_addr;\n\tdma_addr_t\t\t\tdma_addr;\n\tenum wcn36xx_dxe_ch_desc_num\tdesc_num;\n\t \n\tstruct wcn36xx_dxe_ctl\t\t*head_blk_ctl;\n\tstruct wcn36xx_dxe_ctl\t\t*tail_blk_ctl;\n\n\t \n\tu32\t\t\t\tdxe_wq;\n\tu32\t\t\t\tctrl_bd;\n\tu32\t\t\t\tctrl_skb;\n\tu32\t\t\t\treg_ctrl;\n\tu32\t\t\t\tdef_ctrl;\n};\n\n \nstruct wcn36xx_dxe_mem_pool {\n\tint\t\tchunk_size;\n\tvoid\t\t*virt_addr;\n\tdma_addr_t\tphy_addr;\n};\n\nstruct wcn36xx_tx_bd;\nstruct wcn36xx_vif;\nint wcn36xx_dxe_allocate_mem_pools(struct wcn36xx *wcn);\nvoid wcn36xx_dxe_free_mem_pools(struct wcn36xx *wcn);\nvoid wcn36xx_dxe_rx_frame(struct wcn36xx *wcn);\nint wcn36xx_dxe_alloc_ctl_blks(struct wcn36xx *wcn);\nvoid wcn36xx_dxe_free_ctl_blks(struct wcn36xx *wcn);\nint wcn36xx_dxe_init(struct wcn36xx *wcn);\nvoid wcn36xx_dxe_deinit(struct wcn36xx *wcn);\nint wcn36xx_dxe_init_channels(struct wcn36xx *wcn);\nint wcn36xx_dxe_tx_frame(struct wcn36xx *wcn,\n\t\t\t struct wcn36xx_vif *vif_priv,\n\t\t\t struct wcn36xx_tx_bd *bd,\n\t\t\t struct sk_buff *skb,\n\t\t\t bool is_low);\nint wcn36xx_dxe_tx_flush(struct wcn36xx *wcn);\nvoid wcn36xx_dxe_tx_ack_ind(struct wcn36xx *wcn, u32 status);\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}