# CPRE381
In this course I created a simple computer processor. The early labs help to prepare us for when we would be implementing both a single-cycle and a pipelined processor. Pretty much all the labs required us to use VHDL to represent logical operations.
