{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612650275091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612650275095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 06 17:24:34 2021 " "Processing started: Sat Feb 06 17:24:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612650275095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612650275095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_5_17_2s_comp -c q_5_17_2s_comp " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_5_17_2s_comp -c q_5_17_2s_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612650275095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612650275603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612650275603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q5_17_2s_comp_tb_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file q5_17_2s_comp_tb_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q5_17_2s_comp_tb " "Found entity 1: q5_17_2s_comp_tb" {  } { { "q5_17_2s_comp_tb_2.sv" "" { Text "C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_tb_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612650281934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612650281934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q5_17_2s_comp_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file q5_17_2s_comp_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q5_17_2s_comp_2 " "Found entity 1: q5_17_2s_comp_2" {  } { { "q5_17_2s_comp_2.sv" "" { Text "C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612650281938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612650281938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q5_17_2s_comp_pkg.sv 2 1 " "Found 2 design units, including 1 entities, in source file q5_17_2s_comp_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q5_17_2s_comp_pkg (SystemVerilog) " "Found design unit 1: q5_17_2s_comp_pkg (SystemVerilog)" {  } { { "q5_17_2s_comp_pkg.sv" "" { Text "C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612650281941 ""} { "Info" "ISGN_ENTITY_NAME" "1 myIntf " "Found entity 1: myIntf" {  } { { "q5_17_2s_comp_pkg.sv" "" { Text "C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_pkg.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612650281941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612650281941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q5_17_2s_comp_2 " "Elaborating entity \"q5_17_2s_comp_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612650281968 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_FEATURE" "generic interface ports with no binding q5_17_2s_comp_2.sv(4) " "Verilog HDL Unsupported Feature error at q5_17_2s_comp_2.sv(4): Integrated Synthesis does not support generic interface ports with no binding" {  } { { "q5_17_2s_comp_2.sv" "" { Text "C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv" 4 0 0 } }  } 0 10756 "Verilog HDL Unsupported Feature error at %2!s!: Integrated Synthesis does not support %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612650281968 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612650281968 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612650282056 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 06 17:24:42 2021 " "Processing ended: Sat Feb 06 17:24:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612650282056 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612650282056 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612650282056 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612650282056 ""}
