GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\RISC_V.sv'
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\controller.sv'
WARN  (EX3792) : Literal value 'bx_xxx_x_x_xx_x_xx_x truncated to fit in 11 bits("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\controller.sv":44)
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv'
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\mems.sv'
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\micro_RISC.sv'
Undeclared symbol 'PCSrc', assumed default net type 'wire'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\micro_RISC.sv":13)
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\peri_SPI.sv'
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\peri_reg_led.sv'
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\uart_rx_tx.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing included file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing included file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'
Analyzing included file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (EX3682) : Variable 'ReadData' might have multiple concurrent drivers("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\RISC_V.sv":37)
Compiling module 'top'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\RISC_V.sv":7)
Compiling module 'riscvsingle'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\micro_RISC.sv":1)
Compiling module 'controller'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\controller.sv":1)
Compiling module 'maindec'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\controller.sv":23)
Compiling module 'aludec'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\controller.sv":48)
Compiling module 'datapath'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv":1)
Compiling module 'flopr(WIDTH=32)'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv":46)
Compiling module 'mux2(WIDTH=32)'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv":91)
Compiling module 'adder'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv":55)
Compiling module 'regfile'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv":107)
Extracting RAM for identifier 'rf'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv":113)
Compiling module 'mux3(WIDTH=32)'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv":98)
Compiling module 'extend'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv":60)
Compiling module 'alu'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv":124)
Compiling module 'imem'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\mems.sv":1)
Extracting RAM for identifier 'RAM'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\mems.sv":3)
Compiling module 'dmem'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\mems.sv":10)
Extracting RAM for identifier 'RAM'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\mems.sv":14)
Compiling module 'decod_4_16'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\RISC_V.sv":46)
Compiling module 'reg_led'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\peri_reg_led.sv":2)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'leds'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\RISC_V.sv":31)
Compiling module 'reg_in'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\peri_reg_led.sv":13)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'dat_reg'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\RISC_V.sv":34)
Compiling module 'SPI'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\peri_SPI.sv":2)
Compiling module 'uart_rx'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\uart_rx_tx.v":5)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\uart_rx_tx.v":22)
Compiling module 'uart_tx'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\uart_rx_tx.v":176)
WARN  (EX2420) : Latch inferred for net 'estado[7]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\uart_rx_tx.v":217)
WARN  (EX3101) : 'estado' inside always_comb block does not represent combinational logic("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\uart_rx_tx.v":217)
Compiling module 'gw_gao'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "addr[1]" of module "uart_tx" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\uart_rx_tx.v":190)
WARN  (EX0211) : The output port "addr[0]" of module "uart_tx" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\uart_rx_tx.v":190)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'n25';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\uart_rx_tx.v":217)
WARN  (DI0003) : Latch inferred for net 'n64';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\uart_rx_tx.v":217)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "reg_in" instantiated to "reg_lec1" is swept in optimizing("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\RISC_V.sv":34)
WARN  (NL0002) : The module "aludec" instantiated to "ad" is swept in optimizing("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\controller.sv":17)
WARN  (NL0002) : The module "adder" instantiated to "pcadd4" is swept in optimizing("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv":22)
WARN  (NL0002) : The module "mux2" instantiated to "srcbmux" is swept in optimizing("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv":38)
[95%] Generate netlist file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\impl\gwsynthesis\RISCV_harris_9k.vg" completed
[100%] Generate report file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\impl\gwsynthesis\RISCV_harris_9k_syn.rpt.html" completed
GowinSynthesis finish
