
*** Running vivado
    with args -log design_1_batch_align2D_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_batch_align2D_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_batch_align2D_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.379 ; gain = 0.000 ; free physical = 4316 ; free virtual = 39388
Command: synth_design -top design_1_batch_align2D_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8083 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1508.379 ; gain = 35.996 ; free physical = 4247 ; free virtual = 39319
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_batch_align2D_0_0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_0/synth/design_1_batch_align2D_0_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12]
	Parameter ap_ST_fsm_state1 bound to: 55'b0000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 55'b0000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 55'b0000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 55'b0000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 55'b0000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 55'b0000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 55'b0000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 55'b0000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 55'b0000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 55'b0000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 55'b0000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 55'b0000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 55'b0000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 55'b0000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 55'b0000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 55'b0000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 55'b0000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 55'b0000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 55'b0000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 55'b0000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 55'b0000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 55'b0000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 55'b0000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 55'b0000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 55'b0000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 55'b0000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 55'b0000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 55'b0000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 55'b0000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 55'b0000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 55'b0000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 55'b0000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 55'b0000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 55'b0000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 55'b0000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 55'b0000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 55'b0000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 55'b0000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 55'b0000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 55'b0000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 55'b0000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 55'b0000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 55'b0000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 55'b0000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 55'b0000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 55'b0000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 55'b0000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 55'b0000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 55'b0000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 55'b0000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 55'b0000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 55'b0001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 55'b0010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 55'b0100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 55'b1000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_PARAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_PARAM_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_M_AXI_PYR_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PYR_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_PYR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PYR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PYR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PYR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PYR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PYR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PYR_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_PYR_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_PYR_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PATCHES_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PATCHES_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_PATCHES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PATCHES_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PATCHES_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PATCHES_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PATCHES_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PATCHES_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PATCHES_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_PATCHES_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_PATCHES_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_POS_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_POS_R_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_POS_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_POS_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_POS_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_POS_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_POS_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_POS_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_POS_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_POS_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_POS_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DEBUG_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DEBUG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DEBUG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DEBUG_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DEBUG_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DEBUG_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DEBUG_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DEBUG_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DEBUG_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DEBUG_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DEBUG_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_PARAM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_PYR_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_PATCHES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_POS_R_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DEBUG_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:569]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_data' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_data.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 473760 - type: integer 
	Parameter AddressWidth bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_data_ram' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_data.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 19 - type: integer 
	Parameter MEM_SIZE bound to: 473760 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_data.v:22]
INFO: [Synth 8-3876] $readmem data file './batch_align2D_pyr_data_ram.dat' is read successfully [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_data.v:25]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_data_ram' (1#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_data.v:9]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_data' (2#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_data.v:46]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_ctrl_s_axi' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_ctrl_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_PYR_DATA_PTR_DATA_0 bound to: 6'b010000 
	Parameter ADDR_PYR_DATA_PTR_DATA_1 bound to: 6'b010100 
	Parameter ADDR_PYR_DATA_PTR_CTRL bound to: 6'b011000 
	Parameter ADDR_REF_PATCH_WITH_BORDER_PTR_DATA_0 bound to: 6'b011100 
	Parameter ADDR_REF_PATCH_WITH_BORDER_PTR_DATA_1 bound to: 6'b100000 
	Parameter ADDR_REF_PATCH_WITH_BORDER_PTR_CTRL bound to: 6'b100100 
	Parameter ADDR_CUR_PX_ESTIMATE_PTR_DATA_0 bound to: 6'b101000 
	Parameter ADDR_CUR_PX_ESTIMATE_PTR_DATA_1 bound to: 6'b101100 
	Parameter ADDR_CUR_PX_ESTIMATE_PTR_CTRL bound to: 6'b110000 
	Parameter ADDR_INV_OUT_DATA_0 bound to: 6'b110100 
	Parameter ADDR_INV_OUT_DATA_1 bound to: 6'b111000 
	Parameter ADDR_INV_OUT_CTRL bound to: 6'b111100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_ctrl_s_axi.v:229]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_ctrl_s_axi' (3#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_param_s_axi' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_param_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_IMG_W_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_IMG_W_CTRL bound to: 7'b0010100 
	Parameter ADDR_IMG_H_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_IMG_H_CTRL bound to: 7'b0011100 
	Parameter ADDR_LEVELS_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_LEVELS_DATA_1 bound to: 7'b0100100 
	Parameter ADDR_LEVELS_DATA_2 bound to: 7'b0101000 
	Parameter ADDR_LEVELS_DATA_3 bound to: 7'b0101100 
	Parameter ADDR_LEVELS_CTRL bound to: 7'b0110000 
	Parameter ADDR_CONVERGED_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_CONVERGED_DATA_1 bound to: 7'b0111000 
	Parameter ADDR_CONVERGED_CTRL bound to: 7'b0111100 
	Parameter ADDR_N_ITER_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_N_ITER_CTRL bound to: 7'b1000100 
	Parameter ADDR_TRANSFER_PYR_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_TRANSFER_PYR_CTRL bound to: 7'b1001100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_param_s_axi.v:219]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_param_s_axi' (4#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_param_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_throttl' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_throttl' (5#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_write' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_fifo' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_fifo' (6#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_decoder' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:693]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_decoder' (7#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:693]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_reg_slice' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:315]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_reg_slice' (8#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_fifo__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_fifo__parameterized0' (8#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_buffer' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_buffer' (9#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_fifo__parameterized1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_fifo__parameterized1' (9#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_fifo__parameterized2' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_fifo__parameterized2' (9#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_write' (10#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_read' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_buffer__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_buffer__parameterized0' (10#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_reg_slice__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:315]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_reg_slice__parameterized0' (10#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:315]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_read' (11#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi' (12#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_throttl' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_throttl' (13#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_write' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_fifo' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:419]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_fifo' (14#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_decoder' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:693]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_decoder' (15#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:693]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_reg_slice' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:315]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_reg_slice' (16#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_fifo__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:419]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_fifo__parameterized0' (16#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_buffer' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_buffer' (17#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_fifo__parameterized1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_fifo__parameterized1' (17#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_fifo__parameterized2' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_fifo__parameterized2' (17#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:419]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_write' (18#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_read' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_buffer__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_buffer__parameterized0' (18#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_reg_slice__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:315]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_reg_slice__parameterized0' (18#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:315]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_read' (19#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi' (20#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_throttl' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_throttl' (21#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_write' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_fifo' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_fifo' (22#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_reg_slice' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:315]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_reg_slice' (23#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_fifo__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_fifo__parameterized0' (23#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_buffer' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_buffer' (24#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_fifo__parameterized1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_fifo__parameterized1' (24#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_fifo__parameterized2' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_fifo__parameterized2' (24#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_write' (25#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_read' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_buffer__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_buffer__parameterized0' (25#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_reg_slice__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_reg_slice__parameterized0' (25#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_read' (26#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi' (27#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_throttl' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_throttl' (28#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_write' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_fifo' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_fifo' (29#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_reg_slice' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:315]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_reg_slice' (30#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_fifo__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:419]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_fifo__parameterized0' (30#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_buffer' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_buffer' (31#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_fifo__parameterized1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_fifo__parameterized1' (31#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_fifo__parameterized2' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_fifo__parameterized2' (31#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_write' (32#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_read' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_buffer__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_buffer__parameterized0' (32#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_reg_slice__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_reg_slice__parameterized0' (32#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_read' (33#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi' (34#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'compute_inverse_hess_3' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/compute_inverse_hess_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 44'b00000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 44'b00000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 44'b00000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 44'b00000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 44'b00000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 44'b00000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 44'b00000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 44'b00000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 44'b00000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 44'b00000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 44'b00000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 44'b00000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 44'b00000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 44'b00000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 44'b00000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 44'b00000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 44'b00000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 44'b00000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 44'b00000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 44'b00000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 44'b00000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 44'b00000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 44'b00000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 44'b00000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 44'b00000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 44'b00000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 44'b00000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 44'b00000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 44'b00000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 44'b00000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 44'b00000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 44'b00000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 44'b00000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 44'b00000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 44'b00000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 44'b00000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 44'b00000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 44'b00000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 44'b00000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 44'b00001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 44'b00010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 44'b00100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 44'b01000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 44'b10000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/compute_inverse_hess_3.v:302]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_faddfsub_2_full_dsp_32' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_faddfsub_2_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_faddfsub_2_full_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_faddfsub_2_full_dsp_32' (52#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_faddfsub_2_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1' (53#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_fsub_2_full_dsp_32' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_fsub_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_fsub_2_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_fsub_2_full_dsp_32' (54#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_fsub_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1' (55#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_fmul_0_max_dsp_32' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_fmul_0_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_fmul_0_max_dsp_32' (63#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1' (64#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_fdiv_32ns_32ns_32_8_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_fdiv_32ns_32ns_32_8_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_fdiv_6_no_dsp_32' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_fdiv_6_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_fdiv_6_no_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_fdiv_6_no_dsp_32' (71#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_fdiv_6_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_fdiv_32ns_32ns_32_8_1' (72#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_fdiv_32ns_32ns_32_8_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_sitofp_32s_32_3_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_sitofp_32s_32_3_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_sitofp_1_no_dsp_32' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_sitofp_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_sitofp_1_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_sitofp_1_no_dsp_32' (79#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_sitofp_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_sitofp_32s_32_3_1' (80#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_sitofp_32s_32_3_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_mux_1007_8_1_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_mux_1007_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 8 - type: integer 
	Parameter din65_WIDTH bound to: 8 - type: integer 
	Parameter din66_WIDTH bound to: 8 - type: integer 
	Parameter din67_WIDTH bound to: 8 - type: integer 
	Parameter din68_WIDTH bound to: 8 - type: integer 
	Parameter din69_WIDTH bound to: 8 - type: integer 
	Parameter din70_WIDTH bound to: 8 - type: integer 
	Parameter din71_WIDTH bound to: 8 - type: integer 
	Parameter din72_WIDTH bound to: 8 - type: integer 
	Parameter din73_WIDTH bound to: 8 - type: integer 
	Parameter din74_WIDTH bound to: 8 - type: integer 
	Parameter din75_WIDTH bound to: 8 - type: integer 
	Parameter din76_WIDTH bound to: 8 - type: integer 
	Parameter din77_WIDTH bound to: 8 - type: integer 
	Parameter din78_WIDTH bound to: 8 - type: integer 
	Parameter din79_WIDTH bound to: 8 - type: integer 
	Parameter din80_WIDTH bound to: 8 - type: integer 
	Parameter din81_WIDTH bound to: 8 - type: integer 
	Parameter din82_WIDTH bound to: 8 - type: integer 
	Parameter din83_WIDTH bound to: 8 - type: integer 
	Parameter din84_WIDTH bound to: 8 - type: integer 
	Parameter din85_WIDTH bound to: 8 - type: integer 
	Parameter din86_WIDTH bound to: 8 - type: integer 
	Parameter din87_WIDTH bound to: 8 - type: integer 
	Parameter din88_WIDTH bound to: 8 - type: integer 
	Parameter din89_WIDTH bound to: 8 - type: integer 
	Parameter din90_WIDTH bound to: 8 - type: integer 
	Parameter din91_WIDTH bound to: 8 - type: integer 
	Parameter din92_WIDTH bound to: 8 - type: integer 
	Parameter din93_WIDTH bound to: 8 - type: integer 
	Parameter din94_WIDTH bound to: 8 - type: integer 
	Parameter din95_WIDTH bound to: 8 - type: integer 
	Parameter din96_WIDTH bound to: 8 - type: integer 
	Parameter din97_WIDTH bound to: 8 - type: integer 
	Parameter din98_WIDTH bound to: 8 - type: integer 
	Parameter din99_WIDTH bound to: 8 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_mux_1007_8_1_1' (81#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_mux_1007_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'compute_inverse_hess_3' (82#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/compute_inverse_hess_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'compute_inverse_hess_2' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/compute_inverse_hess_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 44'b00000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 44'b00000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 44'b00000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 44'b00000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 44'b00000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 44'b00000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 44'b00000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 44'b00000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 44'b00000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 44'b00000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 44'b00000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 44'b00000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 44'b00000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 44'b00000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 44'b00000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 44'b00000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 44'b00000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 44'b00000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 44'b00000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 44'b00000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 44'b00000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 44'b00000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 44'b00000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 44'b00000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 44'b00000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 44'b00000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 44'b00000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 44'b00000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 44'b00000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 44'b00000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 44'b00000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 44'b00000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 44'b00000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 44'b00000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 44'b00000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 44'b00000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 44'b00000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 44'b00000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 44'b00000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 44'b00001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 44'b00010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 44'b00100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 44'b01000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 44'b10000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/compute_inverse_hess_2.v:302]
INFO: [Synth 8-6155] done synthesizing module 'compute_inverse_hess_2' (83#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/compute_inverse_hess_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'compute_inverse_hess_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/compute_inverse_hess_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 44'b00000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 44'b00000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 44'b00000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 44'b00000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 44'b00000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 44'b00000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 44'b00000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 44'b00000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 44'b00000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 44'b00000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 44'b00000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 44'b00000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 44'b00000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 44'b00000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 44'b00000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 44'b00000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 44'b00000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 44'b00000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 44'b00000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 44'b00000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 44'b00000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 44'b00000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 44'b00000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 44'b00000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 44'b00000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 44'b00000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 44'b00000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 44'b00000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 44'b00000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 44'b00000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 44'b00000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 44'b00000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 44'b00000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 44'b00000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 44'b00000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 44'b00000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 44'b00000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 44'b00000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 44'b00000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 44'b00001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 44'b00010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 44'b00100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 44'b01000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 44'b10000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/compute_inverse_hess_1.v:302]
INFO: [Synth 8-6155] done synthesizing module 'compute_inverse_hess_1' (84#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/compute_inverse_hess_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'compute_inverse_hess' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/compute_inverse_hess.v:10]
	Parameter ap_ST_fsm_state1 bound to: 44'b00000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 44'b00000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 44'b00000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 44'b00000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 44'b00000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 44'b00000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 44'b00000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 44'b00000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 44'b00000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 44'b00000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 44'b00000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 44'b00000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 44'b00000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 44'b00000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 44'b00000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 44'b00000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 44'b00000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 44'b00000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 44'b00000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 44'b00000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 44'b00000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 44'b00000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 44'b00000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 44'b00000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 44'b00000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 44'b00000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 44'b00000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 44'b00000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 44'b00000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 44'b00000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 44'b00000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 44'b00000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 44'b00000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 44'b00000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 44'b00000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 44'b00000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 44'b00000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 44'b00000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 44'b00000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 44'b00001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 44'b00010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 44'b00100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 44'b01000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 44'b10000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/compute_inverse_hess.v:302]
INFO: [Synth 8-6155] done synthesizing module 'compute_inverse_hess' (85#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/compute_inverse_hess.v:10]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_fadd_2_full_dsp_32' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_fadd_2_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_fadd_2_full_dsp_32' (86#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/ip/batch_align2D_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1' (87#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_sitofp_32ns_32_3_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_sitofp_32ns_32_3_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_sitofp_32ns_32_3_1' (88#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_sitofp_32ns_32_3_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_mux_366_32_1_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_mux_366_32_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_mux_366_32_1_1' (89#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_mux_366_32_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:11876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12118]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12138]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D' (90#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_batch_align2D_0_0' (91#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_0/synth/design_1_batch_align2D_0_0.v:61]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DATA[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[5]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized15 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:55 . Memory (MB): peak = 1923.203 ; gain = 450.820 ; free physical = 3990 ; free virtual = 39069
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1923.203 ; gain = 450.820 ; free physical = 4044 ; free virtual = 39122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1923.203 ; gain = 450.820 ; free physical = 4044 ; free virtual = 39122
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 35552 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_0/constraints/batch_align2D_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_0/constraints/batch_align2D_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3066.742 ; gain = 0.000 ; free physical = 2623 ; free virtual = 37710
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 293 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 106 instances
  FDE => FDRE: 187 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3087.742 ; gain = 0.000 ; free physical = 2674 ; free virtual = 37761
Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3087.746 ; gain = 21.004 ; free physical = 2656 ; free virtual = 37743
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:29 ; elapsed = 00:02:23 . Memory (MB): peak = 3087.746 ; gain = 1615.363 ; free physical = 3181 ; free virtual = 38269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:29 ; elapsed = 00:02:23 . Memory (MB): peak = 3087.746 ; gain = 1615.363 ; free physical = 3181 ; free virtual = 38268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:02:23 . Memory (MB): peak = 3087.746 ; gain = 1615.363 ; free physical = 3179 ; free virtual = 38267
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'batch_align2D_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'batch_align2D_ctrl_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'batch_align2D_param_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'batch_align2D_param_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_pyr_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pyr_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_pyr_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_patches_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_patches_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_patches_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_pos_r_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_pos_r_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_pos_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_debug_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D_debug_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_debug_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_1105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_933_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_926_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_921_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_1105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_933_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_926_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_921_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_1105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_933_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_926_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_921_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_1105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_933_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_926_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_921_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'pos_addr_reg_19758_reg[61:0]' into 'tmp_66_cast_reg_19751_reg[61:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:2990]
INFO: [Synth 8-4471] merging register 'pos_addr_reg_19758_reg[63:62]' into 'debug_addr_reg_19745_reg[63:62]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12169]
INFO: [Synth 8-4471] merging register 'pos_addr_1_reg_28454_reg[63:63]' into 'tmp_66_cast_reg_19751_reg[62:62]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12170]
INFO: [Synth 8-4471] merging register 'pos_addr_2_reg_28465_reg[63:63]' into 'tmp_66_cast_reg_19751_reg[62:62]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12171]
INFO: [Synth 8-4471] merging register 'pos_addr_3_reg_28476_reg[63:63]' into 'tmp_66_cast_reg_19751_reg[62:62]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:12172]
INFO: [Synth 8-4471] merging register 'tmp_100_fu_2750_reg[7:0]' into 'ref_patch_with_borde_1123_fu_3150_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7295]
INFO: [Synth 8-4471] merging register 'tmp_101_fu_2746_reg[7:0]' into 'ref_patch_with_borde_1124_fu_3146_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7303]
INFO: [Synth 8-4471] merging register 'tmp_102_fu_2742_reg[7:0]' into 'ref_patch_with_borde_1125_fu_3142_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7311]
INFO: [Synth 8-4471] merging register 'tmp_103_fu_2738_reg[7:0]' into 'ref_patch_with_borde_1126_fu_3138_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7319]
INFO: [Synth 8-4471] merging register 'tmp_104_fu_2734_reg[7:0]' into 'ref_patch_with_borde_1127_fu_3134_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7327]
INFO: [Synth 8-4471] merging register 'tmp_105_fu_2730_reg[7:0]' into 'ref_patch_with_borde_1128_fu_3130_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7335]
INFO: [Synth 8-4471] merging register 'tmp_106_fu_2726_reg[7:0]' into 'ref_patch_with_borde_1129_fu_3126_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7343]
INFO: [Synth 8-4471] merging register 'tmp_107_fu_2722_reg[7:0]' into 'ref_patch_with_borde_1130_fu_3122_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7351]
INFO: [Synth 8-4471] merging register 'tmp_108_fu_2718_reg[7:0]' into 'ref_patch_with_borde_1131_fu_3118_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7359]
INFO: [Synth 8-4471] merging register 'tmp_109_fu_2714_reg[7:0]' into 'ref_patch_with_borde_1132_fu_3114_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7367]
INFO: [Synth 8-4471] merging register 'tmp_110_fu_2710_reg[7:0]' into 'ref_patch_with_borde_1133_fu_3110_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7375]
INFO: [Synth 8-4471] merging register 'tmp_111_fu_2706_reg[7:0]' into 'ref_patch_with_borde_1134_fu_3106_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7383]
INFO: [Synth 8-4471] merging register 'tmp_112_fu_2702_reg[7:0]' into 'ref_patch_with_borde_1135_fu_3102_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7391]
INFO: [Synth 8-4471] merging register 'tmp_113_fu_2698_reg[7:0]' into 'ref_patch_with_borde_1136_fu_3098_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7399]
INFO: [Synth 8-4471] merging register 'tmp_114_fu_2694_reg[7:0]' into 'ref_patch_with_borde_1137_fu_3094_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7407]
INFO: [Synth 8-4471] merging register 'tmp_115_fu_2690_reg[7:0]' into 'ref_patch_with_borde_1138_fu_3090_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7415]
INFO: [Synth 8-4471] merging register 'tmp_116_fu_2686_reg[7:0]' into 'ref_patch_with_borde_1139_fu_3086_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7423]
INFO: [Synth 8-4471] merging register 'tmp_117_fu_2682_reg[7:0]' into 'ref_patch_with_borde_1140_fu_3082_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7431]
INFO: [Synth 8-4471] merging register 'tmp_118_fu_2678_reg[7:0]' into 'ref_patch_with_borde_1141_fu_3078_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7439]
INFO: [Synth 8-4471] merging register 'tmp_119_fu_2674_reg[7:0]' into 'ref_patch_with_borde_1142_fu_3074_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7447]
INFO: [Synth 8-4471] merging register 'tmp_120_fu_2670_reg[7:0]' into 'ref_patch_with_borde_1143_fu_3070_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7455]
INFO: [Synth 8-4471] merging register 'tmp_121_fu_2666_reg[7:0]' into 'ref_patch_with_borde_1144_fu_3066_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7463]
INFO: [Synth 8-4471] merging register 'tmp_122_fu_2662_reg[7:0]' into 'ref_patch_with_borde_1145_fu_3062_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7471]
INFO: [Synth 8-4471] merging register 'tmp_123_fu_2658_reg[7:0]' into 'ref_patch_with_borde_1146_fu_3058_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7479]
INFO: [Synth 8-4471] merging register 'tmp_124_fu_2654_reg[7:0]' into 'ref_patch_with_borde_1147_fu_3054_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7487]
INFO: [Synth 8-4471] merging register 'tmp_125_fu_2650_reg[7:0]' into 'ref_patch_with_borde_1148_fu_3050_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7495]
INFO: [Synth 8-4471] merging register 'tmp_126_fu_2646_reg[7:0]' into 'ref_patch_with_borde_1149_fu_3046_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7503]
INFO: [Synth 8-4471] merging register 'tmp_127_fu_2642_reg[7:0]' into 'ref_patch_with_borde_1150_fu_3042_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7511]
INFO: [Synth 8-4471] merging register 'tmp_128_fu_2638_reg[7:0]' into 'ref_patch_with_borde_1151_fu_3038_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7519]
INFO: [Synth 8-4471] merging register 'tmp_129_fu_2634_reg[7:0]' into 'ref_patch_with_borde_1152_fu_3034_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7527]
INFO: [Synth 8-4471] merging register 'tmp_130_fu_2630_reg[7:0]' into 'ref_patch_with_borde_1153_fu_3030_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7535]
INFO: [Synth 8-4471] merging register 'tmp_131_fu_2626_reg[7:0]' into 'ref_patch_with_borde_1154_fu_3026_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7543]
INFO: [Synth 8-4471] merging register 'tmp_132_fu_2622_reg[7:0]' into 'ref_patch_with_borde_1155_fu_3022_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7551]
INFO: [Synth 8-4471] merging register 'tmp_133_fu_2618_reg[7:0]' into 'ref_patch_with_borde_1156_fu_3018_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7559]
INFO: [Synth 8-4471] merging register 'tmp_134_fu_2614_reg[7:0]' into 'ref_patch_with_borde_1157_fu_3014_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7567]
INFO: [Synth 8-4471] merging register 'tmp_135_fu_2610_reg[7:0]' into 'ref_patch_with_borde_1158_fu_3010_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7575]
INFO: [Synth 8-4471] merging register 'tmp_136_fu_2606_reg[7:0]' into 'ref_patch_with_borde_1159_fu_3006_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7583]
INFO: [Synth 8-4471] merging register 'tmp_137_fu_2602_reg[7:0]' into 'ref_patch_with_borde_1160_fu_3002_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7591]
INFO: [Synth 8-4471] merging register 'tmp_138_fu_2598_reg[7:0]' into 'ref_patch_with_borde_1161_fu_2998_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7599]
INFO: [Synth 8-4471] merging register 'tmp_139_fu_2594_reg[7:0]' into 'ref_patch_with_borde_1162_fu_2994_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7607]
INFO: [Synth 8-4471] merging register 'tmp_140_fu_2590_reg[7:0]' into 'ref_patch_with_borde_1163_fu_2990_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7615]
INFO: [Synth 8-4471] merging register 'tmp_141_fu_2586_reg[7:0]' into 'ref_patch_with_borde_1164_fu_2986_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7623]
INFO: [Synth 8-4471] merging register 'tmp_142_fu_2582_reg[7:0]' into 'ref_patch_with_borde_1165_fu_2982_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7631]
INFO: [Synth 8-4471] merging register 'tmp_143_fu_2578_reg[7:0]' into 'ref_patch_with_borde_1166_fu_2978_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7639]
INFO: [Synth 8-4471] merging register 'tmp_144_fu_2574_reg[7:0]' into 'ref_patch_with_borde_1167_fu_2974_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7647]
INFO: [Synth 8-4471] merging register 'tmp_145_fu_2570_reg[7:0]' into 'ref_patch_with_borde_1168_fu_2970_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7655]
INFO: [Synth 8-4471] merging register 'tmp_146_fu_2566_reg[7:0]' into 'ref_patch_with_borde_1169_fu_2966_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7663]
INFO: [Synth 8-4471] merging register 'tmp_147_fu_2562_reg[7:0]' into 'ref_patch_with_borde_1170_fu_2962_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7671]
INFO: [Synth 8-4471] merging register 'tmp_148_fu_2558_reg[7:0]' into 'ref_patch_with_borde_1171_fu_2958_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7679]
INFO: [Synth 8-4471] merging register 'tmp_149_fu_2554_reg[7:0]' into 'ref_patch_with_borde_1172_fu_2954_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7687]
INFO: [Synth 8-4471] merging register 'tmp_150_fu_2550_reg[7:0]' into 'ref_patch_with_borde_1173_fu_2950_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7695]
INFO: [Synth 8-4471] merging register 'tmp_151_fu_2546_reg[7:0]' into 'ref_patch_with_borde_1174_fu_2946_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7703]
INFO: [Synth 8-4471] merging register 'tmp_152_fu_2542_reg[7:0]' into 'ref_patch_with_borde_1175_fu_2942_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7711]
INFO: [Synth 8-4471] merging register 'tmp_153_fu_2538_reg[7:0]' into 'ref_patch_with_borde_1176_fu_2938_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7719]
INFO: [Synth 8-4471] merging register 'tmp_154_fu_2534_reg[7:0]' into 'ref_patch_with_borde_1177_fu_2934_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7727]
INFO: [Synth 8-4471] merging register 'tmp_155_fu_2530_reg[7:0]' into 'ref_patch_with_borde_1178_fu_2930_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7735]
INFO: [Synth 8-4471] merging register 'tmp_156_fu_2526_reg[7:0]' into 'ref_patch_with_borde_1179_fu_2926_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7743]
INFO: [Synth 8-4471] merging register 'tmp_157_fu_2522_reg[7:0]' into 'ref_patch_with_borde_1180_fu_2922_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7751]
INFO: [Synth 8-4471] merging register 'tmp_158_fu_2518_reg[7:0]' into 'ref_patch_with_borde_1181_fu_2918_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7759]
INFO: [Synth 8-4471] merging register 'tmp_159_fu_2514_reg[7:0]' into 'ref_patch_with_borde_1182_fu_2914_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7767]
INFO: [Synth 8-4471] merging register 'tmp_160_fu_2510_reg[7:0]' into 'ref_patch_with_borde_1183_fu_2910_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7775]
INFO: [Synth 8-4471] merging register 'tmp_161_fu_2506_reg[7:0]' into 'ref_patch_with_borde_1184_fu_2906_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7783]
INFO: [Synth 8-4471] merging register 'tmp_162_fu_2502_reg[7:0]' into 'ref_patch_with_borde_1185_fu_2902_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7791]
INFO: [Synth 8-4471] merging register 'tmp_163_fu_2498_reg[7:0]' into 'ref_patch_with_borde_1186_fu_2898_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7799]
INFO: [Synth 8-4471] merging register 'tmp_164_fu_2494_reg[7:0]' into 'ref_patch_with_borde_1187_fu_2894_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7807]
INFO: [Synth 8-4471] merging register 'tmp_165_fu_2490_reg[7:0]' into 'ref_patch_with_borde_1188_fu_2890_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7815]
INFO: [Synth 8-4471] merging register 'tmp_166_fu_2486_reg[7:0]' into 'ref_patch_with_borde_1189_fu_2886_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7823]
INFO: [Synth 8-4471] merging register 'tmp_167_fu_2482_reg[7:0]' into 'ref_patch_with_borde_1190_fu_2882_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7831]
INFO: [Synth 8-4471] merging register 'tmp_168_fu_2478_reg[7:0]' into 'ref_patch_with_borde_1191_fu_2878_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7839]
INFO: [Synth 8-4471] merging register 'tmp_169_fu_2474_reg[7:0]' into 'ref_patch_with_borde_1192_fu_2874_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7847]
INFO: [Synth 8-4471] merging register 'tmp_170_fu_2470_reg[7:0]' into 'ref_patch_with_borde_1193_fu_2870_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7855]
INFO: [Synth 8-4471] merging register 'tmp_171_fu_2466_reg[7:0]' into 'ref_patch_with_borde_1194_fu_2866_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7863]
INFO: [Synth 8-4471] merging register 'tmp_172_fu_2462_reg[7:0]' into 'ref_patch_with_borde_1195_fu_2862_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7871]
INFO: [Synth 8-4471] merging register 'tmp_173_fu_2458_reg[7:0]' into 'ref_patch_with_borde_1196_fu_2858_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7879]
INFO: [Synth 8-4471] merging register 'tmp_174_fu_2454_reg[7:0]' into 'ref_patch_with_borde_1197_fu_2854_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7887]
INFO: [Synth 8-4471] merging register 'tmp_175_fu_2450_reg[7:0]' into 'ref_patch_with_borde_1198_fu_2850_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7895]
INFO: [Synth 8-4471] merging register 'tmp_176_fu_2446_reg[7:0]' into 'ref_patch_with_borde_1199_fu_2846_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7903]
INFO: [Synth 8-4471] merging register 'tmp_177_fu_2442_reg[7:0]' into 'ref_patch_with_borde_1000_fu_3642_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7911]
INFO: [Synth 8-4471] merging register 'tmp_178_fu_2438_reg[7:0]' into 'ref_patch_with_borde_1001_fu_3638_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7919]
INFO: [Synth 8-4471] merging register 'tmp_179_fu_2434_reg[7:0]' into 'ref_patch_with_borde_1002_fu_3634_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7927]
INFO: [Synth 8-4471] merging register 'tmp_180_fu_2430_reg[7:0]' into 'ref_patch_with_borde_1003_fu_3630_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7935]
INFO: [Synth 8-4471] merging register 'tmp_181_fu_2426_reg[7:0]' into 'ref_patch_with_borde_1004_fu_3626_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7943]
INFO: [Synth 8-4471] merging register 'tmp_182_fu_2422_reg[7:0]' into 'ref_patch_with_borde_1005_fu_3622_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7951]
INFO: [Synth 8-4471] merging register 'tmp_183_fu_2418_reg[7:0]' into 'ref_patch_with_borde_1006_fu_3618_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7959]
INFO: [Synth 8-4471] merging register 'tmp_184_fu_2414_reg[7:0]' into 'ref_patch_with_borde_1007_fu_3614_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7967]
INFO: [Synth 8-4471] merging register 'tmp_185_fu_2410_reg[7:0]' into 'ref_patch_with_borde_1008_fu_3610_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7975]
INFO: [Synth 8-4471] merging register 'tmp_186_fu_2406_reg[7:0]' into 'ref_patch_with_borde_1009_fu_3606_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7983]
INFO: [Synth 8-4471] merging register 'tmp_187_fu_2402_reg[7:0]' into 'ref_patch_with_borde_1010_fu_3602_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7991]
INFO: [Synth 8-4471] merging register 'tmp_188_fu_2398_reg[7:0]' into 'ref_patch_with_borde_1011_fu_3598_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:7999]
INFO: [Synth 8-4471] merging register 'tmp_189_fu_2394_reg[7:0]' into 'ref_patch_with_borde_1012_fu_3594_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:8007]
INFO: [Synth 8-4471] merging register 'tmp_190_fu_2390_reg[7:0]' into 'ref_patch_with_borde_1013_fu_3590_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:8015]
INFO: [Synth 8-4471] merging register 'tmp_191_fu_2386_reg[7:0]' into 'ref_patch_with_borde_1014_fu_3586_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:8023]
INFO: [Synth 8-4471] merging register 'tmp_192_fu_2382_reg[7:0]' into 'ref_patch_with_borde_1015_fu_3582_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:8031]
INFO: [Synth 8-4471] merging register 'tmp_193_fu_2378_reg[7:0]' into 'ref_patch_with_borde_1016_fu_3578_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:8039]
INFO: [Synth 8-4471] merging register 'tmp_194_fu_2374_reg[7:0]' into 'ref_patch_with_borde_1017_fu_3574_reg[7:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/9765/hdl/verilog/batch_align2D.v:8047]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_5189_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_10806_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_14058_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_19541_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_19595_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp12_i_fu_19727_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_i_fu_19713_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_i_fu_19699_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_i_fu_19685_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_i_fu_19671_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_i_fu_19657_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_i_fu_19643_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_5189_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_10806_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_14058_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_19541_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_19595_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp12_i_fu_19727_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_i_fu_19713_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_i_fu_19699_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_i_fu_19685_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_i_fu_19671_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_i_fu_19657_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_i_fu_19643_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_r_AWLEN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 4 because memory depth for RAM ram_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM ram_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'batch_align2D_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'batch_align2D_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'batch_align2D_param_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'batch_align2D_param_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_pyr_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_pyr_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_patches_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_patches_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_pos_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_pos_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_debug_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_debug_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:45 ; elapsed = 00:02:43 . Memory (MB): peak = 3087.746 ; gain = 1615.363 ; free physical = 3224 ; free virtual = 38328
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1:/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1:/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1:/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1:/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'batch_align2D_ap_sitofp_1_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U495/batch_align2D_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U495/batch_align2D_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U495/batch_align2D_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U495/batch_align2D_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |batch_align2D_fdiv_32ns_32ns_32_8_1 |          24|      4413|
|2     |compute_inverse_hess_3__GC0         |           1|     20013|
|3     |compute_inverse_hess_2__GC0         |           1|     20013|
|4     |compute_inverse_hess_1__GC0         |           1|     20013|
|5     |compute_inverse_hess__GC0           |           1|     20013|
|6     |batch_align2D__GCB0                 |           1|     30496|
|7     |batch_align2D__GCB1                 |           1|      9047|
|8     |batch_align2D__GCB2                 |           1|     11340|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[70]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[68]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[70]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[68]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[67] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\debug_addr_reg_19745_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\debug_addr_reg_19745_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[94]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[93]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[92]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[91]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[90]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[89]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[88]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[87]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[86]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[85]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[84]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[83]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[82]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[81]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[80]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[79]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[78]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[77]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[76]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[75]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[74]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[73]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[72]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[71]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[70]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[69]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[68]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[66]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]' (FDE) to 'inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[95]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[95] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p1_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p1_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_write/fifo_wreq/q_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_read/fifo_rreq/q_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fdiv_32ns_32ns_32_8_1:/ce_r_reg)
INFO: [Synth 8-5546] ROM "exitcond_fu_1105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_sitofp_32s_32_3_1_U17/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U5/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U9/\din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U9/\din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U9/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_sitofp_32s_32_3_1_U18/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U8/ce_r_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U10/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U4/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U3/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U2/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U10/\dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_34_reg_2646_reg[31] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__1.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_sitofp_32s_32_3_1_U145/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U133/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U135/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U137/\din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U137/\din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U137/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U134/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_sitofp_32s_32_3_1_U146/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U136/ce_r_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U138/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U132/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U131/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U129/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U130/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U138/\dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_39_reg_2646_reg[31] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__2.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_sitofp_32s_32_3_1_U267/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U255/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U257/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U259/\din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U259/\din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U259/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U256/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_sitofp_32s_32_3_1_U268/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U258/ce_r_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U260/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U254/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U253/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U251/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U252/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U260/\dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_39_reg_2646_reg[31] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__3.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data191" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data221" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 4 because memory depth for RAM batch_align2D_pyr_data_ram_U/ram_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module batch_align2D_ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module batch_align2D_ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module batch_align2D_param_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module batch_align2D_param_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module batch_align2D_pyr_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module batch_align2D_pyr_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module batch_align2D_patches_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module batch_align2D_patches_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module batch_align2D_debug_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module batch_align2D_debug_m_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized9.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:05:01 . Memory (MB): peak = 3087.746 ; gain = 1615.363 ; free physical = 880 ; free virtual = 34394
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/i_2_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/batch_align2D_pyr_m_axi_U/bus_readi_2_70/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/batch_align2D_patches_m_axi_U/bus_readi_2_70/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/batch_align2D_debug_m_axi_U/i_2_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/i_2_2/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/i_2_66/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |batch_align2D_fdiv_32ns_32ns_32_8_1 |          24|      3293|
|2     |compute_inverse_hess_3__GC0         |           1|     14249|
|3     |compute_inverse_hess_2__GC0         |           1|     14249|
|4     |compute_inverse_hess_1__GC0         |           1|     14249|
|5     |compute_inverse_hess__GC0           |           1|     14249|
|6     |batch_align2D__GCB0                 |           1|     15532|
|7     |batch_align2D__GCB1                 |           1|      5148|
|8     |batch_align2D__GCB2                 |           1|     10835|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:16 ; elapsed = 00:06:54 . Memory (MB): peak = 3087.746 ; gain = 1615.363 ; free physical = 469 ; free virtual = 33835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM batch_align2D_pyr_data_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 4 because memory depth for RAM batch_align2D_pyr_data_ram_U/ram_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:28 ; elapsed = 00:07:06 . Memory (MB): peak = 3106.445 ; gain = 1634.062 ; free physical = 514 ; free virtual = 33775
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |batch_align2D_fdiv_32ns_32ns_32_8_1 |          24|      3293|
|2     |compute_inverse_hess_3__GC0         |           1|     14248|
|3     |compute_inverse_hess_2__GC0         |           1|     14248|
|4     |compute_inverse_hess_1__GC0         |           1|     14248|
|5     |compute_inverse_hess__GC0           |           1|     14248|
|6     |batch_align2D__GCB0                 |           1|     15532|
|7     |batch_align2D__GCB1                 |           1|      5148|
|8     |batch_align2D__GCB2                 |           1|     10835|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/batch_align2D_pyr_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/batch_align2D_patches_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:49 ; elapsed = 00:09:22 . Memory (MB): peak = 3118.363 ; gain = 1645.980 ; free physical = 509 ; free virtual = 31528
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |batch_align2D_fdiv_32ns_32ns_32_8_1     |           1|      2535|
|2     |compute_inverse_hess_3__GC0             |           1|      7441|
|3     |compute_inverse_hess_2__GC0             |           1|      7441|
|4     |compute_inverse_hess_1__GC0             |           1|      7441|
|5     |compute_inverse_hess__GC0               |           1|      7441|
|6     |batch_align2D__GCB0                     |           1|      9759|
|7     |batch_align2D__GCB1                     |           1|      3568|
|8     |batch_align2D__GCB2                     |           1|     10227|
|9     |batch_align2D_fdiv_32ns_32ns_32_8_1__3  |           1|      2535|
|10    |batch_align2D_fdiv_32ns_32ns_32_8_1__4  |           1|      2535|
|11    |batch_align2D_fdiv_32ns_32ns_32_8_1__5  |           1|      2535|
|12    |batch_align2D_fdiv_32ns_32ns_32_8_1__6  |           1|      2535|
|13    |batch_align2D_fdiv_32ns_32ns_32_8_1__7  |           1|      2535|
|14    |batch_align2D_fdiv_32ns_32ns_32_8_1__8  |           1|      2535|
|15    |batch_align2D_fdiv_32ns_32ns_32_8_1__9  |           1|      2535|
|16    |batch_align2D_fdiv_32ns_32ns_32_8_1__10 |           1|      2535|
|17    |batch_align2D_fdiv_32ns_32ns_32_8_1__11 |           1|      2535|
|18    |batch_align2D_fdiv_32ns_32ns_32_8_1__12 |           1|      2535|
|19    |batch_align2D_fdiv_32ns_32ns_32_8_1__13 |           1|      2535|
|20    |batch_align2D_fdiv_32ns_32ns_32_8_1__14 |           1|      2535|
|21    |batch_align2D_fdiv_32ns_32ns_32_8_1__15 |           1|      2535|
|22    |batch_align2D_fdiv_32ns_32ns_32_8_1__16 |           1|      2535|
|23    |batch_align2D_fdiv_32ns_32ns_32_8_1__17 |           1|      2535|
|24    |batch_align2D_fdiv_32ns_32ns_32_8_1__18 |           1|      2535|
|25    |batch_align2D_fdiv_32ns_32ns_32_8_1__19 |           1|      2535|
|26    |batch_align2D_fdiv_32ns_32ns_32_8_1__20 |           1|      2535|
|27    |batch_align2D_fdiv_32ns_32ns_32_8_1__21 |           1|      2535|
|28    |batch_align2D_fdiv_32ns_32ns_32_8_1__22 |           1|      2535|
|29    |batch_align2D_fdiv_32ns_32ns_32_8_1__23 |           1|      2535|
|30    |batch_align2D_fdiv_32ns_32ns_32_8_1__24 |           1|      2535|
|31    |batch_align2D_fdiv_32ns_32ns_32_8_1__25 |           1|      2535|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/batch_align2D_pyr_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/batch_align2D_patches_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:07 ; elapsed = 00:09:41 . Memory (MB): peak = 3118.363 ; gain = 1645.980 ; free physical = 490 ; free virtual = 31438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:08 ; elapsed = 00:09:42 . Memory (MB): peak = 3118.363 ; gain = 1645.980 ; free physical = 435 ; free virtual = 31383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:21 ; elapsed = 00:09:56 . Memory (MB): peak = 3118.363 ; gain = 1645.980 ; free physical = 457 ; free virtual = 31345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:22 ; elapsed = 00:09:56 . Memory (MB): peak = 3118.363 ; gain = 1645.980 ; free physical = 463 ; free virtual = 31351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:25 ; elapsed = 00:09:59 . Memory (MB): peak = 3118.363 ; gain = 1645.980 ; free physical = 471 ; free virtual = 31337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:25 ; elapsed = 00:10:00 . Memory (MB): peak = 3118.363 ; gain = 1645.980 ; free physical = 471 ; free virtual = 31337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |   202|
|2     |DSP48E1    |   106|
|3     |LUT1       |   326|
|4     |LUT2       |  4422|
|5     |LUT3       | 20628|
|6     |LUT4       |  6743|
|7     |LUT5       |  2903|
|8     |LUT6       |  9365|
|9     |MUXCY      | 17839|
|10    |MUXF7      |   591|
|11    |MUXF8      |    88|
|12    |RAMB18E2   |     5|
|13    |RAMB36E2_3 |    15|
|14    |RAMB36E2_4 |    86|
|15    |RAMB36E2_5 |    15|
|16    |SRL16E     |  1083|
|17    |XORCY      | 16749|
|18    |FDE        |   187|
|19    |FDRE       | 30300|
|20    |FDSE       |    13|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:25 ; elapsed = 00:10:00 . Memory (MB): peak = 3118.363 ; gain = 1645.980 ; free physical = 469 ; free virtual = 31334
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 412 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:33 ; elapsed = 00:08:49 . Memory (MB): peak = 3118.363 ; gain = 481.438 ; free physical = 6866 ; free virtual = 37732
Synthesis Optimization Complete : Time (s): cpu = 00:04:26 ; elapsed = 00:10:06 . Memory (MB): peak = 3118.363 ; gain = 1645.980 ; free physical = 6873 ; free virtual = 37731
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35762 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3472.504 ; gain = 0.000 ; free physical = 6541 ; free virtual = 37400
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3246 instances were transformed.
  (CARRY4) => CARRY8: 2953 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 106 instances
  FDE => FDRE: 187 instances

INFO: [Common 17-83] Releasing license: Synthesis
923 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:22 ; elapsed = 00:11:03 . Memory (MB): peak = 3472.504 ; gain = 2008.125 ; free physical = 6697 ; free virtual = 37562
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3472.504 ; gain = 0.000 ; free physical = 6697 ; free virtual = 37563
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1/design_1_batch_align2D_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 3496.527 ; gain = 24.023 ; free physical = 6651 ; free virtual = 37536
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3562.582 ; gain = 66.055 ; free physical = 6601 ; free virtual = 37525
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3562.582 ; gain = 0.000 ; free physical = 6564 ; free virtual = 37540
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_batch_align2D_0_0, cache-ID = 25603b676cfd6fce
INFO: [Coretcl 2-1174] Renamed 4319 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3562.586 ; gain = 0.000 ; free physical = 6544 ; free virtual = 37539
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1/design_1_batch_align2D_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 3562.590 ; gain = 0.004 ; free physical = 6535 ; free virtual = 37531
INFO: [runtcl-4] Executing : report_utilization -file design_1_batch_align2D_0_0_utilization_synth.rpt -pb design_1_batch_align2D_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 6467 ; free virtual = 37529
write_vhdl: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 6403 ; free virtual = 37516
INFO: [Common 17-206] Exiting Vivado at Wed Oct 16 18:01:04 2019...
