Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Thu Sep 26 20:50:21 2024


Cell Usage:
GTP_DFF_C                    17 uses
GTP_DFF_CE                    1 use
GTP_DFF_PE                    7 uses
GTP_DLATCH                    4 uses
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                      1 use
GTP_LUT3                      4 uses
GTP_LUT4                      3 uses
GTP_LUT5                     12 uses
GTP_LUT6                      3 uses
GTP_LUT6CARRY                16 uses
GTP_LUT6D                    11 uses

I/O ports: 34
GTP_INBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 50 of 35800 (0.14%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 50
Total Registers: 25 of 71600 (0.03%)
Total Latches: 4

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 34 of 209 (16.27%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 17
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                17
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                8
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                  | 50      | 29     | 0                   | 0       | 0.5     | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 34     | 0         | 0          | 16            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
| + ss                 | 41      | 29     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 16            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
| + u_data_mem         | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
 top|clk                  1000.000     {0 500}        Declared                27           0  {clk}   
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|clk                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top|clk                      1.000 MHz     433.463 MHz       1000.000          2.307        997.693
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                    997.693       0.000              0             33
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                      0.701       0.000              0             33
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                                           499.040       0.000              0             27
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : ss/anode_cnt[8]/CLK (GTP_DFF_C)
Endpoint    : ss/anode_cnt[16]/D (GTP_DFF_C)
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_cnt[8]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       ss/anode_cnt[8]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         ss/anode_cnt [8] 
                                                                                   ss/N90_11/I0 (GTP_LUT4)
                                   td                    0.185       4.205 r       ss/N90_11/Z (GTP_LUT4)
                                   net (fanout=2)        0.437       4.642         ss/_N270         
                                                                                   ss/N90_inv/I3 (GTP_LUT6)
                                   td                    0.143       4.785 r       ss/N90_inv/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       5.274         ss/N90_inv       
                                                                                   ss/N11_0_15/I1 (GTP_LUT6CARRY)
                                   td                    0.159       5.433 f       ss/N11_0_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.433         ss/_N47          
                                                                                   ss/N11_0_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.501 r       ss/N11_0_16/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.501         ss/N125 [16]     
                                                                           r       ss/anode_cnt[16]/D (GTP_DFF_C)

 Data arrival time                                                   5.501         Logic Levels: 4  
                                                                                   Logic: 0.758ns(35.738%), Route: 1.363ns(64.262%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420    1003.380         nt_clk           
                                                                           r       ss/anode_cnt[16]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.693                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_cnt[8]/CLK (GTP_DFF_C)
Endpoint    : ss/anode_cnt[7]/D (GTP_DFF_C)
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_cnt[8]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       ss/anode_cnt[8]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         ss/anode_cnt [8] 
                                                                                   ss/N90_11/I0 (GTP_LUT4)
                                   td                    0.185       4.205 r       ss/N90_11/Z (GTP_LUT4)
                                   net (fanout=2)        0.437       4.642         ss/_N270         
                                                                                   ss/N90_inv/I3 (GTP_LUT6)
                                   td                    0.143       4.785 r       ss/N90_inv/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       5.274         ss/N90_inv       
                                                                                   ss/N125[0]/I2 (GTP_LUT6D)
                                   td                    0.212       5.486 r       ss/N125[0]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.486         ss/N125 [7]      
                                                                           r       ss/anode_cnt[7]/D (GTP_DFF_C)

 Data arrival time                                                   5.486         Logic Levels: 3  
                                                                                   Logic: 0.743ns(35.280%), Route: 1.363ns(64.720%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420    1003.380         nt_clk           
                                                                           r       ss/anode_cnt[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.708                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_cnt[8]/CLK (GTP_DFF_C)
Endpoint    : ss/anode_cnt[10]/D (GTP_DFF_C)
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_cnt[8]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       ss/anode_cnt[8]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         ss/anode_cnt [8] 
                                                                                   ss/N90_11/I0 (GTP_LUT4)
                                   td                    0.185       4.205 r       ss/N90_11/Z (GTP_LUT4)
                                   net (fanout=2)        0.437       4.642         ss/_N270         
                                                                                   ss/N90_inv/I3 (GTP_LUT6)
                                   td                    0.143       4.785 r       ss/N90_inv/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       5.274         ss/N90_inv       
                                                                                   ss/N125[2]/I2 (GTP_LUT6D)
                                   td                    0.212       5.486 r       ss/N125[2]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.486         ss/N125 [10]     
                                                                           r       ss/anode_cnt[10]/D (GTP_DFF_C)

 Data arrival time                                                   5.486         Logic Levels: 3  
                                                                                   Logic: 0.743ns(35.280%), Route: 1.363ns(64.720%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420    1003.380         nt_clk           
                                                                           r       ss/anode_cnt[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.708                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[7]/CLK (GTP_DFF_PE)
Endpoint    : ss/anode_reg[0]/D (GTP_DFF_CE)
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_reg[7]/CLK (GTP_DFF_PE)

                                   tco                   0.185       3.565 f       ss/anode_reg[7]/Q (GTP_DFF_PE)
                                   net (fanout=3)        0.467       4.032         nt_anode[7]      
                                                                           f       ss/anode_reg[0]/D (GTP_DFF_CE)

 Data arrival time                                                   4.032         Logic Levels: 0  
                                                                                   Logic: 0.185ns(28.374%), Route: 0.467ns(71.626%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_reg[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.701                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_cnt[3]/CLK (GTP_DFF_C)
Endpoint    : ss/anode_cnt[3]/D (GTP_DFF_C)
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       ss/anode_cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.002         ss/anode_cnt [3] 
                                                                                   ss/N11_0_3/I0 (GTP_LUT6CARRY)
                                   td                    0.096       4.098 r       ss/N11_0_3/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.098         ss/N11 [3]       
                                                                           r       ss/anode_cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                   4.098         Logic Levels: 1  
                                                                                   Logic: 0.281ns(39.136%), Route: 0.437ns(60.864%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.040       3.340                          

 Data required time                                                  3.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.340                          
 Data arrival time                                                   4.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.758                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_cnt[4]/CLK (GTP_DFF_C)
Endpoint    : ss/anode_cnt[4]/D (GTP_DFF_C)
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       ss/anode_cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.002         ss/anode_cnt [4] 
                                                                                   ss/N11_0_4/I0 (GTP_LUT6CARRY)
                                   td                    0.096       4.098 r       ss/N11_0_4/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.098         ss/N11 [4]       
                                                                           r       ss/anode_cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                   4.098         Logic Levels: 1  
                                                                                   Logic: 0.281ns(39.136%), Route: 0.437ns(60.864%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.040       3.340                          

 Data required time                                                  3.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.340                          
 Data arrival time                                                   4.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.758                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[3]/CLK (GTP_DFF_PE)
Endpoint    : SevenSegCatHL[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_reg[3]/CLK (GTP_DFF_PE)

                                   tco                   0.203       3.583 r       ss/anode_reg[3]/Q (GTP_DFF_PE)
                                   net (fanout=8)        0.541       4.124         nt_anode[3]      
                                                                                   N0_4/I0 (GTP_LUT4)
                                   td                    0.185       4.309 r       N0_4/Z (GTP_LUT4)
                                   net (fanout=7)        0.531       4.840         N0               
                                                                                   N6[6]/I0 (GTP_LUT6D)
                                   td                    0.212       5.052 r       N6[6]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       6.372         nt_SevenSegCatHL[1]
                                                                                   SevenSegCatHL_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       9.925 r       SevenSegCatHL_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.925         SevenSegCatHL[1] 
 SevenSegCatHL[1]                                                          r       SevenSegCatHL[1] (port)

 Data arrival time                                                   9.925         Logic Levels: 3  
                                                                                   Logic: 4.153ns(63.453%), Route: 2.392ns(36.547%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[3]/CLK (GTP_DFF_PE)
Endpoint    : SevenSegCatHL[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_reg[3]/CLK (GTP_DFF_PE)

                                   tco                   0.203       3.583 r       ss/anode_reg[3]/Q (GTP_DFF_PE)
                                   net (fanout=8)        0.541       4.124         nt_anode[3]      
                                                                                   N0_4/I0 (GTP_LUT4)
                                   td                    0.185       4.309 r       N0_4/Z (GTP_LUT4)
                                   net (fanout=7)        0.531       4.840         N0               
                                                                                   N6[4]/I0 (GTP_LUT6D)
                                   td                    0.212       5.052 r       N6[4]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       6.372         nt_SevenSegCatHL[2]
                                                                                   SevenSegCatHL_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.553       9.925 r       SevenSegCatHL_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.925         SevenSegCatHL[2] 
 SevenSegCatHL[2]                                                          r       SevenSegCatHL[2] (port)

 Data arrival time                                                   9.925         Logic Levels: 3  
                                                                                   Logic: 4.153ns(63.453%), Route: 2.392ns(36.547%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[3]/CLK (GTP_DFF_PE)
Endpoint    : SevenSegCatHL[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_reg[3]/CLK (GTP_DFF_PE)

                                   tco                   0.203       3.583 r       ss/anode_reg[3]/Q (GTP_DFF_PE)
                                   net (fanout=8)        0.541       4.124         nt_anode[3]      
                                                                                   N0_4/I0 (GTP_LUT4)
                                   td                    0.185       4.309 r       N0_4/Z (GTP_LUT4)
                                   net (fanout=7)        0.531       4.840         N0               
                                                                                   N6[5]/I0 (GTP_LUT6D)
                                   td                    0.212       5.052 r       N6[5]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       6.372         nt_SevenSegCatHL[3]
                                                                                   SevenSegCatHL_obuf[3]/I (GTP_OUTBUF)
                                   td                    3.553       9.925 r       SevenSegCatHL_obuf[3]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.925         SevenSegCatHL[3] 
 SevenSegCatHL[3]                                                          r       SevenSegCatHL[3] (port)

 Data arrival time                                                   9.925         Logic Levels: 3  
                                                                                   Logic: 4.153ns(63.453%), Route: 2.392ns(36.547%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_data_mem/data_mem/RSTA (GTP_DRM18K_E1)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_rst_n         
                                                                                   ss/N1/I (GTP_INV)
                                   td                    0.000       0.861 r       ss/N1/Z (GTP_INV)
                                   net (fanout=27)       1.264       2.125         ss/N1            
                                                                           r       u_data_mem/data_mem/RSTA (GTP_DRM18K_E1)

 Data arrival time                                                   2.125         Logic Levels: 2  
                                                                                   Logic: 0.861ns(40.518%), Route: 1.264ns(59.482%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_data_mem/data_mem/RSTB (GTP_DRM18K_E1)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_rst_n         
                                                                                   ss/N1/I (GTP_INV)
                                   td                    0.000       0.861 r       ss/N1/Z (GTP_INV)
                                   net (fanout=27)       1.264       2.125         ss/N1            
                                                                           r       u_data_mem/data_mem/RSTB (GTP_DRM18K_E1)

 Data arrival time                                                   2.125         Logic Levels: 2  
                                                                                   Logic: 0.861ns(40.518%), Route: 1.264ns(59.482%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ss/anode_cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_rst_n         
                                                                                   ss/N1/I (GTP_INV)
                                   td                    0.000       0.861 r       ss/N1/Z (GTP_INV)
                                   net (fanout=27)       1.484       2.345         ss/N1            
                                                                           r       ss/anode_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.345         Logic Levels: 2  
                                                                                   Logic: 0.861ns(36.716%), Route: 1.484ns(63.284%)
====================================================================================================

{top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           Low Pulse Width                           u_data_mem/data_mem/CLKA
 499.040     500.000         0.960           High Pulse Width                          u_data_mem/data_mem/CLKA
 499.040     500.000         0.960           Low Pulse Width                           u_data_mem/data_mem/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                              
+------------------------------------------------------------------------------------------------------+
| Input      | F:/SME files/SME309/codes/SME209_codes/lab1/project/compile/top_comp.adf               
|            | F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc                            
| Output     | F:/SME files/SME309/codes/SME209_codes/lab1/project/synthesize/top_syn.adf             
|            | F:/SME files/SME309/codes/SME209_codes/lab1/project/synthesize/top_syn.vm              
|            | F:/SME files/SME309/codes/SME209_codes/lab1/project/synthesize/top_controlsets.txt     
|            | F:/SME files/SME309/codes/SME209_codes/lab1/project/synthesize/snr.db                  
|            | F:/SME files/SME309/codes/SME209_codes/lab1/project/synthesize/top.snr                 
+------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 282 MB
Total CPU  time to synthesize completion : 0h:0m:4s
Process Total CPU  time to synthesize completion : 0h:0m:4s
Total real time to synthesize completion : 0h:0m:10s
