

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed May 26 17:59:39 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.73|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  529|  529|  530|  530|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_169     |dct_2d     |  392|  392|  392|  392|   none  |
        |grp_read_data_fu_198  |read_data  |   67|   67|   67|   67|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	8  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: buf_2d_in_0 (14)  [1/1] 2.32ns  loc: dct.c:81
:3  %buf_2d_in_0 = alloca [8 x i16], align 2

ST_1: buf_2d_in_1 (15)  [1/1] 2.32ns  loc: dct.c:81
:4  %buf_2d_in_1 = alloca [8 x i16], align 2

ST_1: buf_2d_in_2 (16)  [1/1] 2.32ns  loc: dct.c:81
:5  %buf_2d_in_2 = alloca [8 x i16], align 2

ST_1: buf_2d_in_3 (17)  [1/1] 2.32ns  loc: dct.c:81
:6  %buf_2d_in_3 = alloca [8 x i16], align 2

ST_1: buf_2d_in_4 (18)  [1/1] 2.32ns  loc: dct.c:81
:7  %buf_2d_in_4 = alloca [8 x i16], align 2

ST_1: buf_2d_in_5 (19)  [1/1] 2.32ns  loc: dct.c:81
:8  %buf_2d_in_5 = alloca [8 x i16], align 2

ST_1: buf_2d_in_6 (20)  [1/1] 2.32ns  loc: dct.c:81
:9  %buf_2d_in_6 = alloca [8 x i16], align 2

ST_1: buf_2d_in_7 (21)  [1/1] 2.32ns  loc: dct.c:81
:10  %buf_2d_in_7 = alloca [8 x i16], align 2

ST_1: buf_2d_out (22)  [1/1] 3.25ns
:11  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_18 (23)  [2/2] 0.00ns  loc: dct.c:85
:12  call fastcc void @read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_19 (23)  [1/2] 0.00ns  loc: dct.c:85
:12  call fastcc void @read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 3>: 0.00ns
ST_3: StgValue_20 (24)  [2/2] 0.00ns  loc: dct.c:87
:13  call fastcc void @dct_2d([8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7, [64 x i16]* %buf_2d_out) nounwind


 <State 4>: 1.77ns
ST_4: StgValue_21 (11)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_4: StgValue_22 (12)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_4: StgValue_23 (13)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_4: StgValue_24 (24)  [1/2] 0.00ns  loc: dct.c:87
:13  call fastcc void @dct_2d([8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7, [64 x i16]* %buf_2d_out) nounwind

ST_4: StgValue_25 (25)  [1/1] 1.77ns  loc: dct.c:71->dct.c:90
:14  br label %1


 <State 5>: 5.17ns
ST_5: indvar_flatten (27)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_5: r_i (28)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:1  %r_i = phi i4 [ 0, %0 ], [ %tmp_i_mid2_v, %.reset ]

ST_5: c_i (29)  [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_5: exitcond_flatten (30)  [1/1] 2.91ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_5: indvar_flatten_next (31)  [1/1] 2.75ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_5: StgValue_31 (32)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %write_data.exit, label %.reset

ST_5: r (34)  [1/1] 2.62ns  loc: dct.c:71->dct.c:90
.reset:0  %r = add i4 1, %r_i

ST_5: exitcond_i3 (37)  [1/1] 3.10ns  loc: dct.c:73->dct.c:90
.reset:3  %exitcond_i3 = icmp eq i4 %c_i, -8

ST_5: c_i_mid2 (38)  [1/1] 2.07ns  loc: dct.c:73->dct.c:90
.reset:4  %c_i_mid2 = select i1 %exitcond_i3, i4 0, i4 %c_i

ST_5: tmp_i_mid2_v (39)  [1/1] 2.07ns  loc: dct.c:74->dct.c:90
.reset:5  %tmp_i_mid2_v = select i1 %exitcond_i3, i4 %r, i4 %r_i

ST_5: tmp_4 (42)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset:8  %tmp_4 = trunc i4 %tmp_i_mid2_v to i3


 <State 6>: 6.01ns
ST_6: tmp (40)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset:6  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_i_mid2_v, i3 0)

ST_6: tmp_19_cast (41)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset:7  %tmp_19_cast = zext i7 %tmp to i8

ST_6: tmp_1_i_mid2 (43)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset:9  %tmp_1_i_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_4, i3 0)

ST_6: c_i_cast2 (44)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
.reset:10  %c_i_cast2 = zext i4 %c_i_mid2 to i6

ST_6: tmp_3_i_cast (48)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset:14  %tmp_3_i_cast = zext i4 %c_i_mid2 to i8

ST_6: tmp_s (49)  [1/1] 2.75ns  loc: dct.c:74->dct.c:90
.reset:15  %tmp_s = add i8 %tmp_19_cast, %tmp_3_i_cast

ST_6: tmp_21_cast (50)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset:16  %tmp_21_cast = zext i8 %tmp_s to i64

ST_6: buf_2d_out_addr (51)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset:17  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_21_cast

ST_6: buf_2d_out_load (52)  [2/2] 3.25ns  loc: dct.c:74->dct.c:90
.reset:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_6: tmp_4_i (53)  [1/1] 2.71ns  loc: dct.c:74->dct.c:90
.reset:19  %tmp_4_i = add i6 %c_i_cast2, %tmp_1_i_mid2

ST_6: c (58)  [1/1] 2.62ns  loc: dct.c:73->dct.c:90
.reset:24  %c = add i4 1, %c_i_mid2


 <State 7>: 6.51ns
ST_7: StgValue_48 (35)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_s)

ST_7: empty (36)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_7: StgValue_50 (45)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind

ST_7: tmp_6_i (46)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset:12  %tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13) nounwind

ST_7: StgValue_52 (47)  [1/1] 0.00ns  loc: dct.c:75->dct.c:90
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: buf_2d_out_load (52)  [1/2] 3.25ns  loc: dct.c:74->dct.c:90
.reset:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_7: tmp_5_i (54)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset:20  %tmp_5_i = zext i6 %tmp_4_i to i64

ST_7: output_addr (55)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset:21  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_i

ST_7: StgValue_56 (56)  [1/1] 3.25ns  loc: dct.c:74->dct.c:90
.reset:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_7: empty_12 (57)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset:23  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_6_i) nounwind

ST_7: StgValue_58 (59)  [1/1] 0.00ns
.reset:25  br label %1


 <State 8>: 0.00ns
ST_8: StgValue_59 (61)  [1/1] 0.00ns  loc: dct.c:91
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_2d_in_0         (alloca           ) [ 001110000]
buf_2d_in_1         (alloca           ) [ 001110000]
buf_2d_in_2         (alloca           ) [ 001110000]
buf_2d_in_3         (alloca           ) [ 001110000]
buf_2d_in_4         (alloca           ) [ 001110000]
buf_2d_in_5         (alloca           ) [ 001110000]
buf_2d_in_6         (alloca           ) [ 001110000]
buf_2d_in_7         (alloca           ) [ 001110000]
buf_2d_out          (alloca           ) [ 001111110]
StgValue_19         (call             ) [ 000000000]
StgValue_21         (specbitsmap      ) [ 000000000]
StgValue_22         (specbitsmap      ) [ 000000000]
StgValue_23         (spectopmodule    ) [ 000000000]
StgValue_24         (call             ) [ 000000000]
StgValue_25         (br               ) [ 000011110]
indvar_flatten      (phi              ) [ 000001000]
r_i                 (phi              ) [ 000001000]
c_i                 (phi              ) [ 000001000]
exitcond_flatten    (icmp             ) [ 000001110]
indvar_flatten_next (add              ) [ 000011110]
StgValue_31         (br               ) [ 000000000]
r                   (add              ) [ 000000000]
exitcond_i3         (icmp             ) [ 000000000]
c_i_mid2            (select           ) [ 000001100]
tmp_i_mid2_v        (select           ) [ 000011110]
tmp_4               (trunc            ) [ 000001100]
tmp                 (bitconcatenate   ) [ 000000000]
tmp_19_cast         (zext             ) [ 000000000]
tmp_1_i_mid2        (bitconcatenate   ) [ 000000000]
c_i_cast2           (zext             ) [ 000000000]
tmp_3_i_cast        (zext             ) [ 000000000]
tmp_s               (add              ) [ 000000000]
tmp_21_cast         (zext             ) [ 000000000]
buf_2d_out_addr     (getelementptr    ) [ 000001010]
tmp_4_i             (add              ) [ 000001010]
c                   (add              ) [ 000011010]
StgValue_48         (specloopname     ) [ 000000000]
empty               (speclooptripcount) [ 000000000]
StgValue_50         (specloopname     ) [ 000000000]
tmp_6_i             (specregionbegin  ) [ 000000000]
StgValue_52         (specpipeline     ) [ 000000000]
buf_2d_out_load     (load             ) [ 000000000]
tmp_5_i             (zext             ) [ 000000000]
output_addr         (getelementptr    ) [ 000000000]
StgValue_56         (store            ) [ 000000000]
empty_12            (specregionend    ) [ 000000000]
StgValue_58         (br               ) [ 000011110]
StgValue_59         (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="buf_2d_in_0_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_2d_in_1_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_2d_in_2_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf_2d_in_3_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_2d_in_4_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_2d_in_5_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_5/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf_2d_in_6_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buf_2d_in_7_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_2d_out_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_2d_out_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="output_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="StgValue_56_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/7 "/>
</bind>
</comp>

<comp id="136" class="1005" name="indvar_flatten_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="1"/>
<pin id="138" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="r_i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="r_i_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="c_i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="c_i_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="4" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_dct_2d_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="173" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="174" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="177" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="178" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="179" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="180" dir="0" index="10" bw="14" slack="0"/>
<pin id="181" dir="0" index="11" bw="15" slack="0"/>
<pin id="182" dir="0" index="12" bw="15" slack="0"/>
<pin id="183" dir="0" index="13" bw="15" slack="0"/>
<pin id="184" dir="0" index="14" bw="15" slack="0"/>
<pin id="185" dir="0" index="15" bw="15" slack="0"/>
<pin id="186" dir="0" index="16" bw="15" slack="0"/>
<pin id="187" dir="0" index="17" bw="15" slack="0"/>
<pin id="188" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_read_data_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="0"/>
<pin id="202" dir="0" index="3" bw="16" slack="0"/>
<pin id="203" dir="0" index="4" bw="16" slack="0"/>
<pin id="204" dir="0" index="5" bw="16" slack="0"/>
<pin id="205" dir="0" index="6" bw="16" slack="0"/>
<pin id="206" dir="0" index="7" bw="16" slack="0"/>
<pin id="207" dir="0" index="8" bw="16" slack="0"/>
<pin id="208" dir="0" index="9" bw="16" slack="0"/>
<pin id="209" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="exitcond_flatten_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvar_flatten_next_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="r_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="exitcond_i3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i3/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="c_i_mid2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i_mid2/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_i_mid2_v_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_mid2_v/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="1"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_19_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_1_i_mid2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="3" slack="1"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i_mid2/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="c_i_cast2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="1"/>
<pin id="284" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast2/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_3_i_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_cast/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_21_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_4_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="6" slack="0"/>
<pin id="302" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_i/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="c_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="1"/>
<pin id="308" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_5_i_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/7 "/>
</bind>
</comp>

<comp id="314" class="1005" name="exitcond_flatten_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="318" class="1005" name="indvar_flatten_next_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="323" class="1005" name="c_i_mid2_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="1"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i_mid2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_i_mid2_v_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i_mid2_v "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_4_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="1"/>
<pin id="338" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="341" class="1005" name="buf_2d_out_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="1"/>
<pin id="343" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_4_i_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="1"/>
<pin id="348" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="351" class="1005" name="c_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="50" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="118" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="169" pin=10"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="169" pin=11"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="169" pin=12"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="169" pin=13"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="169" pin=14"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="169" pin=15"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="169" pin=16"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="169" pin=17"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="212"><net_src comp="76" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="213"><net_src comp="80" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="214"><net_src comp="84" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="215"><net_src comp="88" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="216"><net_src comp="92" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="217"><net_src comp="96" pin="1"/><net_sink comp="198" pin=7"/></net>

<net id="218"><net_src comp="100" pin="1"/><net_sink comp="198" pin=8"/></net>

<net id="219"><net_src comp="104" pin="1"/><net_sink comp="198" pin=9"/></net>

<net id="224"><net_src comp="140" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="140" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="151" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="162" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="162" pin="4"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="238" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="232" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="151" pin="4"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="292"><net_src comp="271" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="303"><net_src comp="282" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="275" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="317"><net_src comp="220" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="226" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="326"><net_src comp="244" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="333"><net_src comp="252" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="339"><net_src comp="260" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="344"><net_src comp="112" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="349"><net_src comp="299" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="354"><net_src comp="305" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="162" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
 - Input state : 
	Port: dct : input_r | {1 2 }
	Port: dct : dct_coeff_table_0 | {3 4 }
	Port: dct : dct_coeff_table_1 | {3 4 }
	Port: dct : dct_coeff_table_2 | {3 4 }
	Port: dct : dct_coeff_table_3 | {3 4 }
	Port: dct : dct_coeff_table_4 | {3 4 }
	Port: dct : dct_coeff_table_5 | {3 4 }
	Port: dct : dct_coeff_table_6 | {3 4 }
	Port: dct : dct_coeff_table_7 | {3 4 }
  - Chain level:
	State 1
		StgValue_18 : 1
	State 2
	State 3
	State 4
	State 5
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_31 : 2
		r : 1
		exitcond_i3 : 1
		c_i_mid2 : 2
		tmp_i_mid2_v : 2
		tmp_4 : 3
	State 6
		tmp_19_cast : 1
		tmp_s : 2
		tmp_21_cast : 3
		buf_2d_out_addr : 4
		buf_2d_out_load : 5
		tmp_4_i : 1
	State 7
		output_addr : 1
		StgValue_56 : 2
		empty_12 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_dct_2d_fu_169     |    2    |    8    |  31.842 |   933   |   487   |
|          |    grp_read_data_fu_198    |    0    |    0    |  1.769  |    47   |    79   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          | indvar_flatten_next_fu_226 |    0    |    0    |    0    |    0    |    15   |
|          |          r_fu_232          |    0    |    0    |    0    |    0    |    13   |
|    add   |        tmp_s_fu_288        |    0    |    0    |    0    |    0    |    15   |
|          |       tmp_4_i_fu_299       |    0    |    0    |    0    |    0    |    15   |
|          |          c_fu_305          |    0    |    0    |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|  select  |       c_i_mid2_fu_244      |    0    |    0    |    0    |    0    |    4    |
|          |     tmp_i_mid2_v_fu_252    |    0    |    0    |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_220  |    0    |    0    |    0    |    0    |    4    |
|          |     exitcond_i3_fu_238     |    0    |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   trunc  |        tmp_4_fu_260        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|         tmp_fu_264         |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_1_i_mid2_fu_275    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |     tmp_19_cast_fu_271     |    0    |    0    |    0    |    0    |    0    |
|          |      c_i_cast2_fu_282      |    0    |    0    |    0    |    0    |    0    |
|   zext   |     tmp_3_i_cast_fu_285    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_21_cast_fu_294     |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_5_i_fu_310       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   Total  |                            |    2    |    8    |  33.611 |   980   |   651   |
|----------|----------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|   buf_2d_in_0   |    0   |   32   |    2   |
|   buf_2d_in_1   |    0   |   32   |    2   |
|   buf_2d_in_2   |    0   |   32   |    2   |
|   buf_2d_in_3   |    0   |   32   |    2   |
|   buf_2d_in_4   |    0   |   32   |    2   |
|   buf_2d_in_5   |    0   |   32   |    2   |
|   buf_2d_in_6   |    0   |   32   |    2   |
|   buf_2d_in_7   |    0   |   32   |    2   |
|    buf_2d_out   |    1   |    0   |    0   |
|dct_coeff_table_0|    0   |   14   |    2   |
|dct_coeff_table_1|    0   |   15   |    2   |
|dct_coeff_table_2|    0   |   15   |    2   |
|dct_coeff_table_3|    0   |   15   |    2   |
|dct_coeff_table_4|    0   |   15   |    2   |
|dct_coeff_table_5|    0   |   15   |    2   |
|dct_coeff_table_6|    0   |   15   |    2   |
|dct_coeff_table_7|    0   |   15   |    2   |
+-----------------+--------+--------+--------+
|      Total      |    1   |   375  |   32   |
+-----------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  buf_2d_out_addr_reg_341  |    6   |
|      c_i_mid2_reg_323     |    4   |
|        c_i_reg_158        |    4   |
|         c_reg_351         |    4   |
|  exitcond_flatten_reg_314 |    1   |
|indvar_flatten_next_reg_318|    7   |
|   indvar_flatten_reg_136  |    7   |
|        r_i_reg_147        |    4   |
|      tmp_4_i_reg_346      |    6   |
|       tmp_4_reg_336       |    3   |
|    tmp_i_mid2_v_reg_330   |    4   |
+---------------------------+--------+
|           Total           |   50   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_118 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    8   |   33   |   980  |   651  |
|   Memory  |    1   |    -   |    -   |   375  |   32   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   50   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   35   |  1405  |   692  |
+-----------+--------+--------+--------+--------+--------+
