
*** Running vivado
    with args -log Datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Datapath.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Datapath.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 393.312 ; gain = 60.457
Command: synth_design -top Datapath -part xc7z014sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17868
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 831.988 ; gain = 413.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:605]
INFO: [Synth 8-6157] synthesizing module 'Single_Cycle_Data_Mem' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:582]
INFO: [Synth 8-6155] done synthesizing module 'Single_Cycle_Data_Mem' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:582]
INFO: [Synth 8-6157] synthesizing module 'Single_Cycle_Instr_Mem' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:536]
INFO: [Synth 8-6155] done synthesizing module 'Single_Cycle_Instr_Mem' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:536]
INFO: [Synth 8-6157] synthesizing module 'Single_Cycle_CPU' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:487]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:22]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:36]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:36]
INFO: [Synth 8-6157] synthesizing module 'Ctrl' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:54]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:45]
INFO: [Synth 8-6157] synthesizing module 'dst_Mux' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:331]
INFO: [Synth 8-6155] done synthesizing module 'dst_Mux' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:331]
INFO: [Synth 8-6157] synthesizing module 'f' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:345]
INFO: [Synth 8-6155] done synthesizing module 'f' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:345]
INFO: [Synth 8-6157] synthesizing module 'MUX2to1' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:364]
INFO: [Synth 8-6155] done synthesizing module 'MUX2to1' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:364]
INFO: [Synth 8-6157] synthesizing module 'signextend' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:380]
INFO: [Synth 8-6155] done synthesizing module 'signextend' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:380]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:395]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:395]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:430]
WARNING: [Synth 8-153] case item 4'bx001 will never be executed [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:438]
WARNING: [Synth 8-153] case item 4'bx101 will never be executed [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:438]
WARNING: [Synth 8-153] case item 4'bx000 will never be executed [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:438]
WARNING: [Synth 8-153] case item 4'bx100 will never be executed [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:438]
WARNING: [Synth 8-153] case item 4'bx010 will never be executed [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:438]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:430]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:459]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:459]
INFO: [Synth 8-6157] synthesizing module 'pc_mux' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:465]
INFO: [Synth 8-6155] done synthesizing module 'pc_mux' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:465]
INFO: [Synth 8-6155] done synthesizing module 'Single_Cycle_CPU' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:487]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:605]
WARNING: [Synth 8-7137] Register register_reg[0] in module regfile has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:404]
WARNING: [Synth 8-3848] Net data in module/entity Single_Cycle_CPU does not have driver. [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:490]
WARNING: [Synth 8-7129] Port data[31] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[30] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[29] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[28] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[27] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[26] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[25] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[24] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[23] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[22] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[21] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[20] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[19] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[18] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[17] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[16] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[15] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[14] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[13] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[12] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[11] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[10] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[9] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[8] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[7] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[6] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[5] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[4] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[3] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[2] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[1] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[0] in module Single_Cycle_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[31] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module Single_Cycle_Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module Single_Cycle_Data_Mem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 927.410 ; gain = 509.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 927.410 ; gain = 509.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z014sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 927.410 ; gain = 509.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z014sclg400-1
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'regrt_reg' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'jal_reg' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'shift_reg' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'alu_imm_reg' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'sext_reg' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'alu_c_reg' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'pcsrc_reg' [C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/main.v:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 927.410 ; gain = 509.223
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	  33 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 4     
	  13 Input    1 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 170 (col length:60)
BRAMs: 214 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:01 . Memory (MB): peak = 1196.781 ; gain = 778.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------+------------+---------------+----------------+
|Module Name            | RTL Object | Depth x Width | Implemented As | 
+-----------------------+------------+---------------+----------------+
|Single_Cycle_Instr_Mem | instr_mem  | 32x30         | LUT            | 
|Datapath               | p_0_out    | 32x30         | LUT            | 
+-----------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives     | 
+------------+--------------------------------------+-----------+----------------------+----------------+
|Datapath    | Single_Cycle_Data_Mem_instr1/ram_reg | Implied   | 32 x 32              | RAM32X1S x 32  | 
+------------+--------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:13 . Memory (MB): peak = 1205.613 ; gain = 787.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives     | 
+------------+--------------------------------------+-----------+----------------------+----------------+
|Datapath    | Single_Cycle_Data_Mem_instr1/ram_reg | Implied   | 32 x 32              | RAM32X1S x 32  | 
+------------+--------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Single_Cycle_CPU_instr1/Ctrl_instr1/wreg_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (Single_Cycle_CPU_instr1/Ctrl_instr1/wmem_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (Single_Cycle_CPU_instr1/Ctrl_instr1/pcsrc_reg[1]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (Single_Cycle_CPU_instr1/Ctrl_instr1/pcsrc_reg[0]) is unused and will be removed from module Datapath.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:17 . Memory (MB): peak = 1205.770 ; gain = 787.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:23 . Memory (MB): peak = 1205.770 ; gain = 787.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:23 . Memory (MB): peak = 1205.770 ; gain = 787.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:23 . Memory (MB): peak = 1205.770 ; gain = 787.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:23 . Memory (MB): peak = 1205.770 ; gain = 787.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:23 . Memory (MB): peak = 1205.770 ; gain = 787.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:23 . Memory (MB): peak = 1205.770 ; gain = 787.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    19|
|3     |LUT1     |     2|
|4     |LUT2     |    36|
|5     |LUT3     |    11|
|6     |LUT4     |    38|
|7     |LUT5     |   181|
|8     |LUT6     |   514|
|9     |MUXF7    |   192|
|10    |MUXF8    |    18|
|11    |RAM32X1S |     9|
|12    |FDCE     |   992|
|13    |FDRE     |    32|
|14    |LD       |    10|
|15    |IBUF     |     2|
|16    |OBUF     |    96|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |  2154|
|2     |  Single_Cycle_CPU_instr1      |Single_Cycle_CPU      |  2045|
|3     |    Ctrl_instr1                |Ctrl                  |    78|
|4     |    adder_instr1               |adder                 |     8|
|5     |    alu_instr1                 |alu                   |     3|
|6     |    pc_adder_instr1            |pc_adder              |    19|
|7     |    pc_instr1                  |pc                    |   275|
|8     |    regfile_instr1             |regfile               |  1662|
|9     |  Single_Cycle_Data_Mem_instr1 |Single_Cycle_Data_Mem |     9|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:23 . Memory (MB): peak = 1205.770 ; gain = 787.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:23 . Memory (MB): peak = 1205.770 ; gain = 787.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:23 . Memory (MB): peak = 1205.770 ; gain = 787.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1217.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1256.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 10 instances
  RAM32X1S => RAM32X1S (RAMS32): 9 instances

Synth Design complete, checksum: f5830d7d
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:27 . Memory (MB): peak = 1256.703 ; gain = 863.391
INFO: [Common 17-1381] The checkpoint 'C:/Users/alygh/Desktop/CMPEN 331/Final Project/Final Project.runs/synth_1/Datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Datapath_utilization_synth.rpt -pb Datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  4 20:39:42 2023...
