set_property PACKAGE_PIN G11 [get_ports CS]
set_property PACKAGE_PIN J11 [get_ports MOSI]
set_property PACKAGE_PIN F10 [get_ports SCLK]
set_property PACKAGE_PIN K13 [get_ports MISO]
set_property IOSTANDARD LVCMOS33 [get_ports CS]
set_property IOSTANDARD LVCMOS33 [get_ports MISO]
set_property IOSTANDARD LVCMOS33 [get_ports MOSI]
set_property IOSTANDARD LVCMOS33 [get_ports SCLK]

set_property PACKAGE_PIN G11 [get_ports CS_RHD]
set_property PACKAGE_PIN F10 [get_ports SCLK_RHD]
set_property PACKAGE_PIN J11 [get_ports MOSI_RHD]
set_property PACKAGE_PIN K13 [get_ports MISO_RHD]
set_property PACKAGE_PIN A10 [get_ports CS_RHS]
set_property PACKAGE_PIN H11 [get_ports MISO_RHS]
set_property PACKAGE_PIN G10 [get_ports MOSI_RHS]
set_property PACKAGE_PIN A12 [get_ports SCLK_RHS]
set_property IOSTANDARD LVCMOS33 [get_ports CS_RHD]
set_property IOSTANDARD LVCMOS33 [get_ports CS_RHS]
set_property IOSTANDARD LVCMOS33 [get_ports MISO_RHD]
set_property IOSTANDARD LVCMOS33 [get_ports MISO_RHS]
set_property IOSTANDARD LVCMOS33 [get_ports MOSI_RHS]
set_property IOSTANDARD LVCMOS33 [get_ports MOSI_RHD]
set_property IOSTANDARD LVCMOS33 [get_ports SCLK_RHD]
set_property IOSTANDARD LVCMOS33 [get_ports SCLK_RHS]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
