Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Oct 21 15:51:59 2016
| Host         : DESKTOP-7FAJQ9S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_VIRTEX6_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_VIRTEX6_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.483        0.000                      0                  480        0.115        0.000                      0                  480        3.750        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.483        0.000                      0                  480        0.115        0.000                      0                  480        3.750        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.080ns (48.285%)  route 4.370ns (51.715%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.601     5.122    program_rom/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.576 r  program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          1.467     9.043    processor/move_type_lut/I1
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124     9.167 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.969    10.136    processor/push_pop_lut/I2
    SLICE_X6Y16          LUT5 (Prop_lut5_I2_O)        0.150    10.286 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.139    11.425    processor/push_pop_lut_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.355    11.780 r  processor/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.780    processor/stack_loop[3].upper_stack.stack_pointer_lut_n_1
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.156 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.156    processor/stack_loop[3].upper_stack.stack_muxcy_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.410 r  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.794    13.205    processor/reset_lut/I2
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.367    13.572 r  processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    13.572    processor/reset_lut_n_1
    SLICE_X9Y15          FDRE                                         r  processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.444    14.785    processor/CLK
    SLICE_X9Y15          FDRE                                         r  processor/internal_reset_flop/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)        0.031    15.055    processor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -13.572    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 4.109ns (48.462%)  route 4.370ns (51.538%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.601     5.122    program_rom/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.576 r  program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          1.467     9.043    processor/move_type_lut/I1
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124     9.167 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.969    10.136    processor/push_pop_lut/I2
    SLICE_X6Y16          LUT5 (Prop_lut5_I2_O)        0.150    10.286 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.139    11.425    processor/push_pop_lut_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.355    11.780 r  processor/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.780    processor/stack_loop[3].upper_stack.stack_pointer_lut_n_1
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.156 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.156    processor/stack_loop[3].upper_stack.stack_muxcy_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.410 f  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.794    13.205    processor/reset_lut/I2
    SLICE_X9Y15          LUT5 (Prop_lut5_I2_O)        0.396    13.601 r  processor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    13.601    processor/D
    SLICE_X9Y15          FDRE                                         r  processor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.444    14.785    processor/CLK
    SLICE_X9Y15          FDRE                                         r  processor/run_flop/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)        0.075    15.099    processor/run_flop
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[2].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 3.288ns (41.812%)  route 4.576ns (58.188%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.601     5.122    program_rom/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.576 r  program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.834     9.409    processor/lower_reg_banks/ADDRA1
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.555 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968    10.523    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.356    10.879 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.164    12.044    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/ADDRC0
    SLICE_X2Y14          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332    12.376 r  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.610    12.986    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_n_2
    SLICE_X3Y14          FDRE                                         r  processor/data_path_loop[2].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.514    14.855    processor/CLK
    SLICE_X3Y14          FDRE                                         r  processor/data_path_loop[2].small_spm.spm_flop/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)       -0.058    15.022    processor/data_path_loop[2].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[4].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 3.288ns (42.417%)  route 4.464ns (57.583%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.601     5.122    program_rom/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.576 r  program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.834     9.409    processor/lower_reg_banks/ADDRA1
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.555 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968    10.523    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.356    10.879 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.182    12.061    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRA0
    SLICE_X2Y17          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332    12.393 r  processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/O
                         net (fo=1, routed)           0.480    12.873    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_n_0
    SLICE_X4Y16          FDRE                                         r  processor/data_path_loop[4].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.510    14.851    processor/CLK
    SLICE_X4Y16          FDRE                                         r  processor/data_path_loop[4].small_spm.spm_flop/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)       -0.081    14.995    processor/data_path_loop[4].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[5].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 3.288ns (42.485%)  route 4.451ns (57.515%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.601     5.122    program_rom/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.576 r  program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.834     9.409    processor/lower_reg_banks/ADDRA1
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.555 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968    10.523    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.356    10.879 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.172    12.051    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRB0
    SLICE_X2Y17          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332    12.383 r  processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/O
                         net (fo=1, routed)           0.478    12.861    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_n_1
    SLICE_X4Y16          FDRE                                         r  processor/data_path_loop[5].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.510    14.851    processor/CLK
    SLICE_X4Y16          FDRE                                         r  processor/data_path_loop[5].small_spm.spm_flop/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)       -0.061    15.015    processor/data_path_loop[5].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[3].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 3.288ns (42.459%)  route 4.456ns (57.541%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.601     5.122    program_rom/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.576 r  program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.834     9.409    processor/lower_reg_banks/ADDRA1
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.555 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968    10.523    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.356    10.879 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.183    12.063    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/ADDRD0
    SLICE_X2Y14          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332    12.395 r  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/O
                         net (fo=1, routed)           0.471    12.866    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_n_3
    SLICE_X3Y14          FDRE                                         r  processor/data_path_loop[3].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.514    14.855    processor/CLK
    SLICE_X3Y14          FDRE                                         r  processor/data_path_loop[3].small_spm.spm_flop/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)       -0.047    15.033    processor/data_path_loop[3].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.827ns  (logic 4.157ns (53.109%)  route 3.670ns (46.891%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.601     5.122    program_rom/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.576 r  program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.834     9.409    processor/lower_reg_banks/ADDRA1
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.555 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968    10.523    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.356    10.879 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          0.869    11.748    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y16          LUT6 (Prop_lut6_I0_O)        0.332    12.080 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.080    processor/data_path_loop[0].arith_logical_lut_n_1
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.612 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.612    processor/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.726 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.726    processor/data_path_loop[7].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.949 r  processor/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000    12.949    processor/arith_carry_xorcy_n_0
    SLICE_X5Y18          FDRE                                         r  processor/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.507    14.848    processor/CLK
    SLICE_X5Y18          FDRE                                         r  processor/arith_carry_flop/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y18          FDRE (Setup_fdre_C_D)        0.062    15.135    processor/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 4.154ns (53.091%)  route 3.670ns (46.909%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.601     5.122    program_rom/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.576 r  program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.834     9.409    processor/lower_reg_banks/ADDRA1
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.555 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968    10.523    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.356    10.879 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          0.869    11.748    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y16          LUT6 (Prop_lut6_I0_O)        0.332    12.080 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.080    processor/data_path_loop[0].arith_logical_lut_n_1
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.612 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.612    processor/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000    12.946    processor/data_path_loop[5].upper_arith_logical.arith_logical_xorcy_n_0
    SLICE_X5Y17          FDRE                                         r  processor/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.509    14.850    processor/CLK
    SLICE_X5Y17          FDRE                                         r  processor/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)        0.062    15.137    processor/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.946    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[1].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 3.288ns (42.933%)  route 4.370ns (57.067%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.601     5.122    program_rom/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.576 r  program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.834     9.409    processor/lower_reg_banks/ADDRA1
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.555 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968    10.523    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.356    10.879 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.061    11.940    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/ADDRB0
    SLICE_X2Y14          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332    12.272 r  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/O
                         net (fo=1, routed)           0.508    12.780    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_n_1
    SLICE_X3Y14          FDRE                                         r  processor/data_path_loop[1].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.514    14.855    processor/CLK
    SLICE_X3Y14          FDRE                                         r  processor/data_path_loop[1].small_spm.spm_flop/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)       -0.093    14.987    processor/data_path_loop[1].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 4.133ns (52.964%)  route 3.670ns (47.036%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.601     5.122    program_rom/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.576 r  program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.834     9.409    processor/lower_reg_banks/ADDRA1
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.555 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968    10.523    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.356    10.879 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          0.869    11.748    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y16          LUT6 (Prop_lut6_I0_O)        0.332    12.080 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.080    processor/data_path_loop[0].arith_logical_lut_n_1
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.612 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.612    processor/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.925 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    12.925    processor/data_path_loop[7].upper_arith_logical.arith_logical_xorcy_n_0
    SLICE_X5Y17          FDRE                                         r  processor/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.509    14.850    processor/CLK
    SLICE_X5Y17          FDRE                                         r  processor/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)        0.062    15.137    processor/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                  2.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 processor/address_loop[0].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.589     1.472    processor/CLK
    SLICE_X7Y14          FDRE                                         r  processor/address_loop[0].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  processor/address_loop[0].pc_flop/Q
                         net (fo=3, routed)           0.131     1.744    processor/stack_ram_low/DIC0
    SLICE_X6Y14          RAMD32                                       r  processor/stack_ram_low/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.859     1.986    processor/stack_ram_low/WCLK
    SLICE_X6Y14          RAMD32                                       r  processor/stack_ram_low/RAMC/CLK
                         clock pessimism             -0.501     1.485    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.629    processor/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 processor/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.096%)  route 0.290ns (63.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.444    processor/CLK
    SLICE_X8Y16          FDRE                                         r  processor/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  processor/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.290     1.898    processor/stack_ram_high/ADDRD1
    SLICE_X8Y15          RAMD32                                       r  processor/stack_ram_high/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.830     1.957    processor/stack_ram_high/WCLK
    SLICE_X8Y15          RAMD32                                       r  processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y15          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.768    processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 processor/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.096%)  route 0.290ns (63.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.444    processor/CLK
    SLICE_X8Y16          FDRE                                         r  processor/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  processor/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.290     1.898    processor/stack_ram_high/ADDRD1
    SLICE_X8Y15          RAMD32                                       r  processor/stack_ram_high/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.830     1.957    processor/stack_ram_high/WCLK
    SLICE_X8Y15          RAMD32                                       r  processor/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y15          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.768    processor/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 processor/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.096%)  route 0.290ns (63.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.444    processor/CLK
    SLICE_X8Y16          FDRE                                         r  processor/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  processor/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.290     1.898    processor/stack_ram_high/ADDRD1
    SLICE_X8Y15          RAMD32                                       r  processor/stack_ram_high/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.830     1.957    processor/stack_ram_high/WCLK
    SLICE_X8Y15          RAMD32                                       r  processor/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y15          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.768    processor/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 processor/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.096%)  route 0.290ns (63.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.444    processor/CLK
    SLICE_X8Y16          FDRE                                         r  processor/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  processor/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.290     1.898    processor/stack_ram_high/ADDRD1
    SLICE_X8Y15          RAMD32                                       r  processor/stack_ram_high/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.830     1.957    processor/stack_ram_high/WCLK
    SLICE_X8Y15          RAMD32                                       r  processor/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y15          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.768    processor/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 processor/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.096%)  route 0.290ns (63.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.444    processor/CLK
    SLICE_X8Y16          FDRE                                         r  processor/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  processor/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.290     1.898    processor/stack_ram_high/ADDRD1
    SLICE_X8Y15          RAMD32                                       r  processor/stack_ram_high/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.830     1.957    processor/stack_ram_high/WCLK
    SLICE_X8Y15          RAMD32                                       r  processor/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y15          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.768    processor/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 processor/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.096%)  route 0.290ns (63.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.444    processor/CLK
    SLICE_X8Y16          FDRE                                         r  processor/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  processor/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.290     1.898    processor/stack_ram_high/ADDRD1
    SLICE_X8Y15          RAMD32                                       r  processor/stack_ram_high/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.830     1.957    processor/stack_ram_high/WCLK
    SLICE_X8Y15          RAMD32                                       r  processor/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y15          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.768    processor/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 processor/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.096%)  route 0.290ns (63.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.444    processor/CLK
    SLICE_X8Y16          FDRE                                         r  processor/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  processor/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.290     1.898    processor/stack_ram_high/ADDRD1
    SLICE_X8Y15          RAMS32                                       r  processor/stack_ram_high/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.830     1.957    processor/stack_ram_high/WCLK
    SLICE_X8Y15          RAMS32                                       r  processor/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y15          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.768    processor/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 processor/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.096%)  route 0.290ns (63.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.444    processor/CLK
    SLICE_X8Y16          FDRE                                         r  processor/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  processor/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.290     1.898    processor/stack_ram_high/ADDRD1
    SLICE_X8Y15          RAMS32                                       r  processor/stack_ram_high/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.830     1.957    processor/stack_ram_high/WCLK
    SLICE_X8Y15          RAMS32                                       r  processor/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y15          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.768    processor/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 processor/carry_flag_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.155%)  route 0.178ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.473    processor/CLK
    SLICE_X3Y16          FDRE                                         r  processor/carry_flag_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  processor/carry_flag_flop/Q
                         net (fo=6, routed)           0.178     1.792    processor/stack_ram_low/DIA0
    SLICE_X6Y14          RAMD32                                       r  processor/stack_ram_low/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.859     1.986    processor/stack_ram_low/WCLK
    SLICE_X6Y14          RAMD32                                       r  processor/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.655    processor/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y18   U1/control_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y18   U1/control_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y16   U1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y18   U1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y18   U1/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y19   U1/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y18   U1/count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y11    in_port_reg[0]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y14    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    processor/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    processor/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    processor/lower_reg_banks/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    processor/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y14    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y14    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y14    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    processor/lower_reg_banks/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    processor/lower_reg_banks/RAMC_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y17    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y17    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y17    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y17    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    processor/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    processor/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    processor/lower_reg_banks/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    processor/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    processor/stack_ram_low/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    processor/stack_ram_low/RAMC/CLK



