//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jan 12 20:46:01 2012 (1326408361)
// Cuda compilation tools, release 4.1, V0.2.1221
//

.version 3.0
.target sm_20
.address_size 64

	.file	1 "/tmp/tmpxft_00003b7f_00000000-9_memory.cpp3.i"
	.file	2 "memory.cu"

.entry _Z10MatrixCopyPfS_ii(
	.param .u64 _Z10MatrixCopyPfS_ii_param_0,
	.param .u64 _Z10MatrixCopyPfS_ii_param_1,
	.param .u32 _Z10MatrixCopyPfS_ii_param_2,
	.param .u32 _Z10MatrixCopyPfS_ii_param_3
)
{
	.reg .f32 	%f<2>;
	.reg .s32 	%r<13>;
	.reg .s64 	%rl<8>;


	ld.param.u64 	%rl1, [_Z10MatrixCopyPfS_ii_param_0];
	ld.param.u64 	%rl2, [_Z10MatrixCopyPfS_ii_param_1];
	ld.param.u32 	%r1, [_Z10MatrixCopyPfS_ii_param_3];
	cvta.to.global.u64 	%rl3, %rl2;
	.loc 2 7 1
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r2, %r3, %r4;
	.loc 2 8 1
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	.loc 2 9 1
	mad.lo.s32 	%r10, %r9, %r1, %r5;
	cvta.to.global.u64 	%rl4, %rl1;
	.loc 2 9 1
	mul.wide.s32 	%rl5, %r10, 4;
	add.s64 	%rl6, %rl4, %rl5;
	add.s64 	%rl7, %rl3, %rl5;
	ld.global.f32 	%f1, [%rl6];
	st.global.f32 	[%rl7], %f1;
	.loc 2 10 2
	ret;
}


