{
  "module_name": "clk-mt8188-venc.c",
  "hash_id": "06ae6bed73c976f3485d4cd18693f3e1abf0e42afd3c9121dc4b19908704b022",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8188-venc.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include <dt-bindings/clock/mediatek,mt8188-clk.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs venc1_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x0,\n};\n\n#define GATE_VENC1(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &venc1_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\nstatic const struct mtk_gate venc1_clks[] = {\n\tGATE_VENC1(CLK_VENC1_LARB, \"venc1_larb\", \"top_venc\", 0),\n\tGATE_VENC1(CLK_VENC1_VENC, \"venc1_venc\", \"top_venc\", 4),\n\tGATE_VENC1(CLK_VENC1_JPGENC, \"venc1_jpgenc\", \"top_venc\", 8),\n\tGATE_VENC1(CLK_VENC1_JPGDEC, \"venc1_jpgdec\", \"top_venc\", 12),\n\tGATE_VENC1(CLK_VENC1_JPGDEC_C1, \"venc1_jpgdec_c1\", \"top_venc\", 16),\n\tGATE_VENC1(CLK_VENC1_GALS, \"venc1_gals\", \"top_venc\", 28),\n\tGATE_VENC1(CLK_VENC1_GALS_SRAM, \"venc1_gals_sram\", \"top_venc\", 31),\n};\n\nstatic const struct mtk_clk_desc venc1_desc = {\n\t.clks = venc1_clks,\n\t.num_clks = ARRAY_SIZE(venc1_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8188_venc1[] = {\n\t{ .compatible = \"mediatek,mt8188-vencsys\", .data = &venc1_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8188_venc1);\n\nstatic struct platform_driver clk_mt8188_venc1_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8188-venc1\",\n\t\t.of_match_table = of_match_clk_mt8188_venc1,\n\t},\n};\n\nmodule_platform_driver(clk_mt8188_venc1_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}