// Seed: 928669726
module module_0 (
    output wand id_0,
    input  wor  id_1
);
  specify
    (id_3 => id_4) = (id_3  : id_3  : 1'b0);
    (id_5 => id_6) = 1;
    (id_7 => id_8) = (1  : 1  : 1 == id_8, id_3  : 1'h0 : 1);
  endspecify
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wire id_5,
    output wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input tri id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    input wire id_14,
    input supply1 id_15,
    input supply1 id_16
);
  wor id_18;
  assign id_9 = id_0;
  wand id_19;
  assign id_9 = (id_18) ? 1 : 1;
  module_0(
      id_2, id_10
  );
  assign id_19 = id_4;
endmodule
