{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526299989266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526299989286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 15:13:09 2018 " "Processing started: Mon May 14 15:13:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526299989286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526299989286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NoCSimp -c rev8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off NoCSimp -c rev8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526299989286 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1526299989912 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_m.v(37) " "Verilog HDL information at input_m.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "input_m.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/input_m.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1526300006087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_m.v 1 1 " "Found 1 design units, including 1 entities, in source file input_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 InPort " "Found entity 1: InPort" {  } { { "input_m.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/input_m.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006087 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "output_m.v(37) " "Verilog HDL information at output_m.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "output_m.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/output_m.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1526300006098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_m.v 1 1 " "Found 1 design units, including 1 entities, in source file output_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutPort " "Found entity 1: OutPort" {  } { { "output_m.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/output_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nocsimp3_m_inout.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nocsimp3_m_inout.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NoCSimp3_m_inout " "Found entity 1: NoCSimp3_m_inout" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/NoCSimp3_m_inout.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nocsimp3_sw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nocsimp3_sw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NoCSimp3_sw " "Found entity 1: NoCSimp3_sw" {  } { { "NoCSimp3_sw.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/NoCSimp3_sw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4sw_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4sw_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4sw_1 " "Found entity 1: 4sw_1" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file inputcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputCPU " "Found entity 1: inputCPU" {  } { { "inputCPU.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/inputCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file outputcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputCPU " "Found entity 1: outputCPU" {  } { { "outputCPU.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/outputCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localcpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file localcpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LocalCPU " "Found entity 1: LocalCPU" {  } { { "LocalCPU.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/LocalCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "4sw_1 " "Elaborating entity \"4sw_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526300006192 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NoCSimp3_sw sw1 " "Block or symbol \"NoCSimp3_sw\" of instance \"sw1\" overlaps another block or symbol" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -8 744 968 312 "sw1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526300006202 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LocalCPU CPU0 " "Block or symbol \"LocalCPU\" of instance \"CPU0\" overlaps another block or symbol" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -336 104 448 -144 "CPU0" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526300006202 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LocalCPU CPU1 " "Block or symbol \"LocalCPU\" of instance \"CPU1\" overlaps another block or symbol" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -336 696 1040 -144 "CPU1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526300006202 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "dataGet0 " "Pin \"dataGet0\" is missing source" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -264 416 592 -248 "dataGet0" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526300006202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LocalCPU LocalCPU:CPU1 " "Elaborating entity \"LocalCPU\" for hierarchy \"LocalCPU:CPU1\"" {  } { { "4sw_1.bdf" "CPU1" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -336 696 1040 -144 "CPU1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006212 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "dataFromCPUToRouter\[31..0\] " "Pin \"dataFromCPUToRouter\[31..0\]\" overlaps another pin, block, or symbol" {  } { { "LocalCPU.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/LocalCPU.bdf" { { 168 688 928 184 "dataFromCPUToRouter\[31..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526300006222 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "inputCPU inst " "Block or symbol \"inputCPU\" of instance \"inst\" overlaps another block or symbol" {  } { { "LocalCPU.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/LocalCPU.bdf" { { 120 208 624 264 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526300006222 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "dataGet " "Pin \"dataGet\" is missing source" {  } { { "LocalCPU.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/LocalCPU.bdf" { { 176 560 736 192 "dataGet" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526300006222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputCPU LocalCPU:CPU1\|outputCPU:inst1 " "Elaborating entity \"outputCPU\" for hierarchy \"LocalCPU:CPU1\|outputCPU:inst1\"" {  } { { "LocalCPU.bdf" "inst1" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/LocalCPU.bdf" { { 112 928 1272 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006222 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataInL outputCPU.v(18) " "Output port \"dataInL\" at outputCPU.v(18) has no driver" {  } { { "outputCPU.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/outputCPU.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526300006292 "|4sw_1|LocalCPU:CPU0|outputCPU:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Inr outputCPU.v(19) " "Output port \"Inr\" at outputCPU.v(19) has no driver" {  } { { "outputCPU.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/outputCPU.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526300006292 "|4sw_1|LocalCPU:CPU0|outputCPU:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Outw outputCPU.v(19) " "Output port \"Outw\" at outputCPU.v(19) has no driver" {  } { { "outputCPU.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/outputCPU.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526300006292 "|4sw_1|LocalCPU:CPU0|outputCPU:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputCPU LocalCPU:CPU1\|inputCPU:inst " "Elaborating entity \"inputCPU\" for hierarchy \"LocalCPU:CPU1\|inputCPU:inst\"" {  } { { "LocalCPU.bdf" "inst" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/LocalCPU.bdf" { { 120 208 624 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006292 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataOutL inputCPU.v(14) " "Output port \"dataOutL\" at inputCPU.v(14) has no driver" {  } { { "inputCPU.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/inputCPU.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526300006312 "|4sw_1|LocalCPU:CPU0|inputCPU:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataFromWhom inputCPU.v(17) " "Output port \"dataFromWhom\" at inputCPU.v(17) has no driver" {  } { { "inputCPU.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/inputCPU.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526300006312 "|4sw_1|LocalCPU:CPU0|inputCPU:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataGet inputCPU.v(16) " "Output port \"dataGet\" at inputCPU.v(16) has no driver" {  } { { "inputCPU.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/inputCPU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526300006312 "|4sw_1|LocalCPU:CPU0|inputCPU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoCSimp3_sw NoCSimp3_sw:sw1 " "Elaborating entity \"NoCSimp3_sw\" for hierarchy \"NoCSimp3_sw:sw1\"" {  } { { "4sw_1.bdf" "sw1" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -8 744 968 312 "sw1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InPort NoCSimp3_sw:sw1\|InPort:Input " "Elaborating entity \"InPort\" for hierarchy \"NoCSimp3_sw:sw1\|InPort:Input\"" {  } { { "NoCSimp3_sw.bdf" "Input" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/NoCSimp3_sw.bdf" { { -360 -120 216 -104 "Input" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 input_m.v(57) " "Verilog HDL assignment warning at input_m.v(57): truncated value with size 32 to match size of target (3)" {  } { { "input_m.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/input_m.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526300006332 "|NoCSimp3_sw|InPort:Input"}
{ "Warning" "WSGN_SEARCH_FILE" "fifo.v 1 1 " "Using design file fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1526300006352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo NoCSimp3_sw:sw1\|fifo:inst " "Elaborating entity \"fifo\" for hierarchy \"NoCSimp3_sw:sw1\|fifo:inst\"" {  } { { "NoCSimp3_sw.bdf" "inst" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/NoCSimp3_sw.bdf" { { -288 344 504 -144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006352 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "scfifo scfifo.tdf " "Entity \"scfifo\" obtained from \"scfifo.tdf\" instead of from Quartus Prime megafunction library" {  } { { "scfifo.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/megafunctions/scfifo.tdf" 236 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1526300006386 ""}
{ "Warning" "WSGN_SEARCH_FILE" "megafunctions/scfifo.tdf 1 1 " "Using design file megafunctions/scfifo.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Found entity 1: scfifo" {  } { { "scfifo.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/megafunctions/scfifo.tdf" 236 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006388 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1526300006388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/fifo.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006595 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/scfifo_92e1.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/scfifo_92e1.tdf" 51 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_92e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_92e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_92e1 " "Found entity 1: scfifo_92e1" {  } { { "db/scfifo_92e1.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/scfifo_92e1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_92e1 NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated " "Elaborating entity \"scfifo_92e1\" for hierarchy \"NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_occ1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_occ1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_occ1 " "Found entity 1: a_dpfifo_occ1" {  } { { "db/a_dpfifo_occ1.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/a_dpfifo_occ1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_occ1 NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo " "Elaborating entity \"a_dpfifo_occ1\" for hierarchy \"NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\"" {  } { { "db/scfifo_92e1.tdf" "dpfifo" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/scfifo_92e1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vcp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vcp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vcp1 " "Found entity 1: altsyncram_vcp1" {  } { { "db/altsyncram_vcp1.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/altsyncram_vcp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vcp1 NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|altsyncram_vcp1:FIFOram " "Elaborating entity \"altsyncram_vcp1\" for hierarchy \"NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|altsyncram_vcp1:FIFOram\"" {  } { { "db/a_dpfifo_occ1.tdf" "FIFOram" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/a_dpfifo_occ1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/cmpr_3l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_occ1.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/a_dpfifo_occ1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_occ1.tdf" "three_comparison" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/a_dpfifo_occ1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/cntr_ggb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300006965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300006965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_occ1.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/a_dpfifo_occ1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300006965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/cntr_tg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300007025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300007025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_occ1.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/a_dpfifo_occ1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300007025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526300007085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300007085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"NoCSimp3_sw:sw1\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_occ1.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/db/a_dpfifo_occ1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300007085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutPort NoCSimp3_sw:sw1\|OutPort:Output " "Elaborating entity \"OutPort\" for hierarchy \"NoCSimp3_sw:sw1\|OutPort:Output\"" {  } { { "NoCSimp3_sw.bdf" "Output" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/NoCSimp3_sw.bdf" { { -368 744 1096 -144 "Output" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300007085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port output_m.v(30) " "Verilog HDL or VHDL warning at output_m.v(30): object \"port\" assigned a value but never read" {  } { { "output_m.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/output_m.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526300007085 "|NoCSimp3_sw|OutPort:Output"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataGet0 GND " "Pin \"dataGet0\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -264 416 592 -248 "dataGet0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataGet0"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataGet1 GND " "Pin \"dataGet1\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -264 1056 1232 -248 "dataGet1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataGet1"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataGet2 GND " "Pin \"dataGet2\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 1000 424 600 1016 "dataGet2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataGet2"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataGet3 GND " "Pin \"dataGet3\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 1000 1008 1184 1016 "dataGet3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataGet3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inr0 GND " "Pin \"Inr0\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -184 536 712 -168 "Inr0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|Inr0"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outw0 GND " "Pin \"Outw0\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -168 536 712 -152 "Outw0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|Outw0"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[36\] GND " "Pin \"dataOutCPU\[36\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[35\] GND " "Pin \"dataOutCPU\[35\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[34\] GND " "Pin \"dataOutCPU\[34\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[33\] GND " "Pin \"dataOutCPU\[33\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[32\] GND " "Pin \"dataOutCPU\[32\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[31\] GND " "Pin \"dataOutCPU\[31\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[30\] GND " "Pin \"dataOutCPU\[30\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[29\] GND " "Pin \"dataOutCPU\[29\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[28\] GND " "Pin \"dataOutCPU\[28\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[27\] GND " "Pin \"dataOutCPU\[27\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[26\] GND " "Pin \"dataOutCPU\[26\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[25\] GND " "Pin \"dataOutCPU\[25\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[24\] GND " "Pin \"dataOutCPU\[24\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[23\] GND " "Pin \"dataOutCPU\[23\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[22\] GND " "Pin \"dataOutCPU\[22\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[21\] GND " "Pin \"dataOutCPU\[21\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[20\] GND " "Pin \"dataOutCPU\[20\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[19\] GND " "Pin \"dataOutCPU\[19\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[18\] GND " "Pin \"dataOutCPU\[18\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[17\] GND " "Pin \"dataOutCPU\[17\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[16\] GND " "Pin \"dataOutCPU\[16\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[15\] GND " "Pin \"dataOutCPU\[15\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[14\] GND " "Pin \"dataOutCPU\[14\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[13\] GND " "Pin \"dataOutCPU\[13\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[12\] GND " "Pin \"dataOutCPU\[12\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[11\] GND " "Pin \"dataOutCPU\[11\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[10\] GND " "Pin \"dataOutCPU\[10\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[9\] GND " "Pin \"dataOutCPU\[9\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[8\] GND " "Pin \"dataOutCPU\[8\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[7\] GND " "Pin \"dataOutCPU\[7\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[6\] GND " "Pin \"dataOutCPU\[6\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[5\] GND " "Pin \"dataOutCPU\[5\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[4\] GND " "Pin \"dataOutCPU\[4\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[3\] GND " "Pin \"dataOutCPU\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[2\] GND " "Pin \"dataOutCPU\[2\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[1\] GND " "Pin \"dataOutCPU\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutCPU\[0\] GND " "Pin \"dataOutCPU\[0\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutCPU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutE0\[1\] VCC " "Pin \"dataOutE0\[1\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 96 560 739 112 "dataOutE0\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutE0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL3\[3\] GND " "Pin \"dataOutL3\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 608 1104 1280 624 "dataOutL3\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutL3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL3\[2\] VCC " "Pin \"dataOutL3\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 608 1104 1280 624 "dataOutL3\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutL3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL3\[1\] GND " "Pin \"dataOutL3\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 608 1104 1280 624 "dataOutL3\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutL3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL3\[0\] VCC " "Pin \"dataOutL3\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 608 1104 1280 624 "dataOutL3\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutL3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutS1\[3\] GND " "Pin \"dataOutS1\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 136 1000 1179 152 "dataOutS1\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutS1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutS1\[2\] GND " "Pin \"dataOutS1\[2\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 136 1000 1179 152 "dataOutS1\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutS1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutS1\[1\] GND " "Pin \"dataOutS1\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 136 1000 1179 152 "dataOutS1\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutS1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutS1\[0\] VCC " "Pin \"dataOutS1\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 136 1000 1179 152 "dataOutS1\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526300009756 "|4sw_1|dataOutS1[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526300009756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526300009934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/rev8.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/rev8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300010556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526300010776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526300010776 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "148 " "Design contains 148 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataSend3 " "No output dependent on input pin \"dataSend3\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 1016 496 664 1032 "dataSend3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataSend3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[31\] " "No output dependent on input pin \"dataFromCPUToRouter3\[31\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[30\] " "No output dependent on input pin \"dataFromCPUToRouter3\[30\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[29\] " "No output dependent on input pin \"dataFromCPUToRouter3\[29\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[28\] " "No output dependent on input pin \"dataFromCPUToRouter3\[28\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[27\] " "No output dependent on input pin \"dataFromCPUToRouter3\[27\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[26\] " "No output dependent on input pin \"dataFromCPUToRouter3\[26\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[25\] " "No output dependent on input pin \"dataFromCPUToRouter3\[25\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[24\] " "No output dependent on input pin \"dataFromCPUToRouter3\[24\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[23\] " "No output dependent on input pin \"dataFromCPUToRouter3\[23\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[22\] " "No output dependent on input pin \"dataFromCPUToRouter3\[22\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[21\] " "No output dependent on input pin \"dataFromCPUToRouter3\[21\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[20\] " "No output dependent on input pin \"dataFromCPUToRouter3\[20\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[19\] " "No output dependent on input pin \"dataFromCPUToRouter3\[19\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[18\] " "No output dependent on input pin \"dataFromCPUToRouter3\[18\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[17\] " "No output dependent on input pin \"dataFromCPUToRouter3\[17\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[16\] " "No output dependent on input pin \"dataFromCPUToRouter3\[16\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[15\] " "No output dependent on input pin \"dataFromCPUToRouter3\[15\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[14\] " "No output dependent on input pin \"dataFromCPUToRouter3\[14\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[13\] " "No output dependent on input pin \"dataFromCPUToRouter3\[13\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[12\] " "No output dependent on input pin \"dataFromCPUToRouter3\[12\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[11\] " "No output dependent on input pin \"dataFromCPUToRouter3\[11\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[10\] " "No output dependent on input pin \"dataFromCPUToRouter3\[10\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[9\] " "No output dependent on input pin \"dataFromCPUToRouter3\[9\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[8\] " "No output dependent on input pin \"dataFromCPUToRouter3\[8\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[7\] " "No output dependent on input pin \"dataFromCPUToRouter3\[7\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[6\] " "No output dependent on input pin \"dataFromCPUToRouter3\[6\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[5\] " "No output dependent on input pin \"dataFromCPUToRouter3\[5\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[4\] " "No output dependent on input pin \"dataFromCPUToRouter3\[4\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[3\] " "No output dependent on input pin \"dataFromCPUToRouter3\[3\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[2\] " "No output dependent on input pin \"dataFromCPUToRouter3\[2\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[1\] " "No output dependent on input pin \"dataFromCPUToRouter3\[1\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter3\[0\] " "No output dependent on input pin \"dataFromCPUToRouter3\[0\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 424 664 968 "dataFromCPUToRouter3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom3\[3\] " "No output dependent on input pin \"dataToWhom3\[3\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 984 472 664 1000 "dataToWhom3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom3\[2\] " "No output dependent on input pin \"dataToWhom3\[2\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 984 472 664 1000 "dataToWhom3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom3\[1\] " "No output dependent on input pin \"dataToWhom3\[1\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 984 472 664 1000 "dataToWhom3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom3\[0\] " "No output dependent on input pin \"dataToWhom3\[0\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 984 472 664 1000 "dataToWhom3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataSend2 " "No output dependent on input pin \"dataSend2\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 1016 -104 64 1032 "dataSend2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataSend2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[31\] " "No output dependent on input pin \"dataFromCPUToRouter2\[31\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[30\] " "No output dependent on input pin \"dataFromCPUToRouter2\[30\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[29\] " "No output dependent on input pin \"dataFromCPUToRouter2\[29\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[28\] " "No output dependent on input pin \"dataFromCPUToRouter2\[28\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[27\] " "No output dependent on input pin \"dataFromCPUToRouter2\[27\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[26\] " "No output dependent on input pin \"dataFromCPUToRouter2\[26\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[25\] " "No output dependent on input pin \"dataFromCPUToRouter2\[25\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[24\] " "No output dependent on input pin \"dataFromCPUToRouter2\[24\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[23\] " "No output dependent on input pin \"dataFromCPUToRouter2\[23\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[22\] " "No output dependent on input pin \"dataFromCPUToRouter2\[22\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[21\] " "No output dependent on input pin \"dataFromCPUToRouter2\[21\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[20\] " "No output dependent on input pin \"dataFromCPUToRouter2\[20\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[19\] " "No output dependent on input pin \"dataFromCPUToRouter2\[19\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[18\] " "No output dependent on input pin \"dataFromCPUToRouter2\[18\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[17\] " "No output dependent on input pin \"dataFromCPUToRouter2\[17\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[16\] " "No output dependent on input pin \"dataFromCPUToRouter2\[16\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[15\] " "No output dependent on input pin \"dataFromCPUToRouter2\[15\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[14\] " "No output dependent on input pin \"dataFromCPUToRouter2\[14\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[13\] " "No output dependent on input pin \"dataFromCPUToRouter2\[13\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[12\] " "No output dependent on input pin \"dataFromCPUToRouter2\[12\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[11\] " "No output dependent on input pin \"dataFromCPUToRouter2\[11\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[10\] " "No output dependent on input pin \"dataFromCPUToRouter2\[10\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[9\] " "No output dependent on input pin \"dataFromCPUToRouter2\[9\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[8\] " "No output dependent on input pin \"dataFromCPUToRouter2\[8\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[7\] " "No output dependent on input pin \"dataFromCPUToRouter2\[7\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[6\] " "No output dependent on input pin \"dataFromCPUToRouter2\[6\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[5\] " "No output dependent on input pin \"dataFromCPUToRouter2\[5\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[4\] " "No output dependent on input pin \"dataFromCPUToRouter2\[4\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[3\] " "No output dependent on input pin \"dataFromCPUToRouter2\[3\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[2\] " "No output dependent on input pin \"dataFromCPUToRouter2\[2\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[1\] " "No output dependent on input pin \"dataFromCPUToRouter2\[1\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter2\[0\] " "No output dependent on input pin \"dataFromCPUToRouter2\[0\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 952 -184 64 968 "dataFromCPUToRouter2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom2\[3\] " "No output dependent on input pin \"dataToWhom2\[3\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 984 -128 64 1000 "dataToWhom2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom2\[2\] " "No output dependent on input pin \"dataToWhom2\[2\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 984 -128 64 1000 "dataToWhom2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom2\[1\] " "No output dependent on input pin \"dataToWhom2\[1\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 984 -128 64 1000 "dataToWhom2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom2\[0\] " "No output dependent on input pin \"dataToWhom2\[0\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 984 -128 64 1000 "dataToWhom2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataSend0 " "No output dependent on input pin \"dataSend0\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -248 -136 32 -232 "dataSend0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataSend0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[31\] " "No output dependent on input pin \"dataFromCPUToRouter0\[31\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[30\] " "No output dependent on input pin \"dataFromCPUToRouter0\[30\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[29\] " "No output dependent on input pin \"dataFromCPUToRouter0\[29\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[28\] " "No output dependent on input pin \"dataFromCPUToRouter0\[28\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[27\] " "No output dependent on input pin \"dataFromCPUToRouter0\[27\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[26\] " "No output dependent on input pin \"dataFromCPUToRouter0\[26\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[25\] " "No output dependent on input pin \"dataFromCPUToRouter0\[25\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[24\] " "No output dependent on input pin \"dataFromCPUToRouter0\[24\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[23\] " "No output dependent on input pin \"dataFromCPUToRouter0\[23\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[22\] " "No output dependent on input pin \"dataFromCPUToRouter0\[22\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[21\] " "No output dependent on input pin \"dataFromCPUToRouter0\[21\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[20\] " "No output dependent on input pin \"dataFromCPUToRouter0\[20\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[19\] " "No output dependent on input pin \"dataFromCPUToRouter0\[19\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[18\] " "No output dependent on input pin \"dataFromCPUToRouter0\[18\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[17\] " "No output dependent on input pin \"dataFromCPUToRouter0\[17\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[16\] " "No output dependent on input pin \"dataFromCPUToRouter0\[16\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[15\] " "No output dependent on input pin \"dataFromCPUToRouter0\[15\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[14\] " "No output dependent on input pin \"dataFromCPUToRouter0\[14\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[13\] " "No output dependent on input pin \"dataFromCPUToRouter0\[13\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[12\] " "No output dependent on input pin \"dataFromCPUToRouter0\[12\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[11\] " "No output dependent on input pin \"dataFromCPUToRouter0\[11\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[10\] " "No output dependent on input pin \"dataFromCPUToRouter0\[10\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[9\] " "No output dependent on input pin \"dataFromCPUToRouter0\[9\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[8\] " "No output dependent on input pin \"dataFromCPUToRouter0\[8\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[7\] " "No output dependent on input pin \"dataFromCPUToRouter0\[7\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[6\] " "No output dependent on input pin \"dataFromCPUToRouter0\[6\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[5\] " "No output dependent on input pin \"dataFromCPUToRouter0\[5\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[4\] " "No output dependent on input pin \"dataFromCPUToRouter0\[4\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[3\] " "No output dependent on input pin \"dataFromCPUToRouter0\[3\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[2\] " "No output dependent on input pin \"dataFromCPUToRouter0\[2\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[1\] " "No output dependent on input pin \"dataFromCPUToRouter0\[1\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter0\[0\] " "No output dependent on input pin \"dataFromCPUToRouter0\[0\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -312 -216 32 -296 "dataFromCPUToRouter0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom0\[3\] " "No output dependent on input pin \"dataToWhom0\[3\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -280 -160 32 -264 "dataToWhom0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom0\[2\] " "No output dependent on input pin \"dataToWhom0\[2\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -280 -160 32 -264 "dataToWhom0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom0\[1\] " "No output dependent on input pin \"dataToWhom0\[1\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -280 -160 32 -264 "dataToWhom0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom0\[0\] " "No output dependent on input pin \"dataToWhom0\[0\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -280 -160 32 -264 "dataToWhom0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataSend1 " "No output dependent on input pin \"dataSend1\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -248 528 696 -232 "dataSend1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataSend1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[31\] " "No output dependent on input pin \"dataFromCPUToRouter1\[31\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[30\] " "No output dependent on input pin \"dataFromCPUToRouter1\[30\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[29\] " "No output dependent on input pin \"dataFromCPUToRouter1\[29\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[28\] " "No output dependent on input pin \"dataFromCPUToRouter1\[28\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[27\] " "No output dependent on input pin \"dataFromCPUToRouter1\[27\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[26\] " "No output dependent on input pin \"dataFromCPUToRouter1\[26\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[25\] " "No output dependent on input pin \"dataFromCPUToRouter1\[25\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[24\] " "No output dependent on input pin \"dataFromCPUToRouter1\[24\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[23\] " "No output dependent on input pin \"dataFromCPUToRouter1\[23\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[22\] " "No output dependent on input pin \"dataFromCPUToRouter1\[22\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[21\] " "No output dependent on input pin \"dataFromCPUToRouter1\[21\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[20\] " "No output dependent on input pin \"dataFromCPUToRouter1\[20\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[19\] " "No output dependent on input pin \"dataFromCPUToRouter1\[19\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[18\] " "No output dependent on input pin \"dataFromCPUToRouter1\[18\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[17\] " "No output dependent on input pin \"dataFromCPUToRouter1\[17\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[16\] " "No output dependent on input pin \"dataFromCPUToRouter1\[16\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[15\] " "No output dependent on input pin \"dataFromCPUToRouter1\[15\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[14\] " "No output dependent on input pin \"dataFromCPUToRouter1\[14\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[13\] " "No output dependent on input pin \"dataFromCPUToRouter1\[13\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[12\] " "No output dependent on input pin \"dataFromCPUToRouter1\[12\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[11\] " "No output dependent on input pin \"dataFromCPUToRouter1\[11\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[10\] " "No output dependent on input pin \"dataFromCPUToRouter1\[10\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[9\] " "No output dependent on input pin \"dataFromCPUToRouter1\[9\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[8\] " "No output dependent on input pin \"dataFromCPUToRouter1\[8\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[7\] " "No output dependent on input pin \"dataFromCPUToRouter1\[7\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[6\] " "No output dependent on input pin \"dataFromCPUToRouter1\[6\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[5\] " "No output dependent on input pin \"dataFromCPUToRouter1\[5\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[4\] " "No output dependent on input pin \"dataFromCPUToRouter1\[4\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[3\] " "No output dependent on input pin \"dataFromCPUToRouter1\[3\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[2\] " "No output dependent on input pin \"dataFromCPUToRouter1\[2\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[1\] " "No output dependent on input pin \"dataFromCPUToRouter1\[1\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataFromCPUToRouter1\[0\] " "No output dependent on input pin \"dataFromCPUToRouter1\[0\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -360 400 648 -344 "dataFromCPUToRouter1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataFromCPUToRouter1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom1\[3\] " "No output dependent on input pin \"dataToWhom1\[3\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -336 440 632 -320 "dataToWhom1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom1\[2\] " "No output dependent on input pin \"dataToWhom1\[2\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -336 440 632 -320 "dataToWhom1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom1\[1\] " "No output dependent on input pin \"dataToWhom1\[1\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -336 440 632 -320 "dataToWhom1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataToWhom1\[0\] " "No output dependent on input pin \"dataToWhom1\[0\]\"" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -336 440 632 -320 "dataToWhom1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526300010971 "|4sw_1|dataToWhom1[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1526300010971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1197 " "Implemented 1197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "150 " "Implemented 150 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526300010981 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526300010981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "739 " "Implemented 739 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526300010981 ""} { "Info" "ICUT_CUT_TM_RAMS" "148 " "Implemented 148 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1526300010981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526300010981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 222 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 222 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526300011011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 15:13:31 2018 " "Processing ended: Mon May 14 15:13:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526300011011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526300011011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526300011011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526300011011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1526300012788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526300012798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 15:13:32 2018 " "Processing started: Mon May 14 15:13:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526300012798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1526300012798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NoCSimp -c rev8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NoCSimp -c rev8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1526300012798 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1526300013017 ""}
{ "Info" "0" "" "Project  = NoCSimp" {  } {  } 0 0 "Project  = NoCSimp" 0 0 "Fitter" 0 0 1526300013017 ""}
{ "Info" "0" "" "Revision = rev8" {  } {  } 0 0 "Revision = rev8" 0 0 "Fitter" 0 0 1526300013017 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Fitter" 0 -1 1526300013217 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rev8 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"rev8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526300013247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526300013317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526300013317 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526300013902 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1526300013932 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526300014083 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1526300014123 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "310 310 " "No exact pin location assignment(s) for 310 pins of 310 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1526300014502 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "310 288 " "Design requires 310 user-specified I/O pins -- too many to fit in the 288 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "310 310 0 " "Current design requires 310 user-specified I/O pins -- 310 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1526300030046 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "288 260 28 " "Targeted device has 288 I/O pin locations available for user I/O -- 260 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1526300030046 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1526300030046 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1526300030066 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526300030066 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "52 " "Following 52 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataGet0 GND " "Pin dataGet0 has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataGet0 } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -264 416 592 -248 "dataGet0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataGet1 GND " "Pin dataGet1 has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataGet1 } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -264 1056 1232 -248 "dataGet1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataGet2 GND " "Pin dataGet2 has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataGet2 } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 1000 424 600 1016 "dataGet2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataGet3 GND " "Pin dataGet3 has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataGet3 } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 1000 1008 1184 1016 "dataGet3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Inr0 GND " "Pin Inr0 has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { Inr0 } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -184 536 712 -168 "Inr0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outw0 GND " "Pin Outw0 has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { Outw0 } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -168 536 712 -152 "Outw0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[36\] GND " "Pin dataOutCPU\[36\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[36] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[35\] GND " "Pin dataOutCPU\[35\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[35] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 224 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[34\] GND " "Pin dataOutCPU\[34\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[34] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 225 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[33\] GND " "Pin dataOutCPU\[33\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[33] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[32\] GND " "Pin dataOutCPU\[32\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[32] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[31\] GND " "Pin dataOutCPU\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[31] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[30\] GND " "Pin dataOutCPU\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[30] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[29\] GND " "Pin dataOutCPU\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[29] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[28\] GND " "Pin dataOutCPU\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[28] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[27\] GND " "Pin dataOutCPU\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[27] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 232 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[26\] GND " "Pin dataOutCPU\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[26] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[25\] GND " "Pin dataOutCPU\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[25] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 234 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[24\] GND " "Pin dataOutCPU\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[24] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[23\] GND " "Pin dataOutCPU\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[23] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 236 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[22\] GND " "Pin dataOutCPU\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[22] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 237 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[21\] GND " "Pin dataOutCPU\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[21] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[20\] GND " "Pin dataOutCPU\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[20] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[19\] GND " "Pin dataOutCPU\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[19] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 240 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[18\] GND " "Pin dataOutCPU\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[18] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 241 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[17\] GND " "Pin dataOutCPU\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[17] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[16\] GND " "Pin dataOutCPU\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[16] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 243 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[15\] GND " "Pin dataOutCPU\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[15] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[14\] GND " "Pin dataOutCPU\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[14] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[13\] GND " "Pin dataOutCPU\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[13] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[12\] GND " "Pin dataOutCPU\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[12] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 247 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[11\] GND " "Pin dataOutCPU\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[11] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[10\] GND " "Pin dataOutCPU\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[10] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[9\] GND " "Pin dataOutCPU\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[9] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[8\] GND " "Pin dataOutCPU\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[8] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[7\] GND " "Pin dataOutCPU\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[7] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[6\] GND " "Pin dataOutCPU\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[6] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 253 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[5\] GND " "Pin dataOutCPU\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[5] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[4\] GND " "Pin dataOutCPU\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[4] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[3\] GND " "Pin dataOutCPU\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 256 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[2\] GND " "Pin dataOutCPU\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[1\] GND " "Pin dataOutCPU\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[0\] GND " "Pin dataOutCPU\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 259 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutE0\[1\] VCC " "Pin dataOutE0\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutE0[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 96 560 739 112 "dataOutE0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL3\[3\] GND " "Pin dataOutL3\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL3[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 608 1104 1280 624 "dataOutL3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 330 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL3\[2\] VCC " "Pin dataOutL3\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL3[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 608 1104 1280 624 "dataOutL3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 331 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL3\[1\] GND " "Pin dataOutL3\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL3[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 608 1104 1280 624 "dataOutL3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL3\[0\] VCC " "Pin dataOutL3\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL3[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 608 1104 1280 624 "dataOutL3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutS1\[3\] GND " "Pin dataOutS1\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutS1[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 136 1000 1179 152 "dataOutS1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutS1\[2\] GND " "Pin dataOutS1\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutS1[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 136 1000 1179 152 "dataOutS1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutS1\[1\] GND " "Pin dataOutS1\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutS1[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 136 1000 1179 152 "dataOutS1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutS1\[0\] VCC " "Pin dataOutS1\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutS1[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 136 1000 1179 152 "dataOutS1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526300031576 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1526300031576 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1526300031576 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1299 " "Peak virtual memory: 1299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526300032242 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 14 15:13:52 2018 " "Processing ended: Mon May 14 15:13:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526300032242 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526300032242 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526300032242 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526300032242 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 227 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 227 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526300032955 ""}
