
Bai8-CauHinhNgatChoChanGPIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000007f8  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800098c  08000994  00010994  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800098c  0800098c  00010994  2**0
                  CONTENTS
  4 .ARM          00000000  0800098c  0800098c  00010994  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800098c  08000994  00010994  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800098c  0800098c  0001098c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000990  08000990  00010990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010994  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000994  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000994  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010994  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002c30  00000000  00000000  000109c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000bae  00000000  00000000  000135f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003a8  00000000  00000000  000141a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000330  00000000  00000000  00014550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010cb7  00000000  00000000  00014880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002f3e  00000000  00000000  00025537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0003d9a5  00000000  00000000  00028475  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000ce  00000000  00000000  00065e1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e60  00000000  00000000  00065ee8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000974 	.word	0x08000974

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000974 	.word	0x08000974

080001d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001d8:	4b16      	ldr	r3, [pc, #88]	; (8000234 <SystemInit+0x60>)
 80001da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001de:	4a15      	ldr	r2, [pc, #84]	; (8000234 <SystemInit+0x60>)
 80001e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001e8:	4b13      	ldr	r3, [pc, #76]	; (8000238 <SystemInit+0x64>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a12      	ldr	r2, [pc, #72]	; (8000238 <SystemInit+0x64>)
 80001ee:	f043 0301 	orr.w	r3, r3, #1
 80001f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001f4:	4b10      	ldr	r3, [pc, #64]	; (8000238 <SystemInit+0x64>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001fa:	4b0f      	ldr	r3, [pc, #60]	; (8000238 <SystemInit+0x64>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a0e      	ldr	r2, [pc, #56]	; (8000238 <SystemInit+0x64>)
 8000200:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000204:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000208:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800020a:	4b0b      	ldr	r3, [pc, #44]	; (8000238 <SystemInit+0x64>)
 800020c:	4a0b      	ldr	r2, [pc, #44]	; (800023c <SystemInit+0x68>)
 800020e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000210:	4b09      	ldr	r3, [pc, #36]	; (8000238 <SystemInit+0x64>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a08      	ldr	r2, [pc, #32]	; (8000238 <SystemInit+0x64>)
 8000216:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800021a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800021c:	4b06      	ldr	r3, [pc, #24]	; (8000238 <SystemInit+0x64>)
 800021e:	2200      	movs	r2, #0
 8000220:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000222:	f000 f80d 	bl	8000240 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <SystemInit+0x60>)
 8000228:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800022c:	609a      	str	r2, [r3, #8]
#endif
}
 800022e:	bf00      	nop
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	e000ed00 	.word	0xe000ed00
 8000238:	40023800 	.word	0x40023800
 800023c:	24003010 	.word	0x24003010

08000240 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
/******************************************************************************/

  /* At this stage the HSI is already enabled and used as System clock source */

    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000244:	4b23      	ldr	r3, [pc, #140]	; (80002d4 <SetSysClock+0x94>)
 8000246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000248:	4a22      	ldr	r2, [pc, #136]	; (80002d4 <SetSysClock+0x94>)
 800024a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800024e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000250:	4b21      	ldr	r3, [pc, #132]	; (80002d8 <SetSysClock+0x98>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4a20      	ldr	r2, [pc, #128]	; (80002d8 <SetSysClock+0x98>)
 8000256:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800025a:	6013      	str	r3, [r2, #0]

  /* HCLK = SYSCLK / 1*/
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800025c:	4b1d      	ldr	r3, [pc, #116]	; (80002d4 <SetSysClock+0x94>)
 800025e:	4a1d      	ldr	r2, [pc, #116]	; (80002d4 <SetSysClock+0x94>)
 8000260:	689b      	ldr	r3, [r3, #8]
 8000262:	6093      	str	r3, [r2, #8]

  /* PCLK2 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8000264:	4b1b      	ldr	r3, [pc, #108]	; (80002d4 <SetSysClock+0x94>)
 8000266:	4a1b      	ldr	r2, [pc, #108]	; (80002d4 <SetSysClock+0x94>)
 8000268:	689b      	ldr	r3, [r3, #8]
 800026a:	6093      	str	r3, [r2, #8]
    
  /* PCLK1 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 800026c:	4b19      	ldr	r3, [pc, #100]	; (80002d4 <SetSysClock+0x94>)
 800026e:	689b      	ldr	r3, [r3, #8]
 8000270:	4a18      	ldr	r2, [pc, #96]	; (80002d4 <SetSysClock+0x94>)
 8000272:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000276:	6093      	str	r3, [r2, #8]

  /* Configure the main PLL */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000278:	4b16      	ldr	r3, [pc, #88]	; (80002d4 <SetSysClock+0x94>)
 800027a:	4a18      	ldr	r2, [pc, #96]	; (80002dc <SetSysClock+0x9c>)
 800027c:	605a      	str	r2, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

  /* Enable the main PLL */
  RCC->CR |= RCC_CR_PLLON;
 800027e:	4b15      	ldr	r3, [pc, #84]	; (80002d4 <SetSysClock+0x94>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4a14      	ldr	r2, [pc, #80]	; (80002d4 <SetSysClock+0x94>)
 8000284:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000288:	6013      	str	r3, [r2, #0]

  /* Wait till the main PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800028a:	bf00      	nop
 800028c:	4b11      	ldr	r3, [pc, #68]	; (80002d4 <SetSysClock+0x94>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000294:	2b00      	cmp	r3, #0
 8000296:	d0f9      	beq.n	800028c <SetSysClock+0x4c>
  {
  }
   
  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
  FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 8000298:	4b11      	ldr	r3, [pc, #68]	; (80002e0 <SetSysClock+0xa0>)
 800029a:	f240 6202 	movw	r2, #1538	; 0x602
 800029e:	601a      	str	r2, [r3, #0]

  /* Select the main PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80002a0:	4b0c      	ldr	r3, [pc, #48]	; (80002d4 <SetSysClock+0x94>)
 80002a2:	689b      	ldr	r3, [r3, #8]
 80002a4:	4a0b      	ldr	r2, [pc, #44]	; (80002d4 <SetSysClock+0x94>)
 80002a6:	f023 0303 	bic.w	r3, r3, #3
 80002aa:	6093      	str	r3, [r2, #8]
  RCC->CFGR |= RCC_CFGR_SW_PLL;
 80002ac:	4b09      	ldr	r3, [pc, #36]	; (80002d4 <SetSysClock+0x94>)
 80002ae:	689b      	ldr	r3, [r3, #8]
 80002b0:	4a08      	ldr	r2, [pc, #32]	; (80002d4 <SetSysClock+0x94>)
 80002b2:	f043 0302 	orr.w	r3, r3, #2
 80002b6:	6093      	str	r3, [r2, #8]

  /* Wait till the main PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80002b8:	bf00      	nop
 80002ba:	4b06      	ldr	r3, [pc, #24]	; (80002d4 <SetSysClock+0x94>)
 80002bc:	689b      	ldr	r3, [r3, #8]
 80002be:	f003 030c 	and.w	r3, r3, #12
 80002c2:	2b08      	cmp	r3, #8
 80002c4:	d1f9      	bne.n	80002ba <SetSysClock+0x7a>
}
 80002c6:	bf00      	nop
 80002c8:	bf00      	nop
 80002ca:	46bd      	mov	sp, r7
 80002cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d0:	4770      	bx	lr
 80002d2:	bf00      	nop
 80002d4:	40023800 	.word	0x40023800
 80002d8:	40007000 	.word	0x40007000
 80002dc:	08015410 	.word	0x08015410
 80002e0:	40023c00 	.word	0x40023c00

080002e4 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b085      	sub	sp, #20
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80002ec:	2300      	movs	r3, #0
 80002ee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80002f0:	4b09      	ldr	r3, [pc, #36]	; (8000318 <RCC_HCLKConfig+0x34>)
 80002f2:	689b      	ldr	r3, [r3, #8]
 80002f4:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80002fc:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80002fe:	68fa      	ldr	r2, [r7, #12]
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	4313      	orrs	r3, r2
 8000304:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000306:	4a04      	ldr	r2, [pc, #16]	; (8000318 <RCC_HCLKConfig+0x34>)
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	6093      	str	r3, [r2, #8]
}
 800030c:	bf00      	nop
 800030e:	3714      	adds	r7, #20
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr
 8000318:	40023800 	.word	0x40023800

0800031c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
 8000324:	460b      	mov	r3, r1
 8000326:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000328:	78fb      	ldrb	r3, [r7, #3]
 800032a:	2b00      	cmp	r3, #0
 800032c:	d006      	beq.n	800033c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800032e:	4b0a      	ldr	r3, [pc, #40]	; (8000358 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000330:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000332:	4909      	ldr	r1, [pc, #36]	; (8000358 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	4313      	orrs	r3, r2
 8000338:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800033a:	e006      	b.n	800034a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800033c:	4b06      	ldr	r3, [pc, #24]	; (8000358 <RCC_AHB1PeriphClockCmd+0x3c>)
 800033e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	43db      	mvns	r3, r3
 8000344:	4904      	ldr	r1, [pc, #16]	; (8000358 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000346:	4013      	ands	r3, r2
 8000348:	630b      	str	r3, [r1, #48]	; 0x30
}
 800034a:	bf00      	nop
 800034c:	370c      	adds	r7, #12
 800034e:	46bd      	mov	sp, r7
 8000350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000354:	4770      	bx	lr
 8000356:	bf00      	nop
 8000358:	40023800 	.word	0x40023800

0800035c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800035c:	b480      	push	{r7}
 800035e:	b083      	sub	sp, #12
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
 8000364:	460b      	mov	r3, r1
 8000366:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000368:	78fb      	ldrb	r3, [r7, #3]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d006      	beq.n	800037c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800036e:	4b0a      	ldr	r3, [pc, #40]	; (8000398 <RCC_APB2PeriphClockCmd+0x3c>)
 8000370:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000372:	4909      	ldr	r1, [pc, #36]	; (8000398 <RCC_APB2PeriphClockCmd+0x3c>)
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	4313      	orrs	r3, r2
 8000378:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800037a:	e006      	b.n	800038a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800037c:	4b06      	ldr	r3, [pc, #24]	; (8000398 <RCC_APB2PeriphClockCmd+0x3c>)
 800037e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	43db      	mvns	r3, r3
 8000384:	4904      	ldr	r1, [pc, #16]	; (8000398 <RCC_APB2PeriphClockCmd+0x3c>)
 8000386:	4013      	ands	r3, r2
 8000388:	644b      	str	r3, [r1, #68]	; 0x44
}
 800038a:	bf00      	nop
 800038c:	370c      	adds	r7, #12
 800038e:	46bd      	mov	sp, r7
 8000390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000394:	4770      	bx	lr
 8000396:	bf00      	nop
 8000398:	40023800 	.word	0x40023800

0800039c <SystemClock_Config_8MHz>:
#define BUTTON_PIN               GPIO_Pin_3  // Nút B2 ở PB3 theo yêu cầu bài

volatile uint8_t Status = 0;

// --- HÀM ÉP XUNG 8MHz ---
void SystemClock_Config_8MHz(void) {
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0
    RCC_HCLKConfig(RCC_SYSCLK_Div2);
 80003a0:	2080      	movs	r0, #128	; 0x80
 80003a2:	f7ff ff9f 	bl	80002e4 <RCC_HCLKConfig>
}
 80003a6:	bf00      	nop
 80003a8:	bd80      	pop	{r7, pc}

080003aa <delay_ms>:

// --- HÀM DELAY XẤP XỈ MILI-GIÂY ---
void delay_ms(volatile uint32_t ms) {
 80003aa:	b480      	push	{r7}
 80003ac:	b085      	sub	sp, #20
 80003ae:	af00      	add	r7, sp, #0
 80003b0:	6078      	str	r0, [r7, #4]
    for (volatile uint32_t i = 0; i < (ms * 1000); i++);
 80003b2:	2300      	movs	r3, #0
 80003b4:	60fb      	str	r3, [r7, #12]
 80003b6:	e002      	b.n	80003be <delay_ms+0x14>
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	3301      	adds	r3, #1
 80003bc:	60fb      	str	r3, [r7, #12]
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003c4:	fb02 f203 	mul.w	r2, r2, r3
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d8f4      	bhi.n	80003b8 <delay_ms+0xe>
}
 80003ce:	bf00      	nop
 80003d0:	bf00      	nop
 80003d2:	3714      	adds	r7, #20
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr

080003dc <Led_Init>:

// --- KHỞI TẠO LED (PA0) ---
void Led_Init(void) {
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80003e2:	2101      	movs	r1, #1
 80003e4:	2001      	movs	r0, #1
 80003e6:	f7ff ff99 	bl	800031c <RCC_AHB1PeriphClockCmd>

    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80003ea:	2301      	movs	r3, #1
 80003ec:	713b      	strb	r3, [r7, #4]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80003ee:	2300      	movs	r3, #0
 80003f0:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Pin = LED_PIN;
 80003f2:	2301      	movs	r3, #1
 80003f4:	603b      	str	r3, [r7, #0]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 80003f6:	2302      	movs	r3, #2
 80003f8:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80003fa:	2302      	movs	r3, #2
 80003fc:	717b      	strb	r3, [r7, #5]

    GPIO_Init(LED_PORT, &GPIO_InitStructure);
 80003fe:	463b      	mov	r3, r7
 8000400:	4619      	mov	r1, r3
 8000402:	4803      	ldr	r0, [pc, #12]	; (8000410 <Led_Init+0x34>)
 8000404:	f000 f908 	bl	8000618 <GPIO_Init>
}
 8000408:	bf00      	nop
 800040a:	3708      	adds	r7, #8
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	40020000 	.word	0x40020000

08000414 <Interrupt_Init>:

// --- KHỞI TẠO NGẮT (PB3) ---
void Interrupt_Init(void) {
 8000414:	b580      	push	{r7, lr}
 8000416:	b086      	sub	sp, #24
 8000418:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    EXTI_InitTypeDef EXTI_InitStructure;
    NVIC_InitTypeDef NVIC_InitStructure;

    // 1. Cấp clock và Khởi tạo chân PB3
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800041a:	2101      	movs	r1, #1
 800041c:	2002      	movs	r0, #2
 800041e:	f7ff ff7d 	bl	800031c <RCC_AHB1PeriphClockCmd>
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8000422:	2300      	movs	r3, #0
 8000424:	753b      	strb	r3, [r7, #20]
    GPIO_InitStructure.GPIO_Pin = BUTTON_PIN;
 8000426:	2308      	movs	r3, #8
 8000428:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800042a:	2301      	movs	r3, #1
 800042c:	75fb      	strb	r3, [r7, #23]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800042e:	2302      	movs	r3, #2
 8000430:	757b      	strb	r3, [r7, #21]
    GPIO_Init(BUTTON_PORT, &GPIO_InitStructure);
 8000432:	f107 0310 	add.w	r3, r7, #16
 8000436:	4619      	mov	r1, r3
 8000438:	4814      	ldr	r0, [pc, #80]	; (800048c <Interrupt_Init+0x78>)
 800043a:	f000 f8ed 	bl	8000618 <GPIO_Init>

    // 2. Cấp clock SYSCFG và Kết nối Line 3 với PB3
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 800043e:	2101      	movs	r1, #1
 8000440:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000444:	f7ff ff8a 	bl	800035c <RCC_APB2PeriphClockCmd>
    SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, EXTI_PinSource3);
 8000448:	2103      	movs	r1, #3
 800044a:	2001      	movs	r0, #1
 800044c:	f000 fa2c 	bl	80008a8 <SYSCFG_EXTILineConfig>

    // 3. Cấu hình EXTI Line 3 (Nhận sườn xuống - Falling)
    EXTI_InitStructure.EXTI_Line = EXTI_Line3;
 8000450:	2308      	movs	r3, #8
 8000452:	60bb      	str	r3, [r7, #8]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8000454:	2301      	movs	r3, #1
 8000456:	73bb      	strb	r3, [r7, #14]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8000458:	2300      	movs	r3, #0
 800045a:	733b      	strb	r3, [r7, #12]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
 800045c:	230c      	movs	r3, #12
 800045e:	737b      	strb	r3, [r7, #13]
    EXTI_Init(&EXTI_InitStructure);
 8000460:	f107 0308 	add.w	r3, r7, #8
 8000464:	4618      	mov	r0, r3
 8000466:	f000 f983 	bl	8000770 <EXTI_Init>

    // 4. Cấu hình NVIC
    NVIC_InitStructure.NVIC_IRQChannel = EXTI3_IRQn;
 800046a:	2309      	movs	r3, #9
 800046c:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800046e:	2301      	movs	r3, #1
 8000470:	71fb      	strb	r3, [r7, #7]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000472:	2300      	movs	r3, #0
 8000474:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000476:	2300      	movs	r3, #0
 8000478:	71bb      	strb	r3, [r7, #6]
    NVIC_Init(&NVIC_InitStructure);
 800047a:	1d3b      	adds	r3, r7, #4
 800047c:	4618      	mov	r0, r3
 800047e:	f000 f869 	bl	8000554 <NVIC_Init>
}
 8000482:	bf00      	nop
 8000484:	3718      	adds	r7, #24
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	40020400 	.word	0x40020400

08000490 <EXTI3_IRQHandler>:

// --- TRÌNH PHỤC VỤ NGẮT ---
void EXTI3_IRQHandler(void) {
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
    if(EXTI_GetITStatus(EXTI_Line3) != RESET) {
 8000494:	2008      	movs	r0, #8
 8000496:	f000 f9dd 	bl	8000854 <EXTI_GetITStatus>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d005      	beq.n	80004ac <EXTI3_IRQHandler+0x1c>
        Status = 1; // Đánh dấu có sự kiện nhấn nút
 80004a0:	4b03      	ldr	r3, [pc, #12]	; (80004b0 <EXTI3_IRQHandler+0x20>)
 80004a2:	2201      	movs	r2, #1
 80004a4:	701a      	strb	r2, [r3, #0]
        EXTI_ClearITPendingBit(EXTI_Line3); // Xóa cờ ngắt
 80004a6:	2008      	movs	r0, #8
 80004a8:	f000 f9ee 	bl	8000888 <EXTI_ClearITPendingBit>
    }
}
 80004ac:	bf00      	nop
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	2000001c 	.word	0x2000001c

080004b4 <main>:

// ==========================================
// CHƯƠNG TRÌNH CHÍNH
// ==========================================
int main(void) {
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
    SystemClock_Config_8MHz();
 80004b8:	f7ff ff70 	bl	800039c <SystemClock_Config_8MHz>
    Led_Init();
 80004bc:	f7ff ff8e 	bl	80003dc <Led_Init>
    Interrupt_Init();
 80004c0:	f7ff ffa8 	bl	8000414 <Interrupt_Init>

    // Tắt đèn khi mới cấp điện
    GPIO_ResetBits(LED_PORT, LED_PIN);
 80004c4:	2101      	movs	r1, #1
 80004c6:	480c      	ldr	r0, [pc, #48]	; (80004f8 <main+0x44>)
 80004c8:	f000 f943 	bl	8000752 <GPIO_ResetBits>

    while(1) {
        // Nếu ngắt xảy ra (nhấn nút)
        if (Status == 1) {
 80004cc:	4b0b      	ldr	r3, [pc, #44]	; (80004fc <main+0x48>)
 80004ce:	781b      	ldrb	r3, [r3, #0]
 80004d0:	b2db      	uxtb	r3, r3
 80004d2:	2b01      	cmp	r3, #1
 80004d4:	d1fa      	bne.n	80004cc <main+0x18>

            // 1. Đảo trạng thái: Bật đèn
            GPIO_SetBits(LED_PORT, LED_PIN);
 80004d6:	2101      	movs	r1, #1
 80004d8:	4807      	ldr	r0, [pc, #28]	; (80004f8 <main+0x44>)
 80004da:	f000 f92b 	bl	8000734 <GPIO_SetBits>

            // 2. Chờ một khoảng thời gian
            delay_ms(500);
 80004de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004e2:	f7ff ff62 	bl	80003aa <delay_ms>

            // 3. Quay về trạng thái ban đầu: Tắt đèn
            GPIO_ResetBits(LED_PORT, LED_PIN);
 80004e6:	2101      	movs	r1, #1
 80004e8:	4803      	ldr	r0, [pc, #12]	; (80004f8 <main+0x44>)
 80004ea:	f000 f932 	bl	8000752 <GPIO_ResetBits>

            // 4. Đặt lại biến để chờ lần nhấn tiếp theo
            Status = 0;
 80004ee:	4b03      	ldr	r3, [pc, #12]	; (80004fc <main+0x48>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	701a      	strb	r2, [r3, #0]
        if (Status == 1) {
 80004f4:	e7ea      	b.n	80004cc <main+0x18>
 80004f6:	bf00      	nop
 80004f8:	40020000 	.word	0x40020000
 80004fc:	2000001c 	.word	0x2000001c

08000500 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000500:	480d      	ldr	r0, [pc, #52]	; (8000538 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000502:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000504:	f7ff fe66 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000508:	480c      	ldr	r0, [pc, #48]	; (800053c <LoopForever+0x6>)
  ldr r1, =_edata
 800050a:	490d      	ldr	r1, [pc, #52]	; (8000540 <LoopForever+0xa>)
  ldr r2, =_sidata
 800050c:	4a0d      	ldr	r2, [pc, #52]	; (8000544 <LoopForever+0xe>)
  movs r3, #0
 800050e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000510:	e002      	b.n	8000518 <LoopCopyDataInit>

08000512 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000512:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000514:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000516:	3304      	adds	r3, #4

08000518 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000518:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800051a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800051c:	d3f9      	bcc.n	8000512 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800051e:	4a0a      	ldr	r2, [pc, #40]	; (8000548 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000520:	4c0a      	ldr	r4, [pc, #40]	; (800054c <LoopForever+0x16>)
  movs r3, #0
 8000522:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000524:	e001      	b.n	800052a <LoopFillZerobss>

08000526 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000526:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000528:	3204      	adds	r2, #4

0800052a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800052a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800052c:	d3fb      	bcc.n	8000526 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800052e:	f000 f9fd 	bl	800092c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000532:	f7ff ffbf 	bl	80004b4 <main>

08000536 <LoopForever>:

LoopForever:
    b LoopForever
 8000536:	e7fe      	b.n	8000536 <LoopForever>
  ldr   r0, =_estack
 8000538:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800053c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000540:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000544:	08000994 	.word	0x08000994
  ldr r2, =_sbss
 8000548:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800054c:	20000020 	.word	0x20000020

08000550 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000550:	e7fe      	b.n	8000550 <ADC_IRQHandler>
	...

08000554 <NVIC_Init>:
 8000554:	b480      	push	{r7}
 8000556:	b085      	sub	sp, #20
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
 800055c:	2300      	movs	r3, #0
 800055e:	73fb      	strb	r3, [r7, #15]
 8000560:	2300      	movs	r3, #0
 8000562:	73bb      	strb	r3, [r7, #14]
 8000564:	230f      	movs	r3, #15
 8000566:	737b      	strb	r3, [r7, #13]
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	78db      	ldrb	r3, [r3, #3]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d039      	beq.n	80005e4 <NVIC_Init+0x90>
 8000570:	4b27      	ldr	r3, [pc, #156]	; (8000610 <NVIC_Init+0xbc>)
 8000572:	68db      	ldr	r3, [r3, #12]
 8000574:	43db      	mvns	r3, r3
 8000576:	0a1b      	lsrs	r3, r3, #8
 8000578:	b2db      	uxtb	r3, r3
 800057a:	f003 0307 	and.w	r3, r3, #7
 800057e:	73fb      	strb	r3, [r7, #15]
 8000580:	7bfb      	ldrb	r3, [r7, #15]
 8000582:	f1c3 0304 	rsb	r3, r3, #4
 8000586:	73bb      	strb	r3, [r7, #14]
 8000588:	7b7a      	ldrb	r2, [r7, #13]
 800058a:	7bfb      	ldrb	r3, [r7, #15]
 800058c:	fa42 f303 	asr.w	r3, r2, r3
 8000590:	737b      	strb	r3, [r7, #13]
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	785b      	ldrb	r3, [r3, #1]
 8000596:	461a      	mov	r2, r3
 8000598:	7bbb      	ldrb	r3, [r7, #14]
 800059a:	fa02 f303 	lsl.w	r3, r2, r3
 800059e:	73fb      	strb	r3, [r7, #15]
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	789a      	ldrb	r2, [r3, #2]
 80005a4:	7b7b      	ldrb	r3, [r7, #13]
 80005a6:	4013      	ands	r3, r2
 80005a8:	b2da      	uxtb	r2, r3
 80005aa:	7bfb      	ldrb	r3, [r7, #15]
 80005ac:	4313      	orrs	r3, r2
 80005ae:	73fb      	strb	r3, [r7, #15]
 80005b0:	7bfb      	ldrb	r3, [r7, #15]
 80005b2:	011b      	lsls	r3, r3, #4
 80005b4:	73fb      	strb	r3, [r7, #15]
 80005b6:	4a17      	ldr	r2, [pc, #92]	; (8000614 <NVIC_Init+0xc0>)
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	4413      	add	r3, r2
 80005be:	7bfa      	ldrb	r2, [r7, #15]
 80005c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	f003 031f 	and.w	r3, r3, #31
 80005cc:	4911      	ldr	r1, [pc, #68]	; (8000614 <NVIC_Init+0xc0>)
 80005ce:	687a      	ldr	r2, [r7, #4]
 80005d0:	7812      	ldrb	r2, [r2, #0]
 80005d2:	0952      	lsrs	r2, r2, #5
 80005d4:	b2d2      	uxtb	r2, r2
 80005d6:	4610      	mov	r0, r2
 80005d8:	2201      	movs	r2, #1
 80005da:	fa02 f303 	lsl.w	r3, r2, r3
 80005de:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
 80005e2:	e00f      	b.n	8000604 <NVIC_Init+0xb0>
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	f003 031f 	and.w	r3, r3, #31
 80005ec:	4909      	ldr	r1, [pc, #36]	; (8000614 <NVIC_Init+0xc0>)
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	7812      	ldrb	r2, [r2, #0]
 80005f2:	0952      	lsrs	r2, r2, #5
 80005f4:	b2d2      	uxtb	r2, r2
 80005f6:	4610      	mov	r0, r2
 80005f8:	2201      	movs	r2, #1
 80005fa:	409a      	lsls	r2, r3
 80005fc:	f100 0320 	add.w	r3, r0, #32
 8000600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000604:	bf00      	nop
 8000606:	3714      	adds	r7, #20
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	e000ed00 	.word	0xe000ed00
 8000614:	e000e100 	.word	0xe000e100

08000618 <GPIO_Init>:
 8000618:	b480      	push	{r7}
 800061a:	b087      	sub	sp, #28
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
 8000620:	6039      	str	r1, [r7, #0]
 8000622:	2300      	movs	r3, #0
 8000624:	617b      	str	r3, [r7, #20]
 8000626:	2300      	movs	r3, #0
 8000628:	613b      	str	r3, [r7, #16]
 800062a:	2300      	movs	r3, #0
 800062c:	60fb      	str	r3, [r7, #12]
 800062e:	2300      	movs	r3, #0
 8000630:	617b      	str	r3, [r7, #20]
 8000632:	e076      	b.n	8000722 <GPIO_Init+0x10a>
 8000634:	2201      	movs	r2, #1
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	fa02 f303 	lsl.w	r3, r2, r3
 800063c:	613b      	str	r3, [r7, #16]
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	693a      	ldr	r2, [r7, #16]
 8000644:	4013      	ands	r3, r2
 8000646:	60fb      	str	r3, [r7, #12]
 8000648:	68fa      	ldr	r2, [r7, #12]
 800064a:	693b      	ldr	r3, [r7, #16]
 800064c:	429a      	cmp	r2, r3
 800064e:	d165      	bne.n	800071c <GPIO_Init+0x104>
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681a      	ldr	r2, [r3, #0]
 8000654:	697b      	ldr	r3, [r7, #20]
 8000656:	005b      	lsls	r3, r3, #1
 8000658:	2103      	movs	r1, #3
 800065a:	fa01 f303 	lsl.w	r3, r1, r3
 800065e:	43db      	mvns	r3, r3
 8000660:	401a      	ands	r2, r3
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681a      	ldr	r2, [r3, #0]
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	791b      	ldrb	r3, [r3, #4]
 800066e:	4619      	mov	r1, r3
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	005b      	lsls	r3, r3, #1
 8000674:	fa01 f303 	lsl.w	r3, r1, r3
 8000678:	431a      	orrs	r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	601a      	str	r2, [r3, #0]
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	791b      	ldrb	r3, [r3, #4]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d003      	beq.n	800068e <GPIO_Init+0x76>
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	791b      	ldrb	r3, [r3, #4]
 800068a:	2b02      	cmp	r3, #2
 800068c:	d12e      	bne.n	80006ec <GPIO_Init+0xd4>
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	689a      	ldr	r2, [r3, #8]
 8000692:	697b      	ldr	r3, [r7, #20]
 8000694:	005b      	lsls	r3, r3, #1
 8000696:	2103      	movs	r1, #3
 8000698:	fa01 f303 	lsl.w	r3, r1, r3
 800069c:	43db      	mvns	r3, r3
 800069e:	401a      	ands	r2, r3
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	689a      	ldr	r2, [r3, #8]
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	795b      	ldrb	r3, [r3, #5]
 80006ac:	4619      	mov	r1, r3
 80006ae:	697b      	ldr	r3, [r7, #20]
 80006b0:	005b      	lsls	r3, r3, #1
 80006b2:	fa01 f303 	lsl.w	r3, r1, r3
 80006b6:	431a      	orrs	r2, r3
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	685a      	ldr	r2, [r3, #4]
 80006c0:	697b      	ldr	r3, [r7, #20]
 80006c2:	b29b      	uxth	r3, r3
 80006c4:	4619      	mov	r1, r3
 80006c6:	2301      	movs	r3, #1
 80006c8:	408b      	lsls	r3, r1
 80006ca:	43db      	mvns	r3, r3
 80006cc:	401a      	ands	r2, r3
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	605a      	str	r2, [r3, #4]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	685b      	ldr	r3, [r3, #4]
 80006d6:	683a      	ldr	r2, [r7, #0]
 80006d8:	7992      	ldrb	r2, [r2, #6]
 80006da:	4611      	mov	r1, r2
 80006dc:	697a      	ldr	r2, [r7, #20]
 80006de:	b292      	uxth	r2, r2
 80006e0:	fa01 f202 	lsl.w	r2, r1, r2
 80006e4:	b292      	uxth	r2, r2
 80006e6:	431a      	orrs	r2, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	605a      	str	r2, [r3, #4]
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	68da      	ldr	r2, [r3, #12]
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	b29b      	uxth	r3, r3
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	2103      	movs	r1, #3
 80006f8:	fa01 f303 	lsl.w	r3, r1, r3
 80006fc:	43db      	mvns	r3, r3
 80006fe:	401a      	ands	r2, r3
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	60da      	str	r2, [r3, #12]
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	68da      	ldr	r2, [r3, #12]
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	79db      	ldrb	r3, [r3, #7]
 800070c:	4619      	mov	r1, r3
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	005b      	lsls	r3, r3, #1
 8000712:	fa01 f303 	lsl.w	r3, r1, r3
 8000716:	431a      	orrs	r2, r3
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	3301      	adds	r3, #1
 8000720:	617b      	str	r3, [r7, #20]
 8000722:	697b      	ldr	r3, [r7, #20]
 8000724:	2b0f      	cmp	r3, #15
 8000726:	d985      	bls.n	8000634 <GPIO_Init+0x1c>
 8000728:	bf00      	nop
 800072a:	371c      	adds	r7, #28
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr

08000734 <GPIO_SetBits>:
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	807b      	strh	r3, [r7, #2]
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	887a      	ldrh	r2, [r7, #2]
 8000744:	831a      	strh	r2, [r3, #24]
 8000746:	bf00      	nop
 8000748:	370c      	adds	r7, #12
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr

08000752 <GPIO_ResetBits>:
 8000752:	b480      	push	{r7}
 8000754:	b083      	sub	sp, #12
 8000756:	af00      	add	r7, sp, #0
 8000758:	6078      	str	r0, [r7, #4]
 800075a:	460b      	mov	r3, r1
 800075c:	807b      	strh	r3, [r7, #2]
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	887a      	ldrh	r2, [r7, #2]
 8000762:	835a      	strh	r2, [r3, #26]
 8000764:	bf00      	nop
 8000766:	370c      	adds	r7, #12
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr

08000770 <EXTI_Init>:
 8000770:	b480      	push	{r7}
 8000772:	b085      	sub	sp, #20
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	2300      	movs	r3, #0
 800077a:	60fb      	str	r3, [r7, #12]
 800077c:	4b34      	ldr	r3, [pc, #208]	; (8000850 <EXTI_Init+0xe0>)
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	799b      	ldrb	r3, [r3, #6]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d04f      	beq.n	8000828 <EXTI_Init+0xb8>
 8000788:	4b31      	ldr	r3, [pc, #196]	; (8000850 <EXTI_Init+0xe0>)
 800078a:	681a      	ldr	r2, [r3, #0]
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	43db      	mvns	r3, r3
 8000792:	492f      	ldr	r1, [pc, #188]	; (8000850 <EXTI_Init+0xe0>)
 8000794:	4013      	ands	r3, r2
 8000796:	600b      	str	r3, [r1, #0]
 8000798:	4b2d      	ldr	r3, [pc, #180]	; (8000850 <EXTI_Init+0xe0>)
 800079a:	685a      	ldr	r2, [r3, #4]
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	43db      	mvns	r3, r3
 80007a2:	492b      	ldr	r1, [pc, #172]	; (8000850 <EXTI_Init+0xe0>)
 80007a4:	4013      	ands	r3, r2
 80007a6:	604b      	str	r3, [r1, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	791b      	ldrb	r3, [r3, #4]
 80007ac:	461a      	mov	r2, r3
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	4413      	add	r3, r2
 80007b2:	60fb      	str	r3, [r7, #12]
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	6819      	ldr	r1, [r3, #0]
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681a      	ldr	r2, [r3, #0]
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	430a      	orrs	r2, r1
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	4b23      	ldr	r3, [pc, #140]	; (8000850 <EXTI_Init+0xe0>)
 80007c4:	689a      	ldr	r2, [r3, #8]
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	43db      	mvns	r3, r3
 80007cc:	4920      	ldr	r1, [pc, #128]	; (8000850 <EXTI_Init+0xe0>)
 80007ce:	4013      	ands	r3, r2
 80007d0:	608b      	str	r3, [r1, #8]
 80007d2:	4b1f      	ldr	r3, [pc, #124]	; (8000850 <EXTI_Init+0xe0>)
 80007d4:	68da      	ldr	r2, [r3, #12]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	43db      	mvns	r3, r3
 80007dc:	491c      	ldr	r1, [pc, #112]	; (8000850 <EXTI_Init+0xe0>)
 80007de:	4013      	ands	r3, r2
 80007e0:	60cb      	str	r3, [r1, #12]
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	795b      	ldrb	r3, [r3, #5]
 80007e6:	2b10      	cmp	r3, #16
 80007e8:	d10e      	bne.n	8000808 <EXTI_Init+0x98>
 80007ea:	4b19      	ldr	r3, [pc, #100]	; (8000850 <EXTI_Init+0xe0>)
 80007ec:	689a      	ldr	r2, [r3, #8]
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4917      	ldr	r1, [pc, #92]	; (8000850 <EXTI_Init+0xe0>)
 80007f4:	4313      	orrs	r3, r2
 80007f6:	608b      	str	r3, [r1, #8]
 80007f8:	4b15      	ldr	r3, [pc, #84]	; (8000850 <EXTI_Init+0xe0>)
 80007fa:	68da      	ldr	r2, [r3, #12]
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4913      	ldr	r1, [pc, #76]	; (8000850 <EXTI_Init+0xe0>)
 8000802:	4313      	orrs	r3, r2
 8000804:	60cb      	str	r3, [r1, #12]
 8000806:	e01d      	b.n	8000844 <EXTI_Init+0xd4>
 8000808:	4b11      	ldr	r3, [pc, #68]	; (8000850 <EXTI_Init+0xe0>)
 800080a:	60fb      	str	r3, [r7, #12]
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	795b      	ldrb	r3, [r3, #5]
 8000810:	461a      	mov	r2, r3
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	4413      	add	r3, r2
 8000816:	60fb      	str	r3, [r7, #12]
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	6819      	ldr	r1, [r3, #0]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681a      	ldr	r2, [r3, #0]
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	430a      	orrs	r2, r1
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	e00d      	b.n	8000844 <EXTI_Init+0xd4>
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	791b      	ldrb	r3, [r3, #4]
 800082c:	461a      	mov	r2, r3
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	4413      	add	r3, r2
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	6819      	ldr	r1, [r3, #0]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	43da      	mvns	r2, r3
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	400a      	ands	r2, r1
 8000842:	601a      	str	r2, [r3, #0]
 8000844:	bf00      	nop
 8000846:	3714      	adds	r7, #20
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	40013c00 	.word	0x40013c00

08000854 <EXTI_GetITStatus>:
 8000854:	b480      	push	{r7}
 8000856:	b085      	sub	sp, #20
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
 800085c:	2300      	movs	r3, #0
 800085e:	73fb      	strb	r3, [r7, #15]
 8000860:	4b08      	ldr	r3, [pc, #32]	; (8000884 <EXTI_GetITStatus+0x30>)
 8000862:	695a      	ldr	r2, [r3, #20]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	4013      	ands	r3, r2
 8000868:	2b00      	cmp	r3, #0
 800086a:	d002      	beq.n	8000872 <EXTI_GetITStatus+0x1e>
 800086c:	2301      	movs	r3, #1
 800086e:	73fb      	strb	r3, [r7, #15]
 8000870:	e001      	b.n	8000876 <EXTI_GetITStatus+0x22>
 8000872:	2300      	movs	r3, #0
 8000874:	73fb      	strb	r3, [r7, #15]
 8000876:	7bfb      	ldrb	r3, [r7, #15]
 8000878:	4618      	mov	r0, r3
 800087a:	3714      	adds	r7, #20
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	40013c00 	.word	0x40013c00

08000888 <EXTI_ClearITPendingBit>:
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	4a04      	ldr	r2, [pc, #16]	; (80008a4 <EXTI_ClearITPendingBit+0x1c>)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	6153      	str	r3, [r2, #20]
 8000896:	bf00      	nop
 8000898:	370c      	adds	r7, #12
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	40013c00 	.word	0x40013c00

080008a8 <SYSCFG_EXTILineConfig>:
 80008a8:	b480      	push	{r7}
 80008aa:	b085      	sub	sp, #20
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	4603      	mov	r3, r0
 80008b0:	460a      	mov	r2, r1
 80008b2:	71fb      	strb	r3, [r7, #7]
 80008b4:	4613      	mov	r3, r2
 80008b6:	71bb      	strb	r3, [r7, #6]
 80008b8:	2300      	movs	r3, #0
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	79bb      	ldrb	r3, [r7, #6]
 80008be:	f003 0303 	and.w	r3, r3, #3
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	220f      	movs	r2, #15
 80008c6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	4a16      	ldr	r2, [pc, #88]	; (8000928 <SYSCFG_EXTILineConfig+0x80>)
 80008ce:	79bb      	ldrb	r3, [r7, #6]
 80008d0:	089b      	lsrs	r3, r3, #2
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	3302      	adds	r3, #2
 80008d6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	43db      	mvns	r3, r3
 80008de:	4812      	ldr	r0, [pc, #72]	; (8000928 <SYSCFG_EXTILineConfig+0x80>)
 80008e0:	79b9      	ldrb	r1, [r7, #6]
 80008e2:	0889      	lsrs	r1, r1, #2
 80008e4:	b2c9      	uxtb	r1, r1
 80008e6:	401a      	ands	r2, r3
 80008e8:	1c8b      	adds	r3, r1, #2
 80008ea:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80008ee:	4a0e      	ldr	r2, [pc, #56]	; (8000928 <SYSCFG_EXTILineConfig+0x80>)
 80008f0:	79bb      	ldrb	r3, [r7, #6]
 80008f2:	089b      	lsrs	r3, r3, #2
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	3302      	adds	r3, #2
 80008f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008fc:	79f9      	ldrb	r1, [r7, #7]
 80008fe:	79bb      	ldrb	r3, [r7, #6]
 8000900:	f003 0303 	and.w	r3, r3, #3
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	fa01 f303 	lsl.w	r3, r1, r3
 800090a:	4807      	ldr	r0, [pc, #28]	; (8000928 <SYSCFG_EXTILineConfig+0x80>)
 800090c:	79b9      	ldrb	r1, [r7, #6]
 800090e:	0889      	lsrs	r1, r1, #2
 8000910:	b2c9      	uxtb	r1, r1
 8000912:	431a      	orrs	r2, r3
 8000914:	1c8b      	adds	r3, r1, #2
 8000916:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800091a:	bf00      	nop
 800091c:	3714      	adds	r7, #20
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	40013800 	.word	0x40013800

0800092c <__libc_init_array>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	4d0d      	ldr	r5, [pc, #52]	; (8000964 <__libc_init_array+0x38>)
 8000930:	4c0d      	ldr	r4, [pc, #52]	; (8000968 <__libc_init_array+0x3c>)
 8000932:	1b64      	subs	r4, r4, r5
 8000934:	10a4      	asrs	r4, r4, #2
 8000936:	2600      	movs	r6, #0
 8000938:	42a6      	cmp	r6, r4
 800093a:	d109      	bne.n	8000950 <__libc_init_array+0x24>
 800093c:	4d0b      	ldr	r5, [pc, #44]	; (800096c <__libc_init_array+0x40>)
 800093e:	4c0c      	ldr	r4, [pc, #48]	; (8000970 <__libc_init_array+0x44>)
 8000940:	f000 f818 	bl	8000974 <_init>
 8000944:	1b64      	subs	r4, r4, r5
 8000946:	10a4      	asrs	r4, r4, #2
 8000948:	2600      	movs	r6, #0
 800094a:	42a6      	cmp	r6, r4
 800094c:	d105      	bne.n	800095a <__libc_init_array+0x2e>
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f855 3b04 	ldr.w	r3, [r5], #4
 8000954:	4798      	blx	r3
 8000956:	3601      	adds	r6, #1
 8000958:	e7ee      	b.n	8000938 <__libc_init_array+0xc>
 800095a:	f855 3b04 	ldr.w	r3, [r5], #4
 800095e:	4798      	blx	r3
 8000960:	3601      	adds	r6, #1
 8000962:	e7f2      	b.n	800094a <__libc_init_array+0x1e>
 8000964:	0800098c 	.word	0x0800098c
 8000968:	0800098c 	.word	0x0800098c
 800096c:	0800098c 	.word	0x0800098c
 8000970:	08000990 	.word	0x08000990

08000974 <_init>:
 8000974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000976:	bf00      	nop
 8000978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800097a:	bc08      	pop	{r3}
 800097c:	469e      	mov	lr, r3
 800097e:	4770      	bx	lr

08000980 <_fini>:
 8000980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000982:	bf00      	nop
 8000984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000986:	bc08      	pop	{r3}
 8000988:	469e      	mov	lr, r3
 800098a:	4770      	bx	lr
