/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 200 192 368 208)
	(text "INPUT" (rect 125 0 167 15)(font "Arial" (font_size 6)))
	(text "SW[3..0]" (rect 5 0 69 16)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 157 22)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 752 192 928 208)
	(text "OUTPUT" (rect 1 0 58 15)(font "Arial" (font_size 6)))
	(text "LEDR[3..0]" (rect 90 0 167 21)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 472 168 672 248)
	(text "ROM_16_8" (rect 5 0 89 16)(font "Arial" ))
	(text "inst" (rect 8 64 33 80)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "adress[3..0]" (rect 0 0 88 16)(font "Arial" ))
		(text "adress[3..0]" (rect 21 27 109 43)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 200 32)
		(output)
		(text "dataOut[3..0]" (rect 0 0 97 16)(font "Arial" ))
		(text "dataOut[3..0]" (rect 97 27 194 43)(font "Arial" ))
		(line (pt 200 32)(pt 184 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 184 64))
	)
)
(connector
	(pt 368 200)
	(pt 472 200)
	(bus)
)
(connector
	(pt 752 200)
	(pt 672 200)
	(bus)
)
