# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: /home/student/FPGA/lesson15/io_expander.csv
# Generated on: Mon Jun 21 13:58:42 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,I/O Standard,Reserved,Current Strength,Differential Pair,Strict Preservation,Weak Pull-Up Resistor,Fitter Location
clock,Input,PIN_12,1,3.3-V LVTTL,,,,,,PIN_12
inport[7],Input,PIN_3,1,3.3-V LVTTL,,,,,on,PIN_3
inport[6],Input,PIN_4,1,3.3-V LVTTL,,,,,on,PIN_4
inport[5],Input,PIN_15,1,3.3-V LVTTL,,,,,on,PIN_15
inport[4],Input,PIN_16,1,3.3-V LVTTL,,,,,on,PIN_16
inport[3],Input,PIN_17,1,3.3-V LVTTL,,,,,on,PIN_17
inport[2],Input,PIN_18,1,3.3-V LVTTL,,,,,on,PIN_18
inport[1],Input,PIN_19,1,3.3-V LVTTL,,,,,on,PIN_19
inport[0],Input,PIN_20,1,3.3-V LVTTL,,,,,on,PIN_20
isda,Input,PIN_28,1,3.3-V LVTTL,,,,,,PIN_28
outport[7],Output,PIN_91,2,3.3-V LVTTL,,,,,,PIN_91
outport[6],Output,PIN_89,2,3.3-V LVTTL,,,,,,PIN_89
outport[5],Output,PIN_86,2,3.3-V LVTTL,,,,,,PIN_86
outport[4],Output,PIN_85,2,3.3-V LVTTL,,,,,,PIN_85
outport[3],Output,PIN_84,2,3.3-V LVTTL,,,,,,PIN_84
outport[2],Output,PIN_83,2,3.3-V LVTTL,,,,,,PIN_83
outport[1],Output,PIN_82,2,3.3-V LVTTL,,,,,,PIN_82
outport[0],Output,PIN_78,2,3.3-V LVTTL,,,,,,PIN_78
reset,Input,PIN_30,1,3.3-V LVTTL,,,,,,PIN_30
scl,Bidir,PIN_26,1,3.3-V LVTTL,,,,,,PIN_26
sda,Bidir,PIN_27,1,3.3-V LVTTL,,,,,,PIN_27
