<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="rw4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="adrdec2.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="alu4flag.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="mux2.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="mux4.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ram2.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ram4.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="ram4.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ram4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ram4.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ram4.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ram4.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram4_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ram4_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram4_ram4_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ram4_ram4_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ram4_ram4_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram4_ram4_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ram4_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ram4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="reg4.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="rotary_switch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1401901382" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1401901382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401901382" xil_pn:in_ck="222734999321659547" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1401901382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ram4_tb.vhd"/>
      <outfile xil_pn:name="rotary_switch.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1401901382" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5329362835642686524" xil_pn:start_ts="1401901382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401901434" xil_pn:in_ck="-4702571344558584289" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1330652210627821250" xil_pn:start_ts="1401901432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adrdec2.vhf"/>
      <outfile xil_pn:name="mux2.vhf"/>
      <outfile xil_pn:name="mux4.vhf"/>
      <outfile xil_pn:name="ram2.vhf"/>
      <outfile xil_pn:name="ram4.vhf"/>
      <outfile xil_pn:name="reg4.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1401901384" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8780884622788874377" xil_pn:start_ts="1401901384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401901434" xil_pn:in_ck="-1798188738402279410" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1401901434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adrdec2.vhf"/>
      <outfile xil_pn:name="mux2.vhf"/>
      <outfile xil_pn:name="mux4.vhf"/>
      <outfile xil_pn:name="ram2.vhf"/>
      <outfile xil_pn:name="ram4.vhf"/>
      <outfile xil_pn:name="ram4_tb.vhd"/>
      <outfile xil_pn:name="reg4.vhf"/>
      <outfile xil_pn:name="rotary_switch.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1401901439" xil_pn:in_ck="-1798188738402279410" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1689466302316806355" xil_pn:start_ts="1401901434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="ram4_ram4_sch_tb_beh.prj"/>
      <outfile xil_pn:name="ram4_ram4_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1401901439" xil_pn:in_ck="-4913627971267488760" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8537545253797361734" xil_pn:start_ts="1401901439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="ram4_ram4_sch_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1401900782" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1401900782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401900783" xil_pn:in_ck="-4702571344558584289" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6666194473706495229" xil_pn:start_ts="1401900782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adrdec2.vhf"/>
      <outfile xil_pn:name="mux2.vhf"/>
      <outfile xil_pn:name="mux4.vhf"/>
      <outfile xil_pn:name="ram2.vhf"/>
      <outfile xil_pn:name="ram4.vhf"/>
      <outfile xil_pn:name="reg4.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1401900783" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8780884622788874377" xil_pn:start_ts="1401900783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401900783" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1401900783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401900783" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3646216862713775489" xil_pn:start_ts="1401900783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401900783" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1401900783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1401900783" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1890045336379038509" xil_pn:start_ts="1401900783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1401901064" xil_pn:in_ck="2831516565165951637" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3549398613966298362" xil_pn:start_ts="1401901059">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ram4.jhd"/>
      <outfile xil_pn:name="ram4.lso"/>
      <outfile xil_pn:name="ram4.prj"/>
      <outfile xil_pn:name="ram4.syr"/>
      <outfile xil_pn:name="ram4.xst"/>
      <outfile xil_pn:name="ram4_beh.prj"/>
      <outfile xil_pn:name="ram4_ram4_sch_tb_beh.prj"/>
      <outfile xil_pn:name="ram4_ram4_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="ram4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1401900791" xil_pn:in_ck="3196648537384531440" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027436107414" xil_pn:start_ts="1401900791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
