

================================================================
== Vitis HLS Report for 'Mat2AxiStream'
================================================================
* Date:           Thu Mar 25 15:01:49 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_down_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.329 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max    | min |   max   |   Type   |
    +---------+---------+-----------+-----------+-----+---------+----------+
    |        5|  2073604| 33.335 ns | 13.825 ms |    5|  2073604| dataflow |
    +---------+---------+-----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                         |                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +-------------------------+----------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |MatStream2AxiStream_U0   |MatStream2AxiStream   |        4|  2073603| 26.668 ns | 13.825 ms |    4|  2073603|   none  |
        |last_blk_pxl_width22_U0  |last_blk_pxl_width22  |        0|        0|    0 ns   |    0 ns   |    0|        0|   none  |
        +-------------------------+----------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|     297|     201|    -|
|Instance         |        -|     4|     314|     970|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     617|    1237|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |MatStream2AxiStream_U0   |MatStream2AxiStream   |        0|   4|  312|  923|    0|
    |last_blk_pxl_width22_U0  |last_blk_pxl_width22  |        0|   0|    2|   47|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        0|   4|  314|  970|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+----+----+-----+------+-----+---------+
    |cols_c_i_U   |        0|  99|   0|    -|     2|   32|       64|
    |p_channel_U  |        0|  99|   0|    -|     2|    4|        8|
    |rows_c_i_U   |        0|  99|   0|    -|     2|   32|       64|
    +-------------+---------+----+----+-----+------+-----+---------+
    |Total        |        0| 297|   0|    0|     6|   68|      136|
    +-------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |MatStream2AxiStream_U0_ap_ready_count     |     +    |   0|  0|   9|           2|           1|
    |last_blk_pxl_width22_U0_ap_ready_count    |     +    |   0|  0|   9|           2|           1|
    |MatStream2AxiStream_U0_ap_start           |    and   |   0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |   0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |   0|  0|   2|           1|           1|
    |last_blk_pxl_width22_U0_ap_start          |    and   |   0|  0|   2|           1|           1|
    |ap_sync_MatStream2AxiStream_U0_ap_ready   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_last_blk_pxl_width22_U0_ap_ready  |    or    |   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  30|          10|           8|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |MatStream2AxiStream_U0_ap_ready_count         |   9|          2|    2|          4|
    |ap_sync_reg_MatStream2AxiStream_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_last_blk_pxl_width22_U0_ap_ready  |   9|          2|    1|          2|
    |last_blk_pxl_width22_U0_ap_ready_count        |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |MatStream2AxiStream_U0_ap_ready_count         |  2|   0|    2|          0|
    |ap_sync_reg_MatStream2AxiStream_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_last_blk_pxl_width22_U0_ap_ready  |  1|   0|    1|          0|
    |last_blk_pxl_width22_U0_ap_ready_count        |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|pyr1_out_mat_432_dout     |  in |    8|   ap_fifo  | pyr1_out_mat_432 |    pointer   |
|pyr1_out_mat_432_empty_n  |  in |    1|   ap_fifo  | pyr1_out_mat_432 |    pointer   |
|pyr1_out_mat_432_read     | out |    1|   ap_fifo  | pyr1_out_mat_432 |    pointer   |
|ldata1_din                | out |   32|   ap_fifo  |      ldata1      |    pointer   |
|ldata1_full_n             |  in |    1|   ap_fifo  |      ldata1      |    pointer   |
|ldata1_write              | out |    1|   ap_fifo  |      ldata1      |    pointer   |
|rows_dout                 |  in |   32|   ap_fifo  |       rows       |    pointer   |
|rows_empty_n              |  in |    1|   ap_fifo  |       rows       |    pointer   |
|rows_read                 | out |    1|   ap_fifo  |       rows       |    pointer   |
|cols_dout                 |  in |   32|   ap_fifo  |       cols       |    pointer   |
|cols_empty_n              |  in |    1|   ap_fifo  |       cols       |    pointer   |
|cols_read                 | out |    1|   ap_fifo  |       cols       |    pointer   |
|ap_clk                    |  in |    1| ap_ctrl_hs |   Mat2AxiStream  | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |   Mat2AxiStream  | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |   Mat2AxiStream  | return value |
|ap_done                   | out |    1| ap_ctrl_hs |   Mat2AxiStream  | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |   Mat2AxiStream  | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |   Mat2AxiStream  | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |   Mat2AxiStream  | return value |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_channel = alloca i64"   --->   Operation 4 'alloca' 'p_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cols_c_i = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 5 'alloca' 'cols_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rows_c_i = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1276->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 6 'alloca' 'rows_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%call_ln1282 = call void @last_blk_pxl_width22, i4 %p_channel, i32 %rows, i32 %cols, i32 %rows_c_i, i32 %cols_c_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1282->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 7 'call' 'call_ln1282' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln1283 = call void @MatStream2AxiStream, i8 %pyr1_out_mat_432, i32 %ldata1, i32 %rows_c_i, i32 %cols_c_i, i4 %p_channel, void %call_ln1282, void %call_ln1282" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1283->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 8 'call' 'call_ln1283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pyr1_out_mat_432, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln1274 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1274->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 13 'specdataflowpipeline' 'specdataflowpipeline_ln1274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pyr1_out_mat_432, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %rows_c_i, i32 %rows_c_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1276->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 16 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln1276 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c_i, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1276->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 17 'specinterface' 'specinterface_ln1276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty_117 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %cols_c_i, i32 %cols_c_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 18 'specchannel' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln1281 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c_i, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 19 'specinterface' 'specinterface_ln1281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln1283 = call void @MatStream2AxiStream, i8 %pyr1_out_mat_432, i32 %ldata1, i32 %rows_c_i, i32 %cols_c_i, i4 %p_channel, void %call_ln1282, void %call_ln1282" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1283->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 20 'call' 'call_ln1283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln1333 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 21 'ret' 'ret_ln1333' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pyr1_out_mat_432]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_channel                   (alloca              ) [ 0111]
cols_c_i                    (alloca              ) [ 0111]
rows_c_i                    (alloca              ) [ 0111]
call_ln1282                 (call                ) [ 0000]
specinterface_ln0           (specinterface       ) [ 0000]
specinterface_ln0           (specinterface       ) [ 0000]
specinterface_ln0           (specinterface       ) [ 0000]
specinterface_ln0           (specinterface       ) [ 0000]
specdataflowpipeline_ln1274 (specdataflowpipeline) [ 0000]
specinterface_ln0           (specinterface       ) [ 0000]
specinterface_ln0           (specinterface       ) [ 0000]
empty                       (specchannel         ) [ 0000]
specinterface_ln1276        (specinterface       ) [ 0000]
empty_117                   (specchannel         ) [ 0000]
specinterface_ln1281        (specinterface       ) [ 0000]
call_ln1283                 (call                ) [ 0000]
ret_ln1333                  (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pyr1_out_mat_432">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyr1_out_mat_432"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ldata1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_pxl_width22"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatStream2AxiStream"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="p_channel_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_channel/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="cols_c_i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c_i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="rows_c_i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c_i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_MatStream2AxiStream_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="0" index="3" bw="32" slack="1"/>
<pin id="61" dir="0" index="4" bw="32" slack="1"/>
<pin id="62" dir="0" index="5" bw="4" slack="1"/>
<pin id="63" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1283/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="call_ln1282_last_blk_pxl_width22_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="4" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="0" index="3" bw="32" slack="0"/>
<pin id="72" dir="0" index="4" bw="32" slack="0"/>
<pin id="73" dir="0" index="5" bw="32" slack="0"/>
<pin id="74" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1282/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="p_channel_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p_channel "/>
</bind>
</comp>

<comp id="84" class="1005" name="cols_c_i_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cols_c_i "/>
</bind>
</comp>

<comp id="90" class="1005" name="rows_c_i_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rows_c_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="81"><net_src comp="44" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="83"><net_src comp="78" pin="1"/><net_sink comp="56" pin=5"/></net>

<net id="87"><net_src comp="48" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="67" pin=5"/></net>

<net id="89"><net_src comp="84" pin="1"/><net_sink comp="56" pin=4"/></net>

<net id="93"><net_src comp="52" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="67" pin=4"/></net>

<net id="95"><net_src comp="90" pin="1"/><net_sink comp="56" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pyr1_out_mat_432 | {}
	Port: ldata1 | {2 3 }
 - Input state : 
	Port: Mat2AxiStream : pyr1_out_mat_432 | {2 3 }
	Port: Mat2AxiStream : rows | {1 }
	Port: Mat2AxiStream : cols | {1 }
  - Chain level:
	State 1
		call_ln1282 : 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   |      grp_MatStream2AxiStream_fu_56     |    4    |  1.312  |   406   |   515   |
|          | call_ln1282_last_blk_pxl_width22_fu_67 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    4    |  1.312  |   406   |   515   |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| cols_c_i_reg_84|   32   |
|p_channel_reg_78|    4   |
| rows_c_i_reg_90|   32   |
+----------------+--------+
|      Total     |   68   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    1   |   406  |   515  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   68   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   474  |   515  |
+-----------+--------+--------+--------+--------+
