=== vhdlHead
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

ENTITY <&fpgaName> IS
PORT (
  clk: IN BIT;



=== vhdlAfterPort
  --last line of port definition
);
END <&fpgaName>;

ARCHITECTURE BEHAVIORAL OF <&fpgaName> IS


=== vhdlConst
CONSTANT <&name> : <&type> := <&value>;
