

================================================================
== Vitis HLS Report for 'spmm_hls'
================================================================
* Date:           Tue Sep  9 18:13:39 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_A_fu_112                                             |load_A                                             |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1_fu_121  |spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nnz"   --->   Operation 6 'read' 'nnz_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 7 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%A_stream = alloca i64 1" [src/spmm_device_fpga.cpp:53]   --->   Operation 8 'alloca' 'A_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 9 [1/1] (0.88ns)   --->   "%add_ln71 = add i32 %nnz_read, i32 15" [src/spmm_device_fpga.cpp:71]   --->   Operation 9 'add' 'add_ln71' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln71, i32 31" [src/spmm_device_fpga.cpp:71]   --->   Operation 10 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.88ns)   --->   "%sub_ln71 = sub i32 4294967281, i32 %nnz_read" [src/spmm_device_fpga.cpp:71]   --->   Operation 11 'sub' 'sub_ln71' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln71, i32 4, i32 31" [src/spmm_device_fpga.cpp:71]   --->   Operation 12 'partselect' 'trunc_ln71_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i28 %trunc_ln71_1" [src/spmm_device_fpga.cpp:71]   --->   Operation 13 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.85ns)   --->   "%sub_ln71_1 = sub i29 0, i29 %zext_ln71" [src/spmm_device_fpga.cpp:71]   --->   Operation 14 'sub' 'sub_ln71_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln71_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln71, i32 4, i32 31" [src/spmm_device_fpga.cpp:71]   --->   Operation 15 'partselect' 'trunc_ln71_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i28 %trunc_ln71_2" [src/spmm_device_fpga.cpp:71]   --->   Operation 16 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.92ns)   --->   "%call_ln80 = call void @load_A, i64 %gmem0, i64 %A_read, i32 %nnz_read, i64 %A_stream" [src/spmm_device_fpga.cpp:80]   --->   Operation 17 'call' 'call_ln80' <Predicate = true> <Delay = 2.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.29ns)   --->   "%select_ln71 = select i1 %tmp_1, i29 %sub_ln71_1, i29 %zext_ln71_1" [src/spmm_device_fpga.cpp:71]   --->   Operation 18 'select' 'select_ln71' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln80 = call void @load_A, i64 %gmem0, i64 %A_read, i32 %nnz_read, i64 %A_stream" [src/spmm_device_fpga.cpp:80]   --->   Operation 19 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i29.i4, i29 %select_ln71, i4 0" [src/spmm_device_fpga.cpp:38]   --->   Operation 20 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 21 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln38 = call void @spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1, i33 %tmp, i64 %A_stream" [src/spmm_device_fpga.cpp:38]   --->   Operation 22 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln38 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [src/spmm_device_fpga.cpp:38]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nnz"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nnz, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nnz, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %K"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, void @empty_9, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @A_stream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %A_stream, i64 %A_stream"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln38 = call void @spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1, i33 %tmp, i64 %A_stream" [src/spmm_device_fpga.cpp:38]   --->   Operation 44 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [src/spmm_device_fpga.cpp:87]   --->   Operation 45 'ret' 'ret_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nnz_read           (read          ) [ 001100]
A_read             (read          ) [ 001100]
A_stream           (alloca        ) [ 001111]
add_ln71           (add           ) [ 000000]
tmp_1              (bitselect     ) [ 000000]
sub_ln71           (sub           ) [ 000000]
trunc_ln71_1       (partselect    ) [ 000000]
zext_ln71          (zext          ) [ 000000]
sub_ln71_1         (sub           ) [ 000000]
trunc_ln71_2       (partselect    ) [ 000000]
zext_ln71_1        (zext          ) [ 000000]
select_ln71        (select        ) [ 000110]
call_ln80          (call          ) [ 000000]
tmp                (bitconcatenate) [ 000001]
empty_25           (wait          ) [ 000000]
spectopmodule_ln38 (spectopmodule ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
empty              (specchannel   ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
call_ln38          (call          ) [ 000000]
ret_ln87           (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="nnz">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="K">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i29.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_stream_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="A_stream_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_stream/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="nnz_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="A_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_load_A_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="1"/>
<pin id="116" dir="0" index="3" bw="32" slack="1"/>
<pin id="117" dir="0" index="4" bw="64" slack="1"/>
<pin id="118" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln80/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="33" slack="0"/>
<pin id="124" dir="0" index="2" bw="64" slack="3"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln71_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="5" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sub_ln71_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln71/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln71_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="28" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="0" index="3" bw="6" slack="0"/>
<pin id="150" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln71_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln71_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="28" slack="0"/>
<pin id="157" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sub_ln71_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="28" slack="0"/>
<pin id="162" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln71_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln71_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="28" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="0" index="3" bw="6" slack="0"/>
<pin id="170" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln71_2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln71_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="28" slack="0"/>
<pin id="177" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln71_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="29" slack="0"/>
<pin id="182" dir="0" index="2" bw="28" slack="0"/>
<pin id="183" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="33" slack="0"/>
<pin id="189" dir="0" index="1" bw="29" slack="2"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="nnz_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nnz_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="A_read_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="207" class="1005" name="A_stream_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_stream "/>
</bind>
</comp>

<comp id="213" class="1005" name="select_ln71_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="29" slack="2"/>
<pin id="215" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="select_ln71 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="33" slack="1"/>
<pin id="220" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="140" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="158"><net_src comp="145" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="127" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="178"><net_src comp="165" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="132" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="159" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="198"><net_src comp="100" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="112" pin=3"/></net>

<net id="205"><net_src comp="106" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="210"><net_src comp="96" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="216"><net_src comp="179" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="221"><net_src comp="187" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="121" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: spmm_hls : gmem0 | {2 3 }
	Port: spmm_hls : A | {1 }
	Port: spmm_hls : nnz | {1 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		trunc_ln71_1 : 1
		zext_ln71 : 2
		sub_ln71_1 : 3
		trunc_ln71_2 : 1
		zext_ln71_1 : 2
		select_ln71 : 4
	State 3
	State 4
		call_ln38 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                       |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   call   |                       grp_load_A_fu_112                      |  0.774  |   380   |   127   |
|          | grp_spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1_fu_121 |    0    |    66   |    60   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|    sub   |                        sub_ln71_fu_140                       |    0    |    0    |    39   |
|          |                       sub_ln71_1_fu_159                      |    0    |    0    |    35   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|    add   |                        add_ln71_fu_127                       |    0    |    0    |    39   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|  select  |                      select_ln71_fu_179                      |    0    |    0    |    29   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   read   |                     nnz_read_read_fu_100                     |    0    |    0    |    0    |
|          |                      A_read_read_fu_106                      |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
| bitselect|                         tmp_1_fu_132                         |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|partselect|                      trunc_ln71_1_fu_145                     |    0    |    0    |    0    |
|          |                      trunc_ln71_2_fu_165                     |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   zext   |                       zext_ln71_fu_155                       |    0    |    0    |    0    |
|          |                      zext_ln71_1_fu_175                      |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                          tmp_fu_187                          |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                              |  0.774  |   446   |   329   |
|----------|--------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   A_read_reg_202  |   64   |
|  A_stream_reg_207 |   64   |
|  nnz_read_reg_195 |   32   |
|select_ln71_reg_213|   29   |
|    tmp_reg_218    |   33   |
+-------------------+--------+
|       Total       |   222  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1_fu_121 |  p1  |   2  |  33  |   66   ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                            |      |      |      |   66   ||  0.387  ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   446  |   329  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   222  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   668  |   338  |
+-----------+--------+--------+--------+
