{
	"author": [
		"Sean Safarpour",
		"Andreas G. Veneris",
		"Gregg Baeckler",
		"Richard Yuan"
	],
	"booktitle": "Proceedings of the 43rd Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2006",
	"dblpkey": "conf/dac/SafarpourVBY06",
	"doi": "10.1145/1146909.1147034",
	"ee": "http://doi.acm.org/10.1145/1146909.1147034",
	"pages": "466-471",
	"publisher": "ACM",
	"stemmed": [
		"effici",
		"sat",
		"base",
		"boolean",
		"match",
		"for",
		"fpga",
		"technolog",
		"map"
	],
	"tag": [
		"performance",
		"satisfiability"
	],
	"title": "Efficient SAT-based Boolean matching for FPGA technology mapping",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2006
}