This is a POC design using Verilog.# POC
