# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rc5_assign.srcs/sim_1/new/tbrc5_decode.vhd" \

# Do not sort compile order
nosort
