

================================================================
== Vitis HLS Report for 'trisolver_L_double_4_2_s'
================================================================
* Date:           Tue Oct 20 15:08:56 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        kernel_gelinearsolver_0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.496 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_row   |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + Loop_col  |        ?|        ?|        22|          2|          1|     ?|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     702|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|     1073|     762|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     182|    -|
|Register             |        -|     -|     1473|     128|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|     2546|    1774|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_8_max_dsp_1_U39   |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|  388|  127|    0|
    |dsub_64ns_64ns_64_8_full_dsp_1_U38  |dsub_64ns_64ns_64_8_full_dsp_1  |        0|   3|  685|  635|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  11| 1073|  762|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_568_p2                   |     +    |   0|  0|  71|          64|           1|
    |add_ln37_fu_501_p2                   |     +    |   0|  0|  71|          64|           1|
    |add_ln44_fu_452_p2                   |     +    |   0|  0|  11|           3|           3|
    |add_ln48_fu_519_p2                   |     +    |   0|  0|   9|           2|           2|
    |empty_39_fu_350_p2                   |     +    |   0|  0|  11|           2|           3|
    |sub_fu_252_p2                        |     +    |   0|  0|  39|          32|           1|
    |p_neg_t_fu_286_p2                    |     -    |   0|  0|  39|           1|          32|
    |ap_enable_state12_pp0_iter4_stage0   |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state13_pp0_iter4_stage1   |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state14_pp0_iter5_stage0   |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state15_pp0_iter5_stage1   |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state23_pp0_iter9_stage1   |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state25_pp0_iter10_stage1  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln35_fu_331_p2                  |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln37_fu_474_p2                  |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln43_1_fu_496_p2                |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln43_fu_485_p2                  |   icmp   |   0|  0|  29|          64|          64|
    |ap_block_pp0                         |    or    |   0|  0|   2|           1|           1|
    |or_ln43_fu_490_p2                    |    or    |   0|  0|  64|          64|           1|
    |div3_fu_306_p3                       |  select  |   0|  0|  32|           1|          32|
    |select_ln50_1_fu_398_p3              |  select  |   0|  0|  63|           1|          64|
    |select_ln50_2_fu_405_p3              |  select  |   0|  0|  63|           1|          64|
    |select_ln50_fu_391_p3                |  select  |   0|  0|  63|           1|          64|
    |ap_enable_pp0                        |    xor   |   0|  0|   2|           1|           2|
    |p_lshr_fu_276_p2                     |    xor   |   0|  0|  31|          31|           2|
    |xor_ln44_fu_463_p2                   |    xor   |   0|  0|   3|           2|           3|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 702|         533|         538|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter10      |   9|          2|    1|          2|
    |ap_phi_mux_j_1_phi_fu_221_p4  |   9|          2|   64|        128|
    |dataB_address0                |  21|          4|    2|          8|
    |dataB_address1                |  21|          4|    2|          8|
    |dataX_0_fu_90                 |   9|          2|   64|        128|
    |empty_reg_196                 |   9|          2|   64|        128|
    |grp_fu_228_p0                 |  15|          3|   64|        192|
    |grp_fu_228_p1                 |  15|          3|   64|        192|
    |grp_fu_232_p0                 |  15|          3|   64|        192|
    |i_reg_206                     |   9|          2|   64|        128|
    |j_1_reg_218                   |   9|          2|   64|        128|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 182|         37|  518|       1242|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln37_reg_714           |  64|   0|   64|          0|
    |ap_CS_fsm                  |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|   0|    1|          0|
    |dataB_addr_5_reg_690       |   2|   0|    2|          0|
    |dataB_addr_6_reg_696       |   2|   0|    2|          0|
    |dataB_load_5_reg_729       |  64|   0|   64|          0|
    |dataB_load_6_reg_744       |  64|   0|   64|          0|
    |dataX16_06_fu_98           |  64|   0|   64|          0|
    |dataX2_05_fu_86            |  64|   0|   64|          0|
    |dataX3_04_fu_78            |  64|   0|   64|          0|
    |dataX_0_fu_90              |  64|   0|   64|          0|
    |empty_39_reg_665           |   3|   0|    3|          0|
    |empty_reg_196              |  64|   0|   64|          0|
    |i_reg_206                  |  64|   0|   64|          0|
    |icmp_ln37_reg_702          |   1|   0|    1|          0|
    |icmp_ln43_1_reg_710        |   1|   0|    1|          0|
    |icmp_ln43_reg_706          |   1|   0|    1|          0|
    |j_1_reg_218                |  64|   0|   64|          0|
    |j_cast_reg_675             |   2|   0|    2|          0|
    |matA_0_load_reg_719        |  64|   0|   64|          0|
    |matA_1_load_reg_724        |  64|   0|   64|          0|
    |mul17_1_reg_739            |  64|   0|   64|          0|
    |mul_reg_734                |  64|   0|   64|          0|
    |sext_ln35_reg_645          |  64|   0|   64|          0|
    |sub1_reg_749               |  64|   0|   64|          0|
    |sub22_1_reg_754            |  64|   0|   64|          0|
    |wide_trip_count20_reg_656  |  32|   0|   64|         32|
    |wide_trip_count_reg_651    |  64|   0|   64|          0|
    |write_flag11_0_fu_82       |   1|   0|    1|          0|
    |write_flag4_0_fu_102       |   1|   0|    1|          0|
    |write_flag8_0_fu_94        |   1|   0|    1|          0|
    |dataB_addr_5_reg_690       |  64|  32|    2|          0|
    |dataB_addr_6_reg_696       |  64|  32|    2|          0|
    |icmp_ln43_1_reg_710        |  64|  32|    1|          0|
    |icmp_ln43_reg_706          |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1473| 128| 1255|         32|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------+-----+-----+------------+---------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | trisolver_L<double, 4, 2> | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | trisolver_L<double, 4, 2> | return value |
|ap_start         |  in |    1| ap_ctrl_hs | trisolver_L<double, 4, 2> | return value |
|ap_done          | out |    1| ap_ctrl_hs | trisolver_L<double, 4, 2> | return value |
|ap_idle          | out |    1| ap_ctrl_hs | trisolver_L<double, 4, 2> | return value |
|ap_ready         | out |    1| ap_ctrl_hs | trisolver_L<double, 4, 2> | return value |
|ap_return_0      | out |   64| ap_ctrl_hs | trisolver_L<double, 4, 2> | return value |
|ap_return_1      | out |   64| ap_ctrl_hs | trisolver_L<double, 4, 2> | return value |
|ap_return_2      | out |   64| ap_ctrl_hs | trisolver_L<double, 4, 2> | return value |
|ap_return_3      | out |   64| ap_ctrl_hs | trisolver_L<double, 4, 2> | return value |
|n                |  in |   32|   ap_none  |             n             |    scalar    |
|dataB_address0   | out |    2|  ap_memory |           dataB           |     array    |
|dataB_ce0        | out |    1|  ap_memory |           dataB           |     array    |
|dataB_we0        | out |    1|  ap_memory |           dataB           |     array    |
|dataB_d0         | out |   64|  ap_memory |           dataB           |     array    |
|dataB_q0         |  in |   64|  ap_memory |           dataB           |     array    |
|dataB_address1   | out |    2|  ap_memory |           dataB           |     array    |
|dataB_ce1        | out |    1|  ap_memory |           dataB           |     array    |
|dataB_we1        | out |    1|  ap_memory |           dataB           |     array    |
|dataB_d1         | out |   64|  ap_memory |           dataB           |     array    |
|dataB_q1         |  in |   64|  ap_memory |           dataB           |     array    |
|p_read1          |  in |   64|   ap_none  |          p_read1          |    scalar    |
|p_read2          |  in |   64|   ap_none  |          p_read2          |    scalar    |
|p_read3          |  in |   64|   ap_none  |          p_read3          |    scalar    |
|matA_0_address0  | out |    3|  ap_memory |           matA_0          |     array    |
|matA_0_ce0       | out |    1|  ap_memory |           matA_0          |     array    |
|matA_0_q0        |  in |   64|  ap_memory |           matA_0          |     array    |
|matA_1_address0  | out |    3|  ap_memory |           matA_1          |     array    |
|matA_1_ce0       | out |    1|  ap_memory |           matA_1          |     array    |
|matA_1_q0        |  in |   64|  ap_memory |           matA_1          |     array    |
+-----------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 2, D = 22, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 26 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 4 
26 --> 27 
27 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dataX3_04 = alloca i32"   --->   Operation 28 'alloca' 'dataX3_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_flag11_0 = alloca i32"   --->   Operation 29 'alloca' 'write_flag11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dataX2_05 = alloca i32"   --->   Operation 30 'alloca' 'dataX2_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dataX_0 = alloca i32"   --->   Operation 31 'alloca' 'dataX_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_flag8_0 = alloca i32"   --->   Operation 32 'alloca' 'write_flag8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dataX16_06 = alloca i32"   --->   Operation 33 'alloca' 'dataX16_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_flag4_0 = alloca i32"   --->   Operation 34 'alloca' 'write_flag4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dataB_addr = getelementptr i64 %dataB, i64, i64" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 35 'getelementptr' 'dataB_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.59ns)   --->   "%dataB_load = load i2 %dataB_addr" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 36 'load' 'dataB_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 37 [1/1] (0.60ns)   --->   "%store_ln35 = store i1, i1 %write_flag4_0" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 37 'store' 'store_ln35' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 38 [1/1] (0.60ns)   --->   "%store_ln35 = store i1, i1 %write_flag8_0" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 38 'store' 'store_ln35' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 39 [1/1] (0.60ns)   --->   "%store_ln35 = store i1, i1 %write_flag11_0" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 39 'store' 'store_ln35' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 40 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_4 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 41 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_5 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 42 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 43 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %matA_0, i64 %matA_1, i64, i64, i64"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.59ns)   --->   "%dataB_load = load i2 %dataB_addr" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 45 'load' 'dataB_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 46 [1/1] (0.88ns)   --->   "%sub = add i32 %n_read, i32" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 46 'add' 'sub' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub, i32" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 47 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_neg_cast = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n_read, i32, i32" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 48 'partselect' 'p_neg_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_lshr = xor i31 %p_neg_cast, i31" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 49 'xor' 'p_lshr' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_lshr_cast = zext i31 %p_lshr" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 50 'zext' 'p_lshr_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.87ns) (out node of the LUT)   --->   "%p_neg_t = sub i32, i32 %p_lshr_cast" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 51 'sub' 'p_neg_t' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_lshr_f = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub, i32, i32" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 52 'partselect' 'p_lshr_f' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i31 %p_lshr_f" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 53 'zext' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.22ns)   --->   "%div3 = select i1 %tmp, i32 %p_neg_t, i32 %p_lshr_f_cast" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 54 'select' 'div3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i32 %n_read" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 55 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%wide_trip_count = sext i32 %div3" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 56 'sext' 'wide_trip_count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%wide_trip_count20 = zext i32 %n_read" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 57 'zext' 'wide_trip_count20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.60ns)   --->   "%store_ln35 = store i64 %dataB_load, i64 %dataX_0" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 58 'store' 'store_ln35' <Predicate = true> <Delay = 0.60>
ST_2 : Operation 59 [1/1] (0.60ns)   --->   "%br_ln35 = br void" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 59 'br' 'br_ln35' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.18>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty = phi i64 %dataB_load, void %bb23, i64 %dataB_load_4, void %._crit_edge.loopexit14" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:33]   --->   Operation 60 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%i = phi i64, void %bb23, i64 %add_ln35, void %._crit_edge.loopexit14" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 61 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.06ns)   --->   "%icmp_ln35 = icmp_ult  i64 %i, i64 %wide_trip_count20" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 62 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %._crit_edge14.loopexit, void %.split2" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 63 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i64 %i" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 64 'trunc' 'trunc_ln35' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 65 'specloopname' 'specloopname_ln35' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%j = partselect i31 @_ssdm_op_PartSelect.i31.i64.i32.i32, i64 %i, i32, i32" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 66 'partselect' 'j' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.57ns)   --->   "%empty_39 = add i3, i3 %trunc_ln35" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 67 'add' 'empty_39' <Predicate = (icmp_ln35)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i31 %j" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:37]   --->   Operation 68 'zext' 'zext_ln37' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%j_cast = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %i, i32, i32" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:37]   --->   Operation 69 'partselect' 'j_cast' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.60ns)   --->   "%br_ln37 = br void" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:37]   --->   Operation 70 'br' 'br_ln37' <Predicate = (icmp_ln35)> <Delay = 0.60>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%dataX3_04_load = load i64 %dataX3_04" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 71 'load' 'dataX3_04_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%write_flag11_0_load = load i1 %write_flag11_0, void %store_ln35" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 72 'load' 'write_flag11_0_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%dataX2_05_load = load i64 %dataX2_05" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 73 'load' 'dataX2_05_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%dataX_0_load = load i64 %dataX_0, void %store_ln35" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 74 'load' 'dataX_0_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%write_flag8_0_load = load i1 %write_flag8_0, void %store_ln35" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 75 'load' 'write_flag8_0_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%dataX16_06_load = load i64 %dataX16_06" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 76 'load' 'dataX16_06_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%write_flag4_0_load = load i1 %write_flag4_0, void %store_ln35" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 77 'load' 'write_flag4_0_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.41ns)   --->   "%select_ln50 = select i1 %write_flag4_0_load, i64 %dataX16_06_load, i64 %p_read_5" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 78 'select' 'select_ln50' <Predicate = (!icmp_ln35)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.41ns)   --->   "%select_ln50_1 = select i1 %write_flag8_0_load, i64 %dataX2_05_load, i64 %p_read_4" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 79 'select' 'select_ln50_1' <Predicate = (!icmp_ln35)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.41ns)   --->   "%select_ln50_2 = select i1 %write_flag11_0_load, i64 %dataX3_04_load, i64 %p_read" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 80 'select' 'select_ln50_2' <Predicate = (!icmp_ln35)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256, i64 %dataX_0_load" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 81 'insertvalue' 'mrv' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i64 %select_ln50" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 82 'insertvalue' 'mrv_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i64 %select_ln50_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 83 'insertvalue' 'mrv_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i64 %select_ln50_2" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 84 'insertvalue' 'mrv_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i256 %mrv_3" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:50]   --->   Operation 85 'ret' 'ret_ln50' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.49>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%j_1 = phi i64 %zext_ln37, void %.split2, i64 %add_ln37, void %._crit_edge" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:37]   --->   Operation 86 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i64 %j_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 87 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i64 %j_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 88 'trunc' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_12_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln44_1, i2" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 89 'bitconcatenate' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.57ns)   --->   "%add_ln44 = add i3 %empty_39, i3 %tmp_12_cast" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 90 'add' 'add_ln44' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %add_ln44" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 91 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%matA_0_addr = getelementptr i64 %matA_0, i64, i64 %zext_ln44" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 92 'getelementptr' 'matA_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%matA_1_addr = getelementptr i64 %matA_1, i64, i64 %zext_ln44" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 93 'getelementptr' 'matA_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%dataB_addr_5 = getelementptr i64 %dataB, i64, i64 %j_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 94 'getelementptr' 'dataB_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.12ns)   --->   "%xor_ln44 = xor i2 %trunc_ln44, i2" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 95 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i2 %xor_ln44" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 96 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%dataB_addr_6 = getelementptr i64 %dataB, i64, i64 %zext_ln44_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 97 'getelementptr' 'dataB_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.06ns)   --->   "%icmp_ln37 = icmp_slt  i64 %j_1, i64 %wide_trip_count" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:37]   --->   Operation 98 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %._crit_edge.loopexit, void %.split" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:37]   --->   Operation 99 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:37]   --->   Operation 100 'specpipeline' 'specpipeline_ln37' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:37]   --->   Operation 101 'specloopname' 'specloopname_ln37' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%empty_40 = shl i64 %j_1, i64" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:37]   --->   Operation 102 'shl' 'empty_40' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.06ns)   --->   "%icmp_ln43 = icmp_slt  i64 %empty_40, i64 %sext_ln35" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:43]   --->   Operation 103 'icmp' 'icmp_ln43' <Predicate = (icmp_ln37)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split._crit_edge, void %bb22" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:43]   --->   Operation 104 'br' 'br_ln43' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 105 [3/3] (1.15ns)   --->   "%matA_0_load = load i3 %matA_0_addr" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 105 'load' 'matA_0_load' <Predicate = (icmp_ln37 & icmp_ln43)> <Delay = 1.15> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 69 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln43_1)   --->   "%or_ln43 = or i64 %empty_40, i64" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:43]   --->   Operation 106 'or' 'or_ln43' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln43_1 = icmp_slt  i64 %or_ln43, i64 %sext_ln35" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:43]   --->   Operation 107 'icmp' 'icmp_ln43_1' <Predicate = (icmp_ln37)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43_1, void %._crit_edge, void %bb" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:43]   --->   Operation 108 'br' 'br_ln43' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 109 [3/3] (1.15ns)   --->   "%matA_1_load = load i3 %matA_1_addr" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 109 'load' 'matA_1_load' <Predicate = (icmp_ln37 & icmp_ln43_1)> <Delay = 1.15> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 69 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 110 [1/1] (1.14ns)   --->   "%add_ln37 = add i64 %j_1, i64" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:37]   --->   Operation 110 'add' 'add_ln37' <Predicate = (icmp_ln37)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 111 'br' 'br_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 112 [2/3] (1.15ns)   --->   "%matA_0_load = load i3 %matA_0_addr" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 112 'load' 'matA_0_load' <Predicate = (icmp_ln37 & icmp_ln43)> <Delay = 1.15> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 69 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 113 [2/3] (1.15ns)   --->   "%matA_1_load = load i3 %matA_1_addr" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 113 'load' 'matA_1_load' <Predicate = (icmp_ln37 & icmp_ln43_1)> <Delay = 1.15> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 69 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 114 [1/3] (1.15ns)   --->   "%matA_0_load = load i3 %matA_0_addr" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 114 'load' 'matA_0_load' <Predicate = (icmp_ln43)> <Delay = 1.15> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 69 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 115 [1/3] (1.15ns)   --->   "%matA_1_load = load i3 %matA_1_addr" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 115 'load' 'matA_1_load' <Predicate = (icmp_ln43_1)> <Delay = 1.15> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 69 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 116 [8/8] (2.32ns)   --->   "%mul = dmul i64 %matA_0_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 116 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 117 [7/8] (2.32ns)   --->   "%mul = dmul i64 %matA_0_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 117 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [8/8] (2.32ns)   --->   "%mul17_1 = dmul i64 %matA_1_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 118 'dmul' 'mul17_1' <Predicate = (icmp_ln43_1)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 119 [6/8] (2.32ns)   --->   "%mul = dmul i64 %matA_0_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 119 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [7/8] (2.32ns)   --->   "%mul17_1 = dmul i64 %matA_1_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 120 'dmul' 'mul17_1' <Predicate = (icmp_ln43_1)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 121 [5/8] (2.32ns)   --->   "%mul = dmul i64 %matA_0_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 121 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [6/8] (2.32ns)   --->   "%mul17_1 = dmul i64 %matA_1_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 122 'dmul' 'mul17_1' <Predicate = (icmp_ln43_1)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 123 [4/8] (2.32ns)   --->   "%mul = dmul i64 %matA_0_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 123 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [5/8] (2.32ns)   --->   "%mul17_1 = dmul i64 %matA_1_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 124 'dmul' 'mul17_1' <Predicate = (icmp_ln43_1)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 125 [3/8] (2.32ns)   --->   "%mul = dmul i64 %matA_0_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 125 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [2/2] (0.59ns)   --->   "%dataB_load_5 = load i2 %dataB_addr_5" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 126 'load' 'dataB_load_5' <Predicate = (icmp_ln43)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 127 [4/8] (2.32ns)   --->   "%mul17_1 = dmul i64 %matA_1_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 127 'dmul' 'mul17_1' <Predicate = (icmp_ln43_1)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 128 [2/8] (2.32ns)   --->   "%mul = dmul i64 %matA_0_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 128 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/2] (0.59ns)   --->   "%dataB_load_5 = load i2 %dataB_addr_5" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 129 'load' 'dataB_load_5' <Predicate = (icmp_ln43)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 130 [3/8] (2.32ns)   --->   "%mul17_1 = dmul i64 %matA_1_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 130 'dmul' 'mul17_1' <Predicate = (icmp_ln43_1)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 131 [1/8] (2.32ns)   --->   "%mul = dmul i64 %matA_0_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 131 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [2/8] (2.32ns)   --->   "%mul17_1 = dmul i64 %matA_1_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 132 'dmul' 'mul17_1' <Predicate = (icmp_ln43_1)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [2/2] (0.59ns)   --->   "%dataB_load_6 = load i2 %dataB_addr_6" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 133 'load' 'dataB_load_6' <Predicate = (icmp_ln43_1)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 134 [8/8] (1.90ns)   --->   "%sub1 = dsub i64 %dataB_load_5, i64 %mul" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 134 'dsub' 'sub1' <Predicate = (icmp_ln43)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/8] (2.32ns)   --->   "%mul17_1 = dmul i64 %matA_1_load, i64 %empty" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 135 'dmul' 'mul17_1' <Predicate = (icmp_ln43_1)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/2] (0.59ns)   --->   "%dataB_load_6 = load i2 %dataB_addr_6" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 136 'load' 'dataB_load_6' <Predicate = (icmp_ln43_1)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 16 <SV = 15> <Delay = 1.90>
ST_16 : Operation 137 [7/8] (1.90ns)   --->   "%sub1 = dsub i64 %dataB_load_5, i64 %mul" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 137 'dsub' 'sub1' <Predicate = (icmp_ln43)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [8/8] (1.90ns)   --->   "%sub22_1 = dsub i64 %dataB_load_6, i64 %mul17_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 138 'dsub' 'sub22_1' <Predicate = (icmp_ln43_1)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 139 [6/8] (1.90ns)   --->   "%sub1 = dsub i64 %dataB_load_5, i64 %mul" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 139 'dsub' 'sub1' <Predicate = (icmp_ln43)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [7/8] (1.90ns)   --->   "%sub22_1 = dsub i64 %dataB_load_6, i64 %mul17_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 140 'dsub' 'sub22_1' <Predicate = (icmp_ln43_1)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 141 [5/8] (1.90ns)   --->   "%sub1 = dsub i64 %dataB_load_5, i64 %mul" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 141 'dsub' 'sub1' <Predicate = (icmp_ln43)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [6/8] (1.90ns)   --->   "%sub22_1 = dsub i64 %dataB_load_6, i64 %mul17_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 142 'dsub' 'sub22_1' <Predicate = (icmp_ln43_1)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 143 [4/8] (1.90ns)   --->   "%sub1 = dsub i64 %dataB_load_5, i64 %mul" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 143 'dsub' 'sub1' <Predicate = (icmp_ln43)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [5/8] (1.90ns)   --->   "%sub22_1 = dsub i64 %dataB_load_6, i64 %mul17_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 144 'dsub' 'sub22_1' <Predicate = (icmp_ln43_1)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 145 [3/8] (1.90ns)   --->   "%sub1 = dsub i64 %dataB_load_5, i64 %mul" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 145 'dsub' 'sub1' <Predicate = (icmp_ln43)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [4/8] (1.90ns)   --->   "%sub22_1 = dsub i64 %dataB_load_6, i64 %mul17_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 146 'dsub' 'sub22_1' <Predicate = (icmp_ln43_1)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.90>
ST_21 : Operation 147 [2/8] (1.90ns)   --->   "%sub1 = dsub i64 %dataB_load_5, i64 %mul" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 147 'dsub' 'sub1' <Predicate = (icmp_ln43)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [3/8] (1.90ns)   --->   "%sub22_1 = dsub i64 %dataB_load_6, i64 %mul17_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 148 'dsub' 'sub22_1' <Predicate = (icmp_ln43_1)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.90>
ST_22 : Operation 149 [1/8] (1.90ns)   --->   "%sub1 = dsub i64 %dataB_load_5, i64 %mul" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 149 'dsub' 'sub1' <Predicate = (icmp_ln43)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 150 [2/8] (1.90ns)   --->   "%sub22_1 = dsub i64 %dataB_load_6, i64 %mul17_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 150 'dsub' 'sub22_1' <Predicate = (icmp_ln43_1)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 151 [1/1] (0.59ns)   --->   "%store_ln44 = store i64 %sub1, i2 %dataB_addr_5, i64 %dataB_load_5" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 151 'store' 'store_ln44' <Predicate = (icmp_ln43)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split._crit_edge" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:45]   --->   Operation 152 'br' 'br_ln45' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_23 : Operation 153 [1/8] (1.90ns)   --->   "%sub22_1 = dsub i64 %dataB_load_6, i64 %mul17_1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 153 'dsub' 'sub22_1' <Predicate = (icmp_ln43_1)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.59>
ST_25 : Operation 154 [1/1] (0.59ns)   --->   "%store_ln44 = store i64 %sub22_1, i2 %dataB_addr_6, i64 %dataB_load_6" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:44]   --->   Operation 154 'store' 'store_ln44' <Predicate = (icmp_ln43_1)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln45 = br void %._crit_edge" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:45]   --->   Operation 155 'br' 'br_ln45' <Predicate = (icmp_ln43_1)> <Delay = 0.00>

State 26 <SV = 4> <Delay = 1.03>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i64 %i" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 156 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln48, i1" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 157 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (0.43ns)   --->   "%add_ln48 = add i2 %j_cast, i2 %tmp_s" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 158 'add' 'add_ln48' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i2 %add_ln48" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 159 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%dataB_addr_4 = getelementptr i64 %dataB, i64, i64 %zext_ln48" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 160 'getelementptr' 'dataB_addr_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 161 [2/2] (0.59ns)   --->   "%dataB_load_4 = load i2 %dataB_addr_4" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 161 'load' 'dataB_load_4' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 27 <SV = 5> <Delay = 1.19>
ST_27 : Operation 162 [1/2] (0.59ns)   --->   "%dataB_load_4 = load i2 %dataB_addr_4" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 162 'load' 'dataB_load_4' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_27 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i64 %i" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 163 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.65ns)   --->   "%switch_ln48 = switch i2 %trunc_ln48_1, void %branch3, i2, void %._crit_edge.loopexit.._crit_edge.loopexit14_crit_edge, i2, void %branch1, i2, void %branch2" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 164 'switch' 'switch_ln48' <Predicate = true> <Delay = 0.65>
ST_27 : Operation 165 [1/1] (0.60ns)   --->   "%store_ln48 = store i1, i1 %write_flag8_0, void %store_ln35" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 165 'store' 'store_ln48' <Predicate = (trunc_ln48_1 == 2)> <Delay = 0.60>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln48 = store i64 %dataB_load_4, i64 %dataX2_05" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 166 'store' 'store_ln48' <Predicate = (trunc_ln48_1 == 2)> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln48 = br void %._crit_edge.loopexit14" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 167 'br' 'br_ln48' <Predicate = (trunc_ln48_1 == 2)> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (0.60ns)   --->   "%store_ln48 = store i1, i1 %write_flag4_0, void %store_ln35" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 168 'store' 'store_ln48' <Predicate = (trunc_ln48_1 == 1)> <Delay = 0.60>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln48 = store i64 %dataB_load_4, i64 %dataX16_06" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 169 'store' 'store_ln48' <Predicate = (trunc_ln48_1 == 1)> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln48 = br void %._crit_edge.loopexit14" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 170 'br' 'br_ln48' <Predicate = (trunc_ln48_1 == 1)> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.60ns)   --->   "%store_ln48 = store i64 %dataB_load_4, i64 %dataX_0, void %store_ln35" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 171 'store' 'store_ln48' <Predicate = (trunc_ln48_1 == 0)> <Delay = 0.60>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln48 = br void %._crit_edge.loopexit14" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 172 'br' 'br_ln48' <Predicate = (trunc_ln48_1 == 0)> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.60ns)   --->   "%store_ln48 = store i1, i1 %write_flag11_0, void %store_ln35" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 173 'store' 'store_ln48' <Predicate = (trunc_ln48_1 == 3)> <Delay = 0.60>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln48 = store i64 %dataB_load_4, i64 %dataX3_04" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 174 'store' 'store_ln48' <Predicate = (trunc_ln48_1 == 3)> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln48 = br void %._crit_edge.loopexit14" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:48]   --->   Operation 175 'br' 'br_ln48' <Predicate = (trunc_ln48_1 == 3)> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (1.14ns)   --->   "%add_ln35 = add i64 %i, i64" [/home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:35]   --->   Operation 176 'add' 'add_ln35' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dataB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matA_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ matA_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dataX3_04           (alloca        ) [ 0011111111111111111111111111]
write_flag11_0      (alloca        ) [ 0111111111111111111111111111]
dataX2_05           (alloca        ) [ 0011111111111111111111111111]
dataX_0             (alloca        ) [ 0011111111111111111111111111]
write_flag8_0       (alloca        ) [ 0111111111111111111111111111]
dataX16_06          (alloca        ) [ 0011111111111111111111111111]
write_flag4_0       (alloca        ) [ 0111111111111111111111111111]
dataB_addr          (getelementptr ) [ 0010000000000000000000000000]
store_ln35          (store         ) [ 0000000000000000000000000000]
store_ln35          (store         ) [ 0000000000000000000000000000]
store_ln35          (store         ) [ 0000000000000000000000000000]
p_read              (read          ) [ 0001111111111111111111111111]
p_read_4            (read          ) [ 0001111111111111111111111111]
p_read_5            (read          ) [ 0001111111111111111111111111]
n_read              (read          ) [ 0000000000000000000000000000]
specmemcore_ln0     (specmemcore   ) [ 0000000000000000000000000000]
dataB_load          (load          ) [ 0011111111111111111111111111]
sub                 (add           ) [ 0000000000000000000000000000]
tmp                 (bitselect     ) [ 0000000000000000000000000000]
p_neg_cast          (partselect    ) [ 0000000000000000000000000000]
p_lshr              (xor           ) [ 0000000000000000000000000000]
p_lshr_cast         (zext          ) [ 0000000000000000000000000000]
p_neg_t             (sub           ) [ 0000000000000000000000000000]
p_lshr_f            (partselect    ) [ 0000000000000000000000000000]
p_lshr_f_cast       (zext          ) [ 0000000000000000000000000000]
div3                (select        ) [ 0000000000000000000000000000]
sext_ln35           (sext          ) [ 0001111111111111111111111111]
wide_trip_count     (sext          ) [ 0001111111111111111111111111]
wide_trip_count20   (zext          ) [ 0001111111111111111111111111]
store_ln35          (store         ) [ 0000000000000000000000000000]
br_ln35             (br            ) [ 0011111111111111111111111111]
empty               (phi           ) [ 0001111111111111111111111100]
i                   (phi           ) [ 0001111111111111111111111111]
icmp_ln35           (icmp          ) [ 0001111111111111111111111111]
br_ln35             (br            ) [ 0000000000000000000000000000]
trunc_ln35          (trunc         ) [ 0000000000000000000000000000]
specloopname_ln35   (specloopname  ) [ 0000000000000000000000000000]
j                   (partselect    ) [ 0000000000000000000000000000]
empty_39            (add           ) [ 0000111111111111111111111100]
zext_ln37           (zext          ) [ 0001111111111111111111111111]
j_cast              (partselect    ) [ 0000111111111111111111111110]
br_ln37             (br            ) [ 0001111111111111111111111111]
dataX3_04_load      (load          ) [ 0000000000000000000000000000]
write_flag11_0_load (load          ) [ 0000000000000000000000000000]
dataX2_05_load      (load          ) [ 0000000000000000000000000000]
dataX_0_load        (load          ) [ 0000000000000000000000000000]
write_flag8_0_load  (load          ) [ 0000000000000000000000000000]
dataX16_06_load     (load          ) [ 0000000000000000000000000000]
write_flag4_0_load  (load          ) [ 0000000000000000000000000000]
select_ln50         (select        ) [ 0000000000000000000000000000]
select_ln50_1       (select        ) [ 0000000000000000000000000000]
select_ln50_2       (select        ) [ 0000000000000000000000000000]
mrv                 (insertvalue   ) [ 0000000000000000000000000000]
mrv_1               (insertvalue   ) [ 0000000000000000000000000000]
mrv_2               (insertvalue   ) [ 0000000000000000000000000000]
mrv_3               (insertvalue   ) [ 0000000000000000000000000000]
ret_ln50            (ret           ) [ 0000000000000000000000000000]
j_1                 (phi           ) [ 0000111111111111111111111100]
trunc_ln44          (trunc         ) [ 0000000000000000000000000000]
trunc_ln44_1        (trunc         ) [ 0000000000000000000000000000]
tmp_12_cast         (bitconcatenate) [ 0000000000000000000000000000]
add_ln44            (add           ) [ 0000000000000000000000000000]
zext_ln44           (zext          ) [ 0000000000000000000000000000]
matA_0_addr         (getelementptr ) [ 0000111000000000000000000000]
matA_1_addr         (getelementptr ) [ 0000111000000000000000000000]
dataB_addr_5        (getelementptr ) [ 0000111111111111111111110000]
xor_ln44            (xor           ) [ 0000000000000000000000000000]
zext_ln44_1         (zext          ) [ 0000000000000000000000000000]
dataB_addr_6        (getelementptr ) [ 0000111111111111111111111100]
icmp_ln37           (icmp          ) [ 0001111111111111111111111111]
br_ln37             (br            ) [ 0000000000000000000000000000]
specpipeline_ln37   (specpipeline  ) [ 0000000000000000000000000000]
specloopname_ln37   (specloopname  ) [ 0000000000000000000000000000]
empty_40            (shl           ) [ 0000000000000000000000000000]
icmp_ln43           (icmp          ) [ 0001111111111111111111111111]
br_ln43             (br            ) [ 0000000000000000000000000000]
or_ln43             (or            ) [ 0000000000000000000000000000]
icmp_ln43_1         (icmp          ) [ 0001111111111111111111111111]
br_ln43             (br            ) [ 0000000000000000000000000000]
add_ln37            (add           ) [ 0001111111111111111111111111]
br_ln0              (br            ) [ 0001111111111111111111111111]
matA_0_load         (load          ) [ 0000110111111110000000000000]
matA_1_load         (load          ) [ 0000110111111111000000000000]
dataB_load_5        (load          ) [ 0000110000000011111111100000]
mul                 (dmul          ) [ 0000110000000001111111100000]
mul17_1             (dmul          ) [ 0000110000000000111111110000]
dataB_load_6        (load          ) [ 0000110000000000111111110000]
sub1                (dsub          ) [ 0000010000000000000000010000]
store_ln44          (store         ) [ 0000000000000000000000000000]
br_ln45             (br            ) [ 0000000000000000000000000000]
sub22_1             (dsub          ) [ 0000110000000000000000001100]
store_ln44          (store         ) [ 0000000000000000000000000000]
br_ln45             (br            ) [ 0000000000000000000000000000]
trunc_ln48          (trunc         ) [ 0000000000000000000000000000]
tmp_s               (bitconcatenate) [ 0000000000000000000000000000]
add_ln48            (add           ) [ 0000000000000000000000000000]
zext_ln48           (zext          ) [ 0000000000000000000000000000]
dataB_addr_4        (getelementptr ) [ 0000000000000000000000000001]
dataB_load_4        (load          ) [ 0011111111111111111111111111]
trunc_ln48_1        (trunc         ) [ 0001111111111111111111111111]
switch_ln48         (switch        ) [ 0000000000000000000000000000]
store_ln48          (store         ) [ 0000000000000000000000000000]
store_ln48          (store         ) [ 0000000000000000000000000000]
br_ln48             (br            ) [ 0000000000000000000000000000]
store_ln48          (store         ) [ 0000000000000000000000000000]
store_ln48          (store         ) [ 0000000000000000000000000000]
br_ln48             (br            ) [ 0000000000000000000000000000]
store_ln48          (store         ) [ 0000000000000000000000000000]
br_ln48             (br            ) [ 0000000000000000000000000000]
store_ln48          (store         ) [ 0000000000000000000000000000]
store_ln48          (store         ) [ 0000000000000000000000000000]
br_ln48             (br            ) [ 0000000000000000000000000000]
add_ln35            (add           ) [ 0011111111111111111111111111]
br_ln0              (br            ) [ 0011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataB"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="matA_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matA_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="matA_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matA_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="dataX3_04_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dataX3_04/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_flag11_0_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag11_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="dataX2_05_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dataX2_05/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dataX_0_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dataX_0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_flag8_0_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag8_0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="dataX16_06_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dataX16_06/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_flag4_0_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag4_0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_4_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_5_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="n_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="dataB_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataB_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="1"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="184" dir="0" index="4" bw="2" slack="2"/>
<pin id="185" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="64" slack="0"/>
<pin id="187" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="dataB_load/1 dataB_load_5/12 dataB_load_6/14 store_ln44/23 store_ln44/25 dataB_load_4/26 "/>
</bind>
</comp>

<comp id="144" class="1004" name="matA_0_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matA_0_addr/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="matA_1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matA_1_addr/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="dataB_addr_5_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="64" slack="0"/>
<pin id="162" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataB_addr_5/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="dataB_addr_6_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="1" index="3" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataB_addr_6/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matA_0_load/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matA_1_load/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="dataB_addr_4_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="2" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataB_addr_4/26 "/>
</bind>
</comp>

<comp id="196" class="1005" name="empty_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="4"/>
<pin id="198" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="empty_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="64" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="64" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="218" class="1005" name="j_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="220" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="j_1_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="64" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="0" index="1" bw="64" slack="1"/>
<pin id="231" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub1/15 sub22_1/16 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="0" index="1" bw="64" slack="4"/>
<pin id="235" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/7 mul17_1/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln35_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln35_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln35_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sub_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_neg_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="0" index="3" bw="6" slack="0"/>
<pin id="271" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_neg_cast/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_lshr_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="31" slack="0"/>
<pin id="278" dir="0" index="1" bw="31" slack="0"/>
<pin id="279" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_lshr/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_lshr_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="31" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_cast/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_neg_t_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="31" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_lshr_f_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="6" slack="0"/>
<pin id="297" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_lshr_f_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_f_cast/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="div3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="div3/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln35_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="wide_trip_count_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="wide_trip_count/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="wide_trip_count20_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wide_trip_count20/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln35_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="1"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln35_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="1"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln35_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="j_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="31" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="empty_39_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_39/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln37_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="31" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="j_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="0" index="3" bw="3" slack="0"/>
<pin id="365" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="dataX3_04_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="2"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dataX3_04_load/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="write_flag11_0_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="2"/>
<pin id="375" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag11_0_load/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="dataX2_05_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="2"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dataX2_05_load/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="dataX_0_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="2"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dataX_0_load/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="write_flag8_0_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="2"/>
<pin id="384" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag8_0_load/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="dataX16_06_load_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="2"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dataX16_06_load/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="write_flag4_0_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="2"/>
<pin id="390" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag4_0_load/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln50_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="0"/>
<pin id="394" dir="0" index="2" bw="64" slack="1"/>
<pin id="395" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln50_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="0" index="2" bw="64" slack="1"/>
<pin id="402" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln50_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="0" index="2" bw="64" slack="1"/>
<pin id="409" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_2/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="mrv_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="256" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="0"/>
<pin id="415" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mrv_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="256" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="0"/>
<pin id="421" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mrv_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="256" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mrv_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="256" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln44_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln44_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_1/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_12_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln44_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="1"/>
<pin id="454" dir="0" index="1" bw="3" slack="0"/>
<pin id="455" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln44_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="xor_ln44_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="2" slack="0"/>
<pin id="466" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln44_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln37_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="2"/>
<pin id="477" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="empty_40_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_40/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln43_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="0"/>
<pin id="487" dir="0" index="1" bw="64" slack="2"/>
<pin id="488" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln43_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln43_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="2"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln37_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln48_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="2"/>
<pin id="509" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/26 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_s_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/26 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln48_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="2"/>
<pin id="521" dir="0" index="1" bw="2" slack="0"/>
<pin id="522" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/26 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln48_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/26 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln48_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="3"/>
<pin id="531" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_1/27 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln48_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="5"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/27 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln48_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="0" index="1" bw="64" slack="5"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/27 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln48_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="5"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/27 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln48_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="5"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/27 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln48_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="5"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/27 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln48_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="5"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/27 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln48_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="0" index="1" bw="64" slack="5"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/27 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln35_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="3"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/27 "/>
</bind>
</comp>

<comp id="574" class="1005" name="dataX3_04_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="2"/>
<pin id="576" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dataX3_04 "/>
</bind>
</comp>

<comp id="580" class="1005" name="write_flag11_0_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag11_0 "/>
</bind>
</comp>

<comp id="587" class="1005" name="dataX2_05_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="2"/>
<pin id="589" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dataX2_05 "/>
</bind>
</comp>

<comp id="593" class="1005" name="dataX_0_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="1"/>
<pin id="595" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dataX_0 "/>
</bind>
</comp>

<comp id="600" class="1005" name="write_flag8_0_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag8_0 "/>
</bind>
</comp>

<comp id="607" class="1005" name="dataX16_06_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="2"/>
<pin id="609" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dataX16_06 "/>
</bind>
</comp>

<comp id="613" class="1005" name="write_flag4_0_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag4_0 "/>
</bind>
</comp>

<comp id="620" class="1005" name="dataB_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="1"/>
<pin id="622" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dataB_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="p_read_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="1"/>
<pin id="627" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="630" class="1005" name="p_read_4_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="1"/>
<pin id="632" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="635" class="1005" name="p_read_5_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="1"/>
<pin id="637" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="640" class="1005" name="dataB_load_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="1"/>
<pin id="642" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dataB_load "/>
</bind>
</comp>

<comp id="645" class="1005" name="sext_ln35_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="2"/>
<pin id="647" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln35 "/>
</bind>
</comp>

<comp id="651" class="1005" name="wide_trip_count_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="2"/>
<pin id="653" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="wide_trip_count "/>
</bind>
</comp>

<comp id="656" class="1005" name="wide_trip_count20_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="1"/>
<pin id="658" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wide_trip_count20 "/>
</bind>
</comp>

<comp id="661" class="1005" name="icmp_ln35_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="665" class="1005" name="empty_39_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="1"/>
<pin id="667" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="670" class="1005" name="zext_ln37_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="1"/>
<pin id="672" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="675" class="1005" name="j_cast_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2" slack="2"/>
<pin id="677" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="680" class="1005" name="matA_0_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="1"/>
<pin id="682" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matA_0_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="matA_1_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="3" slack="1"/>
<pin id="687" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matA_1_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="dataB_addr_5_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="8"/>
<pin id="692" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="dataB_addr_5 "/>
</bind>
</comp>

<comp id="696" class="1005" name="dataB_addr_6_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="10"/>
<pin id="698" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opset="dataB_addr_6 "/>
</bind>
</comp>

<comp id="702" class="1005" name="icmp_ln37_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="706" class="1005" name="icmp_ln43_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="710" class="1005" name="icmp_ln43_1_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="add_ln37_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="719" class="1005" name="matA_0_load_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="1"/>
<pin id="721" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="matA_0_load "/>
</bind>
</comp>

<comp id="724" class="1005" name="matA_1_load_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="2"/>
<pin id="726" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="matA_1_load "/>
</bind>
</comp>

<comp id="729" class="1005" name="dataB_load_5_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="2"/>
<pin id="731" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dataB_load_5 "/>
</bind>
</comp>

<comp id="734" class="1005" name="mul_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="64" slack="1"/>
<pin id="736" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="739" class="1005" name="mul17_1_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="1"/>
<pin id="741" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul17_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="dataB_load_6_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="1"/>
<pin id="746" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dataB_load_6 "/>
</bind>
</comp>

<comp id="749" class="1005" name="sub1_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="1"/>
<pin id="751" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="sub22_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="2"/>
<pin id="756" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sub22_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="dataB_addr_4_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="2" slack="1"/>
<pin id="761" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dataB_addr_4 "/>
</bind>
</comp>

<comp id="764" class="1005" name="dataB_load_4_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="1"/>
<pin id="766" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dataB_load_4 "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln35_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="1"/>
<pin id="774" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="144" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="151" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="205"><net_src comp="199" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="227"><net_src comp="221" pin="4"/><net_sink comp="158" pin=2"/></net>

<net id="236"><net_src comp="196" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="124" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="124" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="280"><net_src comp="266" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="252" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="14" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="305"><net_src comp="292" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="258" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="286" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="124" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="306" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="124" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="138" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="210" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="210" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="210" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="14" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="336" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="340" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="210" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="14" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="385" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="382" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="376" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="373" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="370" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="379" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="391" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="398" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="405" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="221" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="221" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="60" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="444" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="467"><net_src comp="436" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="62" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="478"><net_src comp="221" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="221" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="42" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="479" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="42" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="221" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="42" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="206" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="72" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="18" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="511" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="532"><net_src comp="206" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="76" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="138" pin="7"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="76" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="138" pin="7"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="138" pin="7"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="76" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="138" pin="7"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="206" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="42" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="78" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="583"><net_src comp="82" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="590"><net_src comp="86" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="596"><net_src comp="90" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="599"><net_src comp="593" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="603"><net_src comp="94" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="610"><net_src comp="98" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="616"><net_src comp="102" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="623"><net_src comp="130" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="628"><net_src comp="106" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="633"><net_src comp="112" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="638"><net_src comp="118" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="643"><net_src comp="138" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="648"><net_src comp="314" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="654"><net_src comp="318" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="659"><net_src comp="322" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="664"><net_src comp="331" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="350" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="673"><net_src comp="356" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="678"><net_src comp="360" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="683"><net_src comp="144" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="688"><net_src comp="151" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="693"><net_src comp="158" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="699"><net_src comp="165" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="705"><net_src comp="474" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="485" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="496" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="501" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="722"><net_src comp="172" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="727"><net_src comp="178" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="732"><net_src comp="138" pin="7"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="737"><net_src comp="232" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="742"><net_src comp="232" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="747"><net_src comp="138" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="752"><net_src comp="228" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="757"><net_src comp="228" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="762"><net_src comp="188" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="767"><net_src comp="138" pin="7"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="775"><net_src comp="568" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="210" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataB | {23 25 }
	Port: matA_0 | {}
	Port: matA_1 | {}
 - Input state : 
	Port: trisolver_L<double, 4, 2> : n | {2 }
	Port: trisolver_L<double, 4, 2> : dataB | {1 2 12 13 14 15 26 27 }
	Port: trisolver_L<double, 4, 2> : p_read1 | {2 }
	Port: trisolver_L<double, 4, 2> : p_read2 | {2 }
	Port: trisolver_L<double, 4, 2> : p_read3 | {2 }
	Port: trisolver_L<double, 4, 2> : matA_0 | {4 5 6 }
	Port: trisolver_L<double, 4, 2> : matA_1 | {4 5 6 }
  - Chain level:
	State 1
		dataB_load : 1
		store_ln35 : 1
		store_ln35 : 1
		store_ln35 : 1
	State 2
		tmp : 1
		p_lshr : 1
		p_lshr_cast : 1
		p_neg_t : 2
		p_lshr_f : 1
		p_lshr_f_cast : 2
		div3 : 3
		wide_trip_count : 4
		store_ln35 : 1
	State 3
		icmp_ln35 : 1
		br_ln35 : 2
		trunc_ln35 : 1
		j : 1
		empty_39 : 2
		zext_ln37 : 2
		j_cast : 1
		select_ln50 : 1
		select_ln50_1 : 1
		select_ln50_2 : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		ret_ln50 : 5
	State 4
		trunc_ln44 : 1
		trunc_ln44_1 : 1
		tmp_12_cast : 2
		add_ln44 : 3
		zext_ln44 : 4
		matA_0_addr : 5
		matA_1_addr : 5
		dataB_addr_5 : 1
		xor_ln44 : 2
		zext_ln44_1 : 2
		dataB_addr_6 : 3
		icmp_ln37 : 1
		br_ln37 : 2
		empty_40 : 1
		icmp_ln43 : 1
		br_ln43 : 2
		matA_0_load : 6
		or_ln43 : 1
		icmp_ln43_1 : 1
		br_ln43 : 2
		matA_1_load : 6
		add_ln37 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		tmp_s : 1
		add_ln48 : 2
		zext_ln48 : 3
		dataB_addr_4 : 4
		dataB_load_4 : 5
	State 27
		switch_ln48 : 1
		store_ln48 : 1
		store_ln48 : 1
		store_ln48 : 1
		store_ln48 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   dadd   |        grp_fu_228        |    3    |   685   |   635   |
|----------|--------------------------|---------|---------|---------|
|   dmul   |        grp_fu_232        |    8    |   388   |   127   |
|----------|--------------------------|---------|---------|---------|
|          |        div3_fu_306       |    0    |    0    |    32   |
|  select  |    select_ln50_fu_391    |    0    |    0    |    63   |
|          |   select_ln50_1_fu_398   |    0    |    0    |    63   |
|          |   select_ln50_2_fu_405   |    0    |    0    |    63   |
|----------|--------------------------|---------|---------|---------|
|          |        sub_fu_252        |    0    |    0    |    39   |
|          |      empty_39_fu_350     |    0    |    0    |    11   |
|    add   |      add_ln44_fu_452     |    0    |    0    |    11   |
|          |      add_ln37_fu_501     |    0    |    0    |    71   |
|          |      add_ln48_fu_519     |    0    |    0    |    9    |
|          |      add_ln35_fu_568     |    0    |    0    |    71   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln35_fu_331     |    0    |    0    |    29   |
|   icmp   |     icmp_ln37_fu_474     |    0    |    0    |    29   |
|          |     icmp_ln43_fu_485     |    0    |    0    |    29   |
|          |    icmp_ln43_1_fu_496    |    0    |    0    |    29   |
|----------|--------------------------|---------|---------|---------|
|    sub   |      p_neg_t_fu_286      |    0    |    0    |    38   |
|----------|--------------------------|---------|---------|---------|
|    xor   |       p_lshr_fu_276      |    0    |    0    |    31   |
|          |      xor_ln44_fu_463     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |    p_read_read_fu_106    |    0    |    0    |    0    |
|   read   |   p_read_4_read_fu_112   |    0    |    0    |    0    |
|          |   p_read_5_read_fu_118   |    0    |    0    |    0    |
|          |    n_read_read_fu_124    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|        tmp_fu_258        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_neg_cast_fu_266    |    0    |    0    |    0    |
|partselect|      p_lshr_f_fu_292     |    0    |    0    |    0    |
|          |         j_fu_340         |    0    |    0    |    0    |
|          |       j_cast_fu_360      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_lshr_cast_fu_282    |    0    |    0    |    0    |
|          |   p_lshr_f_cast_fu_302   |    0    |    0    |    0    |
|          | wide_trip_count20_fu_322 |    0    |    0    |    0    |
|   zext   |     zext_ln37_fu_356     |    0    |    0    |    0    |
|          |     zext_ln44_fu_457     |    0    |    0    |    0    |
|          |    zext_ln44_1_fu_469    |    0    |    0    |    0    |
|          |     zext_ln48_fu_524     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |     sext_ln35_fu_314     |    0    |    0    |    0    |
|          |  wide_trip_count_fu_318  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     trunc_ln35_fu_336    |    0    |    0    |    0    |
|          |     trunc_ln44_fu_436    |    0    |    0    |    0    |
|   trunc  |    trunc_ln44_1_fu_440   |    0    |    0    |    0    |
|          |     trunc_ln48_fu_507    |    0    |    0    |    0    |
|          |    trunc_ln48_1_fu_529   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        mrv_fu_412        |    0    |    0    |    0    |
|insertvalue|       mrv_1_fu_418       |    0    |    0    |    0    |
|          |       mrv_2_fu_424       |    0    |    0    |    0    |
|          |       mrv_3_fu_430       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|    tmp_12_cast_fu_444    |    0    |    0    |    0    |
|          |       tmp_s_fu_511       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    shl   |      empty_40_fu_479     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    or    |      or_ln43_fu_490      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    11   |   1073  |   1382  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln35_reg_772    |   64   |
|     add_ln37_reg_714    |   64   |
|   dataB_addr_4_reg_759  |    2   |
|   dataB_addr_5_reg_690  |    2   |
|   dataB_addr_6_reg_696  |    2   |
|    dataB_addr_reg_620   |    2   |
|   dataB_load_4_reg_764  |   64   |
|   dataB_load_5_reg_729  |   64   |
|   dataB_load_6_reg_744  |   64   |
|    dataB_load_reg_640   |   64   |
|    dataX16_06_reg_607   |   64   |
|    dataX2_05_reg_587    |   64   |
|    dataX3_04_reg_574    |   64   |
|     dataX_0_reg_593     |   64   |
|     empty_39_reg_665    |    3   |
|      empty_reg_196      |   64   |
|        i_reg_206        |   64   |
|    icmp_ln35_reg_661    |    1   |
|    icmp_ln37_reg_702    |    1   |
|   icmp_ln43_1_reg_710   |    1   |
|    icmp_ln43_reg_706    |    1   |
|       j_1_reg_218       |   64   |
|      j_cast_reg_675     |    2   |
|   matA_0_addr_reg_680   |    3   |
|   matA_0_load_reg_719   |   64   |
|   matA_1_addr_reg_685   |    3   |
|   matA_1_load_reg_724   |   64   |
|     mul17_1_reg_739     |   64   |
|       mul_reg_734       |   64   |
|     p_read_4_reg_630    |   64   |
|     p_read_5_reg_635    |   64   |
|      p_read_reg_625     |   64   |
|    sext_ln35_reg_645    |   64   |
|       sub1_reg_749      |   64   |
|     sub22_1_reg_754     |   64   |
|wide_trip_count20_reg_656|   64   |
| wide_trip_count_reg_651 |   64   |
|  write_flag11_0_reg_580 |    1   |
|  write_flag4_0_reg_613  |    1   |
|  write_flag8_0_reg_600  |    1   |
|    zext_ln37_reg_670    |   64   |
+-------------------------+--------+
|          Total          |  1690  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   4  |   2  |    8   ||    21   |
| grp_access_fu_138 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_172 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_178 |  p0  |   2  |   3  |    6   ||    9    |
|     i_reg_206     |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_228    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_228    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_232    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   532  ||  4.881  ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |  1073  |  1382  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   96   |
|  Register |    -   |    -   |  1690  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    4   |  2763  |  1478  |
+-----------+--------+--------+--------+--------+
