
---------- Begin Simulation Statistics ----------
simSeconds                                   1.162659                       # Number of seconds simulated (Second)
simTicks                                 1162659134364                       # Number of ticks simulated (Tick)
finalTick                                1162659134364                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                 104073.68                       # Real time elapsed on the host (Second)
hostTickRate                                 11171500                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2288080                       # Number of bytes of host memory used (Byte)
simInsts                                   1545715529                       # Number of instructions simulated (Count)
simOps                                     2925589263                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    14852                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      28111                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                      3867418333                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              2.909055                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.343754                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                     4850147254                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                26012330                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    4057509197                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued             142701181                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined          2378373542                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined       6864714474                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved           10624895                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples         3867168461                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.049220                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.409877                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0               1935770311     50.06%     50.06% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                861261844     22.27%     72.33% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                495946596     12.82%     85.15% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                278664470      7.21%     92.36% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                177438566      4.59%     96.95% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 70243760      1.82%     98.76% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                 32220576      0.83%     99.60% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                 10914473      0.28%     99.88% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  4707865      0.12%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total           3867168461                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                4717686     10.51%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    10      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead              22950078     51.15%     61.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite             16444532     36.65%     98.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead           228292      0.51%     98.83% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite          526785      1.17%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass     10014097      0.25%      0.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu   3010623566     74.20%     74.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       665744      0.02%     74.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv          367      0.00%     74.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd       934073      0.02%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd           12      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu     14091057      0.35%     74.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     74.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt           70      0.00%     74.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc      3088410      0.08%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            9      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      2206172      0.05%     74.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      2000002      0.05%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            1      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead    697275670     17.18%     92.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite    302880933      7.46%     99.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      4157214      0.10%     99.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      9571800      0.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    4057509197                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.049152                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           44867383                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.011058                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads             12089368892                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites             7176606575                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses     3463925449                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 80386525                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                78210837                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        32197570                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                 4052273918                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    40088565                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                  5956842                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.TotalUntaints                        2998                       # Total number of times a register went from tainted to untainted (Count)
system.cpu0.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu0.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu0.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu0.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu0.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu0.STLFwdUntaints                       2998                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu0.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu0.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu0.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu0.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu0.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu0.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu0.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu0.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu0.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu0.timesIdled                           4165                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         249872                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                    87204574                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads     576495754                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores    239815878                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads    160879279                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores     82019775                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch         2612      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return     62394357     10.59%     10.59% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect     61618897     10.46%     21.04% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect       998885      0.17%     21.21% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond    338143725     57.38%     78.59% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond     95985514     16.29%     94.88% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     94.88% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond     30188613      5.12%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total     589332603                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch         2612      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return     31050247     10.07%     10.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect     30676346      9.95%     20.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect       597321      0.19%     20.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond    178034506     57.73%     77.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond     51236398     16.61%     94.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     94.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond     16798448      5.45%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total    308395878                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch         2495      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return        17152      0.18%      0.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect       150274      1.59%      1.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          302      0.00%      1.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond      5527678     58.33%     60.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond       396507      4.18%     64.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     64.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond      3381379     35.68%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total      9475787                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return     31344110     11.16%     11.16% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect     30942551     11.01%     22.17% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect       401564      0.14%     22.31% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond    160109192     56.99%     79.31% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond     44749115     15.93%     95.23% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     95.23% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond     13390165      4.77%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total    280936697                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return        17152      0.20%      0.20% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect        59403      0.68%      0.87% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect          246      0.00%      0.87% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond      5227934     59.53%     60.40% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond        95960      1.09%     61.50% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     61.50% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond      3381378     38.50%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total      8782073                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget    225480529     38.26%     38.26% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB    270882597     45.96%     84.22% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS     62394357     10.59%     94.81% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect     30575120      5.19%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total    589332603                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch      3372336     35.60%     35.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return      2703550     28.54%     64.14% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect        17152      0.18%     64.32% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect      3380245     35.68%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total      9473283                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted        338146337                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken    114926335                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect          9475787                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss        579820                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted      7386097                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted      2089690                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups           589332603                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates             3984769                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits              372402226                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.631905                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted         590970                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups       31187498                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits          30575120                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses          612378                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch         2612      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return     62394357     10.59%     10.59% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect     61618897     10.46%     21.04% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect       998885      0.17%     21.21% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond    338143725     57.38%     78.59% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond     95985514     16.29%     94.88% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     94.88% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond     30188613      5.12%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total    589332603                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch         2612      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return     62394318     28.76%     28.76% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect       154954      0.07%     28.84% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect       998885      0.46%     29.30% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond    123115447     56.75%     86.05% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond        75548      0.03%     86.08% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     86.08% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond     30188613     13.92%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total    216930377                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect       150274      3.77%      3.77% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      3.77% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond      3437988     86.28%     90.05% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond       396507      9.95%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total      3984769                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect       150274      3.77%      3.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond      3437988     86.28%     90.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond       396507      9.95%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total      3984769                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups     31187498                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits     30575120                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses       612378                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords      3381681                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords     34569179                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.loop_predictor.used      1584734                       # Number of times the loop predictor is the provider. (Count)
system.cpu0.branchPred.loop_predictor.correct      1572440                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.loop_predictor.wrong        12294                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.ras.pushes            93668029                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops              93668024                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes          62323914                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used              31344110                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct           31326958                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect            17152                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.statistical_corrector.correct    107226116                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.statistical_corrector.wrong     52883076                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect     58997591                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect      1165056                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect        54298                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect     92549910                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong      2457365                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong       668163                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong         3304                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong         6975                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit       706355                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit       441827                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2      5081468                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6      7293791                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::9      1776471                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::10      2292023                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::11      3129756                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::12      3947562                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::13      3380758                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::14      3808421                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::15      2947740                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::16      4416935                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::17      3475103                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::18      3292221                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::19      3421665                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::20      3094632                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::21      2944164                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::22      2388907                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::24      3336625                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::26      1770965                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::28      1076018                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::32       254686                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::36       158264                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0     23864289                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2      2634485                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6      6409896                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::9      1831519                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::10      2550143                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::11      3477824                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::12      3783570                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::13      2124175                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::14      2629909                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::15      1597856                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::16      2405675                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::17      1915004                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::18      1708828                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::19      1479354                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::20      1434699                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::21      1000872                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::22       916049                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::24       856272                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::26       431321                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::28       108201                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::32       128234                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu0.clk_domain.clock                      294                       # Clock period in ticks (Tick)
system.cpu0.commit.commitSquashedInsts     2378203254                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls       15387435                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.numCommittedDist::samples   3565836099                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.700477                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.557956                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0     2542005029     71.29%     71.29% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1      482052067     13.52%     84.81% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2      211293751      5.93%     90.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3      152524464      4.28%     95.01% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4       35817503      1.00%     96.01% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5       24452960      0.69%     96.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6       30235044      0.85%     97.55% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7       11014449      0.31%     97.86% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       76440832      2.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total   3565836099                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                   10258290                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls             31344115                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      5089922      0.20%      0.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu   2030484836     81.29%     81.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       621178      0.02%     81.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv          284      0.00%     81.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd       373306      0.01%     81.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     81.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     81.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     81.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     81.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     81.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     81.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd           10      0.00%     81.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu      9920641      0.40%     81.93% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     81.93% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt           66      0.00%     81.93% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc      2919563      0.12%     82.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     82.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     82.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            3      0.00%     82.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     82.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     82.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      2200002      0.09%     82.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      2000002      0.08%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            1      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead    307846553     12.32%     94.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite    129726553      5.19%     99.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      2062358      0.08%     99.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      4540558      0.18%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total   2497785836                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     76440832                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu0.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu0.commit.protRegs                2520929779                       # [SPT] number of retired protected destination registers (Count)
system.cpu0.commit.unprotRegs               673876982                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu0.commitStats0.numInsts          1329441304                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps            2497785836                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP    1329441304                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP      2497785836                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 2.909055                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.343754                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs         444176022                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts          26377535                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts       2464479587                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts       309908911                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts      134267111                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass      5089922      0.20%      0.20% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu   2030484836     81.29%     81.50% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       621178      0.02%     81.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv          284      0.00%     81.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd       373306      0.01%     81.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     81.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     81.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     81.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     81.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     81.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           10      0.00%     81.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu      9920641      0.40%     81.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     81.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt           66      0.00%     81.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc      2919563      0.12%     82.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     82.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     82.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     82.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            3      0.00%     82.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     82.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     82.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     82.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd      2200002      0.09%     82.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     82.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     82.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt      2000002      0.08%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            1      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     82.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead    307846553     12.32%     94.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite    129726553      5.19%     99.74% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead      2062358      0.08%     99.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      4540558      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total   2497785836                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl    280936697                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl    235800858                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl     45135839                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl    160109192                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl    120827505                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall     31344115                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn     31344110                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles               319896287                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles           2624677672                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                676182581                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles            237480329                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles               8931592                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved           259906989                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred               835138                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts            4947054989                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts              1756855                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts         3496341606                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches       377055949                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts      322822991                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts     134950389                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           0.904051                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads    1726304757                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites   1523746173                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads      53964947                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites     27555683                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads   3622423705                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites   2708694841                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs        457773380                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads   1359748476                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches         363852074                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                   3443744136                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles               19522760                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.tlbCycles                       789                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu0.fetch.miscStallCycles               34460                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles       347619                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                402158101                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes              1194487                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples        3867168461                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.343522                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.327060                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0              2778328877     71.84%     71.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                84257759      2.18%     74.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                70351209      1.82%     75.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3               115327892      2.98%     78.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4               106957930      2.77%     81.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                74817867      1.93%     83.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6               637126927     16.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total          3867168461                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts           2797496084                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.723350                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches         589332603                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.152384                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles    413279976                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                  8931592                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                 514218421                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                13188265                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts            4876159584                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts               29209                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts               576495754                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts              239815878                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts              8684022                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                  5037633                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 1052914                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents        284286                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         13623                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect       106668                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              120291                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit              3496235386                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount             3496123019                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst               2514103275                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               4885569542                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.903994                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.514598                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                    1873234                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.taintedForwLoads             1860465                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads              266586843                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation             284286                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores             105548767                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                     3                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples         309908911                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            83.343924                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          138.796900                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              98564365     31.80%     31.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19            46553025     15.02%     46.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29            19534957      6.30%     53.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39            15085798      4.87%     58.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49            13135877      4.24%     62.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59             7821923      2.52%     64.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69            10386654      3.35%     68.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79             8388539      2.71%     70.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89            11036595      3.56%     74.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99             9257220      2.99%     77.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109           5383869      1.74%     79.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119           3042648      0.98%     80.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129           4277141      1.38%     81.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139           4362705      1.41%     82.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149           5731092      1.85%     84.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159           2458931      0.79%     85.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169           2755594      0.89%     86.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179           1736418      0.56%     86.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189           1212673      0.39%     87.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199           1686984      0.54%     87.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209           1242119      0.40%     88.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219           1521508      0.49%     88.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229           1176335      0.38%     89.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            718180      0.23%     89.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249           1470982      0.47%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259           1056704      0.34%     90.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            979856      0.32%     90.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279           1009891      0.33%     90.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            747665      0.24%     91.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            535959      0.17%     91.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows        27036704      8.72%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            4292                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total           309908911                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses              322850259                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses              134951239                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                 10238097                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                   180211                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses              402195524                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                    37870                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean  25638145050                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value  25638145050                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value  25638145050                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 1137020989314                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED  25638145050                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles               8931592                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles               407593022                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              606691766                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          1711                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                818300034                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles           2025650336                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts            4910252344                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                  154                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents             248780182                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.SQFullEvents               6890629                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents     1908452097                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands         8232971377                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                17039505661                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups              6076636802                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 88347886                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps           4073386903                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps              4159584197                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     51                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 49                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts               1126766456                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                      8365249339                       # The number of ROB reads (Count)
system.cpu0.rob.writes                    10061872291                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts              1329441304                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                2497785836                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  742                       # Number of system calls (Count)
system.cpu1.numCycles                        66045349                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              4.553879                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.219593                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       47588981                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                 1864154                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      39171039                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                526705                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            20761213                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined         54594810                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved             855230                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           66007624                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.593432                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.054079                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 44401126     67.27%     67.27% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 11178711     16.94%     84.20% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  5977468      9.06%     93.26% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  2619811      3.97%     97.23% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1312944      1.99%     99.22% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   278204      0.42%     99.64% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   166414      0.25%     99.89% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                    46889      0.07%     99.96% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    26057      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             66007624                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                    654      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                  1556      0.12%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                703204     53.51%     53.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               147104     11.19%     64.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           441632     33.60%     98.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           20079      1.53%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       755989      1.93%      1.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     16646779     42.50%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult          631      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          576      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      3130193      7.99%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd      1076312      2.75%     55.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu      1775624      4.53%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           20      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc      2330698      5.95%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift       162342      0.41%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1319664      3.37%     69.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt      1167075      2.98%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv        19005      0.05%     72.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       128487      0.33%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      4237874     10.82%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      1806086      4.61%     88.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      4335090     11.07%     99.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       278594      0.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      39171039                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.593093                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            1314229                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.033551                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               110629450                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               36623558                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       18749098                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 35561186                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                33590792                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        15484787                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   21747502                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    17981777                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                    34436                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.TotalUntaints                           6                       # Total number of times a register went from tainted to untainted (Count)
system.cpu1.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu1.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu1.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu1.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu1.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu1.STLFwdUntaints                          6                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu1.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu1.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu1.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu1.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu1.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu1.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu1.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu1.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu1.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu1.timesIdled                            308                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          37725                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                  3400056233                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads       8066161                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1693721                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      5954722                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      1114249                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch           15      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return       326737     12.17%     12.17% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect       306371     11.41%     23.58% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            9      0.00%     23.58% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond      1887127     70.28%     93.86% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond       130106      4.85%     98.70% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     98.70% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond        34900      1.30%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total       2685265                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch           15      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return       157040     12.88%     12.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect       136675     11.21%     24.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            7      0.00%     24.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond       854335     70.08%     94.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond        55096      4.52%     98.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     98.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond        15923      1.31%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total      1219091                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect           76      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            2      0.00%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond        81426     98.43%     98.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond         1208      1.46%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total        82721                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return       169697     11.57%     11.57% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect       169696     11.57%     23.15% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            2      0.00%     23.15% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond      1032792     70.44%     93.59% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond        75010      5.12%     98.71% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     98.71% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond        18977      1.29%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total      1466174                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           41      0.05%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond        81418     99.15%     99.20% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond          645      0.79%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total        82115                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget      1172432     43.66%     43.66% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB      1151224     42.87%     86.53% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS       326734     12.17%     98.70% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect        34875      1.30%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total      2685265                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch        17785     21.51%     21.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return        64899     78.49%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total        82684                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted          1887142                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken       715059                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect            82721                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           147                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted        18951                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted        63770                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups             2685265                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates               18940                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                1507873                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.561536                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted            258                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups          34909                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             34875                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              34                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch           15      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return       326737     12.17%     12.17% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect       306371     11.41%     23.58% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            9      0.00%     23.58% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond      1887127     70.28%     93.86% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond       130106      4.85%     98.70% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     98.70% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond        34900      1.30%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total      2685265                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch           15      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return       326737     27.75%     27.75% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect           88      0.01%     27.76% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            9      0.00%     27.76% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond       815550     69.27%     97.03% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond           93      0.01%     97.04% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     97.04% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond        34900      2.96%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total      1177392                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect           76      0.40%      0.40% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      0.40% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond        17656     93.22%     93.62% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond         1208      6.38%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total        18940                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect           76      0.40%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond        17656     93.22%     93.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond         1208      6.38%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total        18940                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups        34909                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits        34875                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses           34                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords        34920                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu1.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.ras.pushes              463420                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                463419                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes            293722                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                169697                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct             169697                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.statistical_corrector.correct       615108                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.statistical_corrector.wrong       417684                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect       327209                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect        26480                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect          912                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect       582499                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong        27083                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong        12423                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong           59                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong          475                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit         5002                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit         7697                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2        11976                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6        52802                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::9        11565                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::10        23144                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::11         8551                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::12         6981                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::13        18807                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::14        27250                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::15        35709                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::16        31047                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::17        36539                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::18        29155                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::19        26353                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::20        26882                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::21        16494                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::22        21248                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::24         7616                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::26          588                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::28          148                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::32          161                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::36          179                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0        19808                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2        52279                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6        29444                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::9        17394                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::10        21347                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::11        29063                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::12        15025                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::13        27522                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::14        43210                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::15        29371                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::16        27691                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::17        23962                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::18        20239                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::19        14450                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::20        15774                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::21         2949                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::22         3455                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::24          203                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::26            8                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::28            1                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.commitSquashedInsts       20768983                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls        1008924                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.numCommittedDist::samples     63366630                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.452792                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.041559                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       48782756     76.98%     76.98% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        5991050      9.45%     86.44% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        5753963      9.08%     95.52% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        2064829      3.26%     98.78% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         140803      0.22%     99.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5          88024      0.14%     99.14% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         147627      0.23%     99.37% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          71259      0.11%     99.49% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         326319      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     63366630                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                     672616                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls               169698                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass       423303      1.48%      1.48% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     13114818     45.71%     47.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult          626      0.00%     47.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          576      0.00%     47.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      1742874      6.07%     53.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd      1076312      3.75%     57.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu      1660688      5.79%     62.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.00%     62.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc      2328502      8.12%     70.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift       162342      0.57%     71.48% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1297055      4.52%     76.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt      1163998      4.06%     80.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv        19005      0.07%     80.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       119743      0.42%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      2302946      8.03%     88.57% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       844399      2.94%     91.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2302069      8.02%     99.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       132646      0.46%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     28691922                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       326319                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu1.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu1.commit.protRegs                  27957375                       # [SPT] number of retired protected destination registers (Count)
system.cpu1.commit.unprotRegs                 5515904                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu1.commitStats0.numInsts            14503098                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              28691922                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP      14503098                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP        28691922                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 4.553879                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.219593                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs           5582060                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts          13670106                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts         16443503                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         4605015                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts         977045                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass       423303      1.48%      1.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu     13114818     45.71%     47.18% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult          626      0.00%     47.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv          576      0.00%     47.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd      1742874      6.07%     53.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd      1076312      3.75%     57.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu      1660688      5.79%     62.80% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt           20      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc      2328502      8.12%     70.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift       162342      0.57%     71.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd      1297055      4.52%     76.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt      1163998      4.06%     80.06% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv        19005      0.07%     80.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult       119743      0.42%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead      2302946      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite       844399      2.94%     91.51% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead      2302069      8.02%     99.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite       132646      0.46%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     28691922                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl      1466174                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl      1277498                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       188676                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      1032792                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       433382                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       169698                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn       169697                       # Class of control type instructions committed (Count)
system.cpu1.decode.idleCycles                 2546815                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             54530105                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  5301144                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              3547036                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 82524                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1112473                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1294                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              50023882                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 2077                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts           34235545                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches         1667793                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts        4773645                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts        981624                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           0.518364                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads      10142935                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites      9962845                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads      23268123                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites     15213278                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads     21915904                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites     13554554                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          5755269                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads     10723507                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches           1512833                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     62740202                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 167630                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                1049                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         6364                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  3053542                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 4198                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          66007624                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.797112                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.944672                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                55525010     84.12%     84.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  470436      0.71%     84.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 1047102      1.59%     86.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  698952      1.06%     87.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  552636      0.84%     88.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  537489      0.81%     89.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 7175999     10.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            66007624                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts             26297377                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.398172                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches           2685265                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.040658                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles      3176194                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    82524                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  31775398                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 1596624                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              49453135                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  51                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 8066161                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1693721                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts               621944                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                   622421                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            16                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         1089                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                1105                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                34235275                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               34233885                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 24468103                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 49741328                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.518339                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.491907                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                         34                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.taintedForwLoads                  23                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                3461146                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  2                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                716676                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           4605015                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            51.514944                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           73.992309                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1141821     24.80%     24.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              857038     18.61%     43.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              223712      4.86%     48.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              321040      6.97%     55.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              544811     11.83%     67.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              174193      3.78%     70.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              420166      9.12%     79.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79              183444      3.98%     83.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89              111937      2.43%     86.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99              100501      2.18%     88.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             99410      2.16%     90.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             37753      0.82%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             25193      0.55%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             24769      0.54%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             21127      0.46%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             12403      0.27%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             11462      0.25%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              7902      0.17%     93.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             13681      0.30%     94.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             13913      0.30%     94.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             11090      0.24%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             11855      0.26%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              5105      0.11%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              5569      0.12%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              8868      0.19%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             27330      0.59%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             57650      1.25%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             41517      0.90%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             20767      0.45%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             11919      0.26%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows           57069      1.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             4605015                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                4773646                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 981625                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                   301168                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       23                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                3054609                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     1192                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             64                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           32                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 195512879.125000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 14594776.371994                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value    165378434                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    232501138                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           32                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 1156402722232                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   6256412132                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 82524                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 3562042                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               44955386                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  7099810                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             10307862                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              49591508                       # Number of instructions processed by rename (Count)
system.cpu1.rename.IQFullEvents               9258883                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.SQFullEvents                  7403                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents          92899                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           70828547                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  145311818                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                35157160                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 39248583                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             41534893                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                29293654                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 16483022                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       112500995                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      101644178                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                14503098                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  28691922                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                       62445942                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             4.311442                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             0.231941                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      43237627                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                1708443                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     38014350                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued               463953                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined           16288632                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined        42316971                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved            700857                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples          62435526                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.608858                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.003080                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                40203351     64.39%     64.39% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                11963895     19.16%     83.55% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                 6772235     10.85%     94.40% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                 1939504      3.11%     97.51% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                 1233952      1.98%     99.48% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  229830      0.37%     99.85% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                   62730      0.10%     99.95% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                   14097      0.02%     99.97% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                   15932      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total            62435526                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                   886      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    4      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead               689663     53.65%     53.72% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite              133729     10.40%     64.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead          440740     34.28%     98.40% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          20528      1.60%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass       712873      1.88%      1.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu     15959679     41.98%     43.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult          629      0.00%     43.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv          618      0.00%     43.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd      2820623      7.42%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd      1074828      2.83%     54.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu      1759710      4.63%     58.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     58.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt           20      0.00%     58.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc      2327169      6.12%     64.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     64.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift       162342      0.43%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd      1317047      3.46%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt      1165022      3.06%     71.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv        19023      0.05%     71.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult       126626      0.33%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead      4182632     11.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite      1798663      4.73%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead      4306598     11.33%     99.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite       280248      0.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     38014350                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.608756                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                           1285550                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.033817                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads              105390515                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites              31987815                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses      18025945                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                34823214                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites               29246888                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses       15105843                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                  20975026                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                   17612001                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                   47020                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.TotalUntaints                         27                       # Total number of times a register went from tainted to untainted (Count)
system.cpu10.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu10.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu10.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu10.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu10.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu10.STLFwdUntaints                        27                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu10.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu10.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu10.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu10.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu10.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu10.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu10.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu10.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu10.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu10.timesIdled                           666                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                         10416                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                 2485140409                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.MemDepUnit__0.insertedLoads      7346275                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores      1540128                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads      5345734                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores       962012                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch           14      0.00%      0.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return       307153     12.44%     12.45% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect       280311     11.36%     23.80% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect           11      0.00%     23.80% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond      1723385     69.83%     93.63% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond       122445      4.96%     98.59% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0      0.00%     98.59% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond        34806      1.41%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total      2468125                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch           14      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return       137421     13.70%     13.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect       110580     11.03%     24.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect            9      0.00%     24.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond       691723     68.97%     93.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond        47341      4.72%     98.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0      0.00%     98.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond        15811      1.58%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total      1002899                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect           80      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond        79445     98.67%     98.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond          981      1.22%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total        80517                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return       169732     11.58%     11.58% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect       169731     11.58%     23.17% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect            2      0.00%     23.17% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond      1031662     70.41%     93.58% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond        75104      5.13%     98.70% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0      0.00%     98.70% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond        18995      1.30%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total      1465226                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect           36      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond        79431     99.21%     99.26% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond          585      0.73%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total        80063                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget      1073588     43.50%     43.50% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB      1052602     42.65%     86.15% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS       307150     12.44%     98.59% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect        34785      1.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total      2468125                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch        19038     23.66%     23.66% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return        61443     76.34%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total        80481                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted         1723399                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken       650250                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect           80517                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss          158                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted        19971                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted        60546                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups            2468125                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates              19960                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits               1416062                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.573740                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted           277                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups         34817                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits            34785                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses             32                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch           14      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return       307153     12.44%     12.45% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect       280311     11.36%     23.80% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect           11      0.00%     23.80% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond      1723385     69.83%     93.63% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond       122445      4.96%     98.59% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0      0.00%     98.59% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond        34806      1.41%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total      2468125                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch           14      0.00%      0.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return       307153     29.20%     29.20% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect          131      0.01%     29.21% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect           11      0.00%     29.21% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond       709814     67.47%     96.68% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond          134      0.01%     96.69% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0      0.00%     96.69% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond        34806      3.31%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total      1052063                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect           80      0.40%      0.40% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0      0.00%      0.40% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond        18899     94.68%     95.09% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond          981      4.91%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total        19960                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect           80      0.40%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond        18899     94.68%     95.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond          981      4.91%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total        19960                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups        34817                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits        34785                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses           32                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords        34828                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu10.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.ras.pushes             417743                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops               417742                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes           248010                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used               169732                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct            169732                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.statistical_corrector.correct       615839                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.statistical_corrector.wrong       415823                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.longestMatchProviderCorrect       320857                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.altMatchProviderCorrect        24152                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderCorrect          924                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalProviderCorrect       591140                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWrong        25597                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWrong        11405                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderWrong           67                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalProviderWrong          466                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWouldHaveHit         4897                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWouldHaveHit         7038                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::2        12633                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::6        33791                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::9        18626                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::10        20240                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::11         9903                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::12        15070                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::13        20121                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::14        21060                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::15        31460                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::16        31311                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::17        37500                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::18        33240                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::19        25935                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::20        26537                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::21        16722                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::22        18875                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::24         8053                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::26          502                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::28          143                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::32          120                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::36          169                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.altMatchProvider::0        21057                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::2        30383                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::6        33956                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::9        22008                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::10        20781                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::11        26878                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::12        24436                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::13        31939                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::14        23592                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::15        29903                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::16        37284                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::17        22009                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::18        23570                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::19        12846                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::20        14522                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::21         2742                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::22         3941                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::24          158                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::26            6                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu10.commit.commitSquashedInsts      16288497                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls       1007586                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.numCommittedDist::samples     60372264                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.474679                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.060872                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0      45804800     75.87%     75.87% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       5982143      9.91%     85.78% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2       5744661      9.52%     95.29% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3       2065720      3.42%     98.72% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        144435      0.24%     98.96% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5         88660      0.15%     99.10% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6        148030      0.25%     99.35% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7         70927      0.12%     99.47% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        322888      0.53%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total     60372264                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                    671724                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls              169733                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass       423019      1.48%      1.48% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu     13099138     45.71%     47.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult          626      0.00%     47.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv          618      0.00%     47.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd      1740268      6.07%     53.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd      1074828      3.75%     57.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu      1659130      5.79%     62.80% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt           20      0.00%     62.80% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc      2325519      8.11%     70.92% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift       162342      0.57%     71.48% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd      1294470      4.52%     76.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt      1162458      4.06%     80.06% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv        19023      0.07%     80.12% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult       118989      0.42%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead      2300700      8.03%     88.57% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       844133      2.95%     91.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead      2299457      8.02%     99.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite       132700      0.46%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     28657438                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       322888                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu10.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu10.commit.protRegs                 27915734                       # [SPT] number of retired protected destination registers (Count)
system.cpu10.commit.unprotRegs                5509056                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu10.commitStats0.numInsts           14483773                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps             28657438                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP     14483773                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP       28657438                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                4.311442                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                0.231941                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs          5576990                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts         13652062                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts        16425622                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts        4600157                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts        976833                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass       423019      1.48%      1.48% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu     13099138     45.71%     47.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult          626      0.00%     47.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv          618      0.00%     47.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd      1740268      6.07%     53.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd      1074828      3.75%     57.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu      1659130      5.79%     62.80% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt           20      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc      2325519      8.11%     70.92% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift       162342      0.57%     71.48% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd      1294470      4.52%     76.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt      1162458      4.06%     80.06% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv        19023      0.07%     80.12% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult       118989      0.42%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead      2300700      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite       844133      2.95%     91.51% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead      2299457      8.02%     99.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite       132700      0.46%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total     28657438                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl      1465226                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl      1276497                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl       188729                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl      1031662                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl       433564                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall       169733                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn       169732                       # Class of control type instructions committed (Count)
system.cpu10.decode.idleCycles                2595596                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles            52155820                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                  109385                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles             7494528                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                80197                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved            1004800                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                1073                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             45417313                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                 343                       # Number of squashed instructions handled by decode (Count)
system.cpu10.executeStats0.numInsts          33133850                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches        1630370                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts       4747767                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts       981796                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate          0.530601                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numCCRegReads     10120212                       # Number of times the CC registers were read (Count)
system.cpu10.executeStats0.numCCRegWrites      9918202                       # Number of times the CC registers were written (Count)
system.cpu10.executeStats0.numFpRegReads     23200768                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites     14834934                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntRegReads     21584801                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites     12918720                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs         5729563                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads     10423765                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.predictedBranches          1394537                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                    59364235                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                162530                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                693                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles         5708                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.cacheLines                 2805759                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                7153                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples         62435526                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.773803                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           1.893574                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0               52234125     83.66%     83.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 949013      1.52%     85.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 876359      1.40%     86.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                 840699      1.35%     87.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 657713      1.05%     88.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                 807606      1.29%     90.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                6070011      9.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total           62435526                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetchStats0.numInsts            24239321                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           0.388165                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches          2468125                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.039524                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.icacheStallCycles      2983625                       # ICache total stall cycles (Cycle)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                   80197                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                 23985701                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                1101624                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             44946070                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                307                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                7346275                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts               1540128                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts              571001                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                  227202                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                     14                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect           20                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect          730                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                750                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               33132735                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              33131788                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                23211410                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                46965986                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.530568                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.494217                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                       125                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.taintedForwLoads                 92                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads               2746118                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores               563295                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  1                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          4600157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           48.395482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev          60.109330                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9              1136491     24.71%     24.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19             851539     18.51%     43.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29             241436      5.25%     48.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39             291670      6.34%     54.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49             455228      9.90%     64.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59             139768      3.04%     67.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69             451254      9.81%     77.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79             268111      5.83%     83.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89             122865      2.67%     86.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99             224931      4.89%     90.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109            56807      1.23%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119            17774      0.39%     92.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129            14018      0.30%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139            14122      0.31%     93.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149            21598      0.47%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159            11511      0.25%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169            12653      0.28%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179             5222      0.11%     94.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189            11157      0.24%     94.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199            18872      0.41%     94.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209            20070      0.44%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219            22208      0.48%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229            65113      1.42%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239            69514      1.51%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249            16205      0.35%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259             8615      0.19%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269             5381      0.12%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279             3962      0.09%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289             2484      0.05%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299             1461      0.03%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows          18117      0.39%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           1555                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            4600157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               4747768                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                981797                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                  299627                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                      18                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses               2806468                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                     798                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions            56                       # Number of power state transitions (Count)
system.cpu10.power_state.ticksClkGated::samples           28                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::mean 24078928.571429                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::stdev 19735448.508277                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::1000-5e+10           28    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::min_value       454000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::max_value     80646000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::total           28                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON 1161984924364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::CLK_GATED    674210000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                80197                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                4703089                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles              37712687                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 4642971                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles            15296582                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             45100535                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents             1182331                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents              7354561                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.SQFullEvents                 9063                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.fullRegistersEvents        279536                       # Number of times there has been no free registers (Count)
system.cpu10.rename.renamedOperands          64251252                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                 131980485                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               31908215                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                35541391                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            41472027                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps               22779225                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                26135562                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                      104994908                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      92034525                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts               14483773                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 28657438                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                       61775766                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             4.296590                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             0.232743                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      42706842                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                1680929                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     37705207                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued               469667                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined           15950304                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined        41357764                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved            683618                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples          61762320                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.610489                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.005126                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                39729330     64.33%     64.33% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                11859066     19.20%     83.53% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                 6695519     10.84%     94.37% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                 1924999      3.12%     97.48% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                 1225153      1.98%     99.47% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  234378      0.38%     99.85% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                   65305      0.11%     99.95% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                   12786      0.02%     99.97% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                   15784      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total            61762320                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                   810      0.06%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    2      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead               688067     53.17%     53.24% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite              138291     10.69%     63.92% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead          446020     34.47%     98.39% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite          20792      1.61%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass       702105      1.86%      1.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu     15862503     42.07%     43.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult          629      0.00%     43.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv          583      0.00%     43.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd      2769337      7.34%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd      1060340      2.81%     54.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu      1747694      4.64%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt           20      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc      2298353      6.10%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift       162342      0.43%     65.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd      1302647      3.45%     68.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt      1150610      3.05%     71.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv        19086      0.05%     71.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult       125898      0.33%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead      4159176     11.03%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite      1794499      4.76%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead      4268256     11.32%     99.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite       281129      0.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     37705207                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.610356                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                           1293982                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.034318                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads              104472892                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites              31614903                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses      17907182                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                34463491                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites               28723173                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses       14944789                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                  20862823                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                   17434261                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                   45393                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.TotalUntaints                         27                       # Total number of times a register went from tainted to untainted (Count)
system.cpu11.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu11.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu11.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu11.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu11.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu11.STLFwdUntaints                        27                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu11.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu11.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu11.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu11.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu11.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu11.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu11.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu11.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu11.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu11.timesIdled                           666                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                         13446                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                 2485808906                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.MemDepUnit__0.insertedLoads      7246932                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores      1529990                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads      5272489                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores       955414                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch           14      0.00%      0.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return       307459     12.58%     12.58% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect       281046     11.50%     24.08% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect           10      0.00%     24.08% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond      1699723     69.54%     93.61% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond       120890      4.95%     98.56% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0      0.00%     98.56% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond        35215      1.44%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total      2444357                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch           14      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return       137486     13.96%     13.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect       111074     11.27%     25.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect            8      0.00%     25.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond       674629     68.48%     93.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond        45818      4.65%     98.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0      0.00%     98.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond        16157      1.64%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total       985186                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect           77      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond        77661     98.80%     98.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond          859      1.09%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total        78608                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return       169973     11.65%     11.65% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect       169972     11.65%     23.30% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect            2      0.00%     23.30% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond      1025094     70.25%     93.55% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond        75072      5.14%     98.69% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0      0.00%     98.69% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond        19058      1.31%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total      1459171                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect           38      0.05%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond        77649     99.22%     99.28% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond          558      0.71%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total        78256                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget      1057365     43.26%     43.26% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB      1044339     42.72%     85.98% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS       307456     12.58%     98.56% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect        35197      1.44%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total      2444357                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch        19334     24.61%     24.61% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return        59239     75.39%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total        78573                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted         1699737                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken       642778                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect           78608                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss          150                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted        20145                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted        58463                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups            2444357                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates              20134                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits               1387781                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.567749                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted           265                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups         35225                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits            35197                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses             28                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch           14      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return       307459     12.58%     12.58% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect       281046     11.50%     24.08% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect           10      0.00%     24.08% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond      1699723     69.54%     93.61% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond       120890      4.95%     98.56% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0      0.00%     98.56% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond        35215      1.44%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total      2444357                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch           14      0.00%      0.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return       307459     29.10%     29.10% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect          117      0.01%     29.11% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect           10      0.00%     29.11% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond       713633     67.54%     96.65% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond          128      0.01%     96.67% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0      0.00%     96.67% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond        35215      3.33%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total      1056576                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect           77      0.38%      0.38% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0      0.00%      0.38% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond        19198     95.35%     95.73% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond          859      4.27%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total        20134                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect           77      0.38%      0.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond        19198     95.35%     95.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond          859      4.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total        20134                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups        35225                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits        35197                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses           28                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords        35236                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu11.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.ras.pushes             418542                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops               418541                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes           248568                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used               169973                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct            169973                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.statistical_corrector.correct       614350                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.statistical_corrector.wrong       410744                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.longestMatchProviderCorrect       334043                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.altMatchProviderCorrect        25349                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderCorrect          893                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalProviderCorrect       571228                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWrong        24836                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWrong        12054                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderWrong           61                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalProviderWrong          451                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWouldHaveHit         4812                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWouldHaveHit         7342                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::2        12332                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::6        47601                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::9        18858                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::10        20170                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::11        10940                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::12        11979                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::13        20577                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::14        23425                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::15        35339                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::16        32058                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::17        31753                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::18        34320                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::19        30523                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::20        24461                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::21        15971                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::22        17067                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::24         7854                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::26          547                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::28          156                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::32          169                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::36          182                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.altMatchProvider::0        22945                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::2        39131                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::6        39258                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::9        14403                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::10        27354                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::11        28581                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::12        23180                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::13        35036                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::14        29425                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::15        29857                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::16        30741                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::17        18873                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::18        25185                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::19        15279                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::20        10813                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::21         2570                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::22         3440                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::24          208                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::26            1                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::28            2                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu11.commit.commitSquashedInsts      15950206                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls        997311                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.numCommittedDist::samples     59742321                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.476002                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.063679                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0      45300344     75.83%     75.83% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1       5938396      9.94%     85.77% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2       5678771      9.51%     95.27% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3       2048797      3.43%     98.70% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        144748      0.24%     98.94% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5         88795      0.15%     99.09% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6        148378      0.25%     99.34% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7         70833      0.12%     99.46% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        323259      0.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total     59742321                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                    664874                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls              169974                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass       418938      1.47%      1.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu     13034215     45.83%     47.31% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult          626      0.00%     47.31% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv          583      0.00%     47.31% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd      1718384      6.04%     53.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd      1060340      3.73%     57.08% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.08% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu      1644834      5.78%     62.87% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt           20      0.00%     62.87% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc      2296740      8.08%     70.94% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift       162342      0.57%     71.51% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd      1279736      4.50%     76.02% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt      1148060      4.04%     80.05% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv        19086      0.07%     80.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult       118616      0.42%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead      2283899      8.03%     88.57% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       841219      2.96%     91.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead      2276940      8.01%     99.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite       132889      0.47%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     28437467                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       323259                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu11.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu11.commit.protRegs                 27716546                       # [SPT] number of retired protected destination registers (Count)
system.cpu11.commit.unprotRegs                5470695                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu11.commitStats0.numInsts           14377858                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps             28437467                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP     14377858                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP       28437467                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                4.296590                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                0.232743                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs          5534947                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts         13506961                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts        16339432                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts        4560839                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts        974108                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass       418938      1.47%      1.47% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu     13034215     45.83%     47.31% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult          626      0.00%     47.31% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv          583      0.00%     47.31% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd      1718384      6.04%     53.35% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd      1060340      3.73%     57.08% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.08% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu      1644834      5.78%     62.87% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     62.87% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt           20      0.00%     62.87% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc      2296740      8.08%     70.94% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift       162342      0.57%     71.51% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd      1279736      4.50%     76.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt      1148060      4.04%     80.05% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv        19086      0.07%     80.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult       118616      0.42%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead      2283899      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite       841219      2.96%     91.53% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead      2276940      8.01%     99.53% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite       132889      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total     28437467                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl      1459171                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl      1270138                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl       189033                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl      1025094                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl       434077                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall       169974                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn       169973                       # Class of control type instructions committed (Count)
system.cpu11.decode.idleCycles                2561744                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles            51617083                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                  104295                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles             7400882                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                78316                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved             995623                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                 949                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             44837933                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                 334                       # Number of squashed instructions handled by decode (Count)
system.cpu11.executeStats0.numInsts          32853872                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches        1622551                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts       4713377                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts       978616                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate          0.531825                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numCCRegReads     10047270                       # Number of times the CC registers were read (Count)
system.cpu11.executeStats0.numCCRegWrites      9872703                       # Number of times the CC registers were written (Count)
system.cpu11.executeStats0.numFpRegReads     22967822                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites     14673582                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntRegReads     21470218                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites     12839168                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs         5691993                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads     10350615                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.predictedBranches          1386992                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                    58718990                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                158520                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.tlbCycles                       19                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu11.fetch.miscStallCycles                586                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles         4228                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.cacheLines                 2780529                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                8237                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples         61762320                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.771677                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           1.890826                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0               51690757     83.69%     83.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 935299      1.51%     85.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 869220      1.41%     86.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 838494      1.36%     87.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 652723      1.06%     89.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                 794489      1.29%     90.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                5981338      9.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total           61762320                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetchStats0.numInsts            23929368                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           0.387358                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches          2444357                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.039568                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.icacheStallCycles      2959237                       # ICache total stall cycles (Cycle)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                   78316                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                 23627559                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                1102099                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             44387771                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                280                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                7246932                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts               1529990                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts              561833                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                  241580                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                    219                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect           25                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect          615                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                640                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               32852764                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              32851971                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                23016807                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                46569708                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.531794                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.494244                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                       117                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.taintedForwLoads                 87                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads               2686093                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores               555882                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  1                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          4560839                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           48.604857                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev          60.494069                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9              1127322     24.72%     24.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19             840240     18.42%     43.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29             239179      5.24%     48.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39             291179      6.38%     54.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49             449254      9.85%     64.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59             137954      3.02%     67.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69             447293      9.81%     77.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79             266153      5.84%     83.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89             121117      2.66%     85.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99             225049      4.93%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109            54475      1.19%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119            17883      0.39%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129            14397      0.32%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139            14072      0.31%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149            21781      0.48%     93.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159            11386      0.25%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169            12553      0.28%     94.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179             5187      0.11%     94.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189            11192      0.25%     94.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199            18959      0.42%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209            19895      0.44%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219            22075      0.48%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229            64940      1.42%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239            69444      1.52%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249            16540      0.36%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259             9347      0.20%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269             5341      0.12%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279             4028      0.09%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289             2453      0.05%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299             1499      0.03%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows          18652      0.41%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           1454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            4560839                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               4713378                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                978617                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                  296015                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                      17                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses               2781128                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                     681                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions            64                       # Number of power state transitions (Count)
system.cpu11.power_state.ticksClkGated::samples           32                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::mean     29340900                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::stdev 17837322.485027                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::min_value      3078000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::max_value     90580000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::total           32                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON 1161720225564                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::CLK_GATED    938908800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                78316                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                4640367                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles              37336752                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 4572561                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles            15134324                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             44536472                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents             1216096                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents              7229862                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.SQFullEvents                 9891                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.fullRegistersEvents        296808                       # Number of times there has been no free registers (Count)
system.cpu11.rename.renamedOperands          63481522                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                 130368010                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               31582828                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                34974497                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            41180838                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps               22300684                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                25846476                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                      103806241                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      90872955                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts               14377858                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 28437467                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                       62407132                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             4.308675                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             0.232090                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      43116143                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                1710395                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     37949138                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued               465270                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined           16170860                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined        42032205                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved            702851                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples          62396453                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.608194                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.002189                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                40197901     64.42%     64.42% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                11942959     19.14%     83.56% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                 6757912     10.83%     94.39% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                 1959685      3.14%     97.54% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                 1215408      1.95%     99.48% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  231356      0.37%     99.85% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                   61919      0.10%     99.95% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                   13130      0.02%     99.97% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                   16183      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total            62396453                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                   968      0.08%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    6      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead               690949     53.60%     53.68% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite              134216     10.41%     64.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead          441911     34.28%     98.38% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite          20942      1.62%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass       704073      1.86%      1.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu     15902610     41.91%     43.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult          629      0.00%     43.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv          618      0.00%     43.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd      2824841      7.44%     51.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     51.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     51.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     51.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     51.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     51.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     51.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd      1074404      2.83%     54.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu      1758070      4.63%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt           20      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc      2326280      6.13%     64.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     64.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift       162342      0.43%     65.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     65.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     65.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd      1317345      3.47%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt      1164571      3.07%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv        19007      0.05%     71.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult       127302      0.34%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead      4184367     11.03%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite      1797527      4.74%     87.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead      4305206     11.34%     99.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite       279926      0.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     37949138                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.608090                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                           1288992                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.033966                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads              105224904                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites              31749501                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses      17958948                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                34824087                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites               29247898                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses       15118363                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                  20920320                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                   17613737                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                   35621                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.TotalUntaints                         25                       # Total number of times a register went from tainted to untainted (Count)
system.cpu12.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu12.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu12.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu12.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu12.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu12.STLFwdUntaints                        25                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu12.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu12.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu12.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu12.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu12.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu12.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu12.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu12.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu12.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu12.timesIdled                           674                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                         10679                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                 2485178651                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.MemDepUnit__0.insertedLoads      7307319                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores      1532591                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads      5308714                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores       956352                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch           14      0.00%      0.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return       304816     12.42%     12.42% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect       277003     11.29%     23.71% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect           11      0.00%     23.71% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond      1716995     69.96%     93.67% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond       120847      4.92%     98.59% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0      0.00%     98.59% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond        34590      1.41%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total      2454276                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch           14      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return       135109     13.66%     13.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect       107297     10.85%     24.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect            9      0.00%     24.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond       685210     69.28%     93.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond        45758      4.63%     98.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0      0.00%     98.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond        15611      1.58%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total       989008                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect           78      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond        79087     98.51%     98.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond         1105      1.38%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total        80281                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return       169707     11.58%     11.58% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect       169706     11.58%     23.16% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect            2      0.00%     23.16% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond      1031785     70.42%     93.58% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond        75089      5.12%     98.70% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0      0.00%     98.70% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond        18979      1.30%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total      1465268                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect           36      0.05%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond        79066     99.10%     99.15% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond          672      0.84%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total        79785                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget      1059702     43.18%     43.18% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB      1055189     42.99%     86.17% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS       304813     12.42%     98.59% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect        34572      1.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total      2454276                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch        18772     23.39%     23.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return        61474     76.61%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total        80246                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted         1717009                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken       657785                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect           80281                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss          156                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted        19834                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted        60447                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups            2454276                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates              19823                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits               1390580                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.566595                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted           270                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups         34601                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits            34572                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses             29                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch           14      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return       304816     12.42%     12.42% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect       277003     11.29%     23.71% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect           11      0.00%     23.71% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond      1716995     69.96%     93.67% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond       120847      4.92%     98.59% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0      0.00%     98.59% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond        34590      1.41%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total      2454276                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch           14      0.00%      0.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return       304816     28.66%     28.66% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect          124      0.01%     28.67% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect           11      0.00%     28.67% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond       724009     68.07%     96.74% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond          132      0.01%     96.75% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0      0.00%     96.75% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond        34590      3.25%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total      1063696                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect           78      0.39%      0.39% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0      0.00%      0.39% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond        18640     94.03%     94.43% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond         1105      5.57%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total        19823                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect           78      0.39%      0.39% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.39% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond        18640     94.03%     94.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond         1105      5.57%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total        19823                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups        34601                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits        34572                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses           29                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords        34612                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu12.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.ras.pushes             412123                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops               412122                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes           242415                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used               169707                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct            169707                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.statistical_corrector.correct       616239                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.statistical_corrector.wrong       415546                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.longestMatchProviderCorrect       315159                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.altMatchProviderCorrect        25544                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderCorrect          802                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalProviderCorrect       596008                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWrong        24947                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWrong        12405                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderWrong           53                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalProviderWrong          456                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWouldHaveHit         5049                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWouldHaveHit         7561                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::2        13197                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::6        29363                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::9        15943                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::10        17077                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::11        11828                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::12        11267                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::13        23994                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::14        21967                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::15        34549                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::16        32657                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::17        33541                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::18        32820                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::19        33606                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::20        26497                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::21        16481                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::22        14589                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::24         7723                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::26          530                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::28          150                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::32          149                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::36          127                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.altMatchProvider::0        23935                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::2        21895                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::6        30999                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::9        22002                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::10        21368                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::11        24065                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::12        25496                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::13        31804                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::14        34395                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::15        30466                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::16        31563                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::17        19131                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::18        27152                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::19        14575                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::20        13915                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::21         2586                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::22         2531                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::24          171                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::26            6                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu12.commit.commitSquashedInsts      16170753                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls       1007544                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.numCommittedDist::samples     60347791                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.474842                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.060877                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0      45779902     75.86%     75.86% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       5983540      9.92%     85.78% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2       5743160      9.52%     95.29% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3       2066035      3.42%     98.72% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        144878      0.24%     98.96% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5         88916      0.15%     99.10% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6        148149      0.25%     99.35% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7         70961      0.12%     99.47% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        322250      0.53%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total     60347791                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                    671696                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls              169708                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass       422956      1.48%      1.48% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu     13101766     45.72%     47.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult          626      0.00%     47.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv          618      0.00%     47.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd      1739520      6.07%     53.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     53.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     53.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     53.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     53.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     53.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     53.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd      1074404      3.75%     57.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu      1658818      5.79%     62.81% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     62.81% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt           20      0.00%     62.81% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc      2324537      8.11%     70.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift       162342      0.57%     71.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd      1294320      4.52%     76.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt      1162109      4.06%     80.06% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv        19007      0.07%     80.13% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult       118870      0.41%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead      2300414      8.03%     88.57% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       844004      2.95%     91.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead      2298695      8.02%     99.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite       132652      0.46%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     28655678                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       322250                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu12.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu12.commit.protRegs                 27919940                       # [SPT] number of retired protected destination registers (Count)
system.cpu12.commit.unprotRegs                5508923                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu12.commitStats0.numInsts           14484066                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps             28655678                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP     14484066                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP       28655678                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                4.308675                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                0.232090                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs          5575765                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts         13648042                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts        16427061                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts        4599109                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts        976656                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass       422956      1.48%      1.48% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu     13101766     45.72%     47.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult          626      0.00%     47.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv          618      0.00%     47.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd      1739520      6.07%     53.27% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     53.27% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0      0.00%     53.27% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     53.27% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.27% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     53.27% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     53.27% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.27% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd      1074404      3.75%     57.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu      1658818      5.79%     62.81% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     62.81% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt           20      0.00%     62.81% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc      2324537      8.11%     70.92% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift       162342      0.57%     71.49% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd      1294320      4.52%     76.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt      1162109      4.06%     80.06% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv        19007      0.07%     80.13% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult       118870      0.41%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead      2300414      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite       844004      2.95%     91.52% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead      2298695      8.02%     99.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite       132652      0.46%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total     28655678                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl      1465268                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl      1276580                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl       188688                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl      1031785                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl       433483                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall       169708                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn       169707                       # Class of control type instructions committed (Count)
system.cpu12.decode.idleCycles                2581968                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles            52155460                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                  111208                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles             7467908                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                79909                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved            1010603                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                1207                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             45268515                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                 332                       # Number of squashed instructions handled by decode (Count)
system.cpu12.executeStats0.numInsts          33079602                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches        1625910                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts       4747094                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts       980879                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate          0.530061                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numCCRegReads     10122704                       # Number of times the CC registers were read (Count)
system.cpu12.executeStats0.numCCRegWrites      9927665                       # Number of times the CC registers were written (Count)
system.cpu12.executeStats0.numFpRegReads     23196131                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites     14847468                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntRegReads     21565686                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites     12865800                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs         5727973                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads     10392723                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.predictedBranches          1394574                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                    59319932                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                162212                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                772                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles         5065                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.cacheLines                 2808445                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                5812                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples         62396453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.771770                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           1.891525                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0               52218916     83.69%     83.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 959275      1.54%     85.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 878197      1.41%     86.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 835441      1.34%     87.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 644114      1.03%     89.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                 805821      1.29%     90.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                6054689      9.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total           62396453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetchStats0.numInsts            24173464                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           0.387351                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches          2454276                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.039327                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.icacheStallCycles      2989578                       # ICache total stall cycles (Cycle)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                   79909                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                 24036359                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                1109483                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             44826538                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                344                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                7307319                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts               1532591                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts              571646                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                  218402                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect           21                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect          810                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                831                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               33078313                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              33077311                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                23209218                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                46959733                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.530025                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.494237                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                       130                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.taintedForwLoads                101                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads               2708210                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores               555935                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  1                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          4599109                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           48.404605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev          59.921769                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9              1135838     24.70%     24.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19             851933     18.52%     43.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29             241073      5.24%     48.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39             291691      6.34%     54.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49             454130      9.87%     64.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59             139800      3.04%     67.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69             449934      9.78%     77.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79             268754      5.84%     83.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89             123587      2.69%     86.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99             224558      4.88%     90.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109            57873      1.26%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119            18027      0.39%     92.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129            14139      0.31%     92.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139            13706      0.30%     93.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149            21517      0.47%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159            11419      0.25%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169            12726      0.28%     94.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179             5233      0.11%     94.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189            11145      0.24%     94.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199            18906      0.41%     94.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209            19770      0.43%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219            22159      0.48%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229            64906      1.41%     97.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239            68889      1.50%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249            16206      0.35%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259             9145      0.20%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269             5577      0.12%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279             4091      0.09%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289             2534      0.06%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299             1461      0.03%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows          18382      0.40%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           1410                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            4599109                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               4747095                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                980880                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                  300030                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                      17                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses               2809230                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                     869                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions            56                       # Number of power state transitions (Count)
system.cpu12.power_state.ticksClkGated::samples           28                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::mean 24446957.142857                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::stdev 21918730.181479                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::1000-5e+10           28    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::min_value       260400                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::max_value    101566400                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::total           28                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON 1161974619564                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::CLK_GATED    684514800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                79909                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                4674412                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles              37738792                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 4617344                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles            15285996                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             44963363                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents             1183014                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents              7368395                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.SQFullEvents                 7851                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.fullRegistersEvents        291785                       # Number of times there has been no free registers (Count)
system.cpu12.rename.renamedOperands          64078899                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                 131590906                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               31783211                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                35563429                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            41478988                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps               22599911                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                26115793                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                      104851595                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      91780548                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts               14484066                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 28655678                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                       61922164                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             4.297591                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             0.232689                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      43086089                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                1709519                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     37818090                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued               473020                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined           16299936                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined        42353677                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved            708737                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples          61910629                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.610850                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.004106                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                39805534     64.30%     64.30% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                11878797     19.19%     83.48% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                 6733435     10.88%     94.36% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                 1958807      3.16%     97.52% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                 1211378      1.96%     99.48% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  230917      0.37%     99.85% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                   62231      0.10%     99.95% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                   13721      0.02%     99.97% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                   15809      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total            61910629                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                   864      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    7      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead               686682     53.52%     53.58% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite              135122     10.53%     64.12% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead          439253     34.23%     98.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite          21182      1.65%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass       703664      1.86%      1.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu     15896371     42.03%     43.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult          629      0.00%     43.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv          618      0.00%     43.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd      2810773      7.43%     51.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     51.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     51.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     51.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     51.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     51.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     51.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd      1063684      2.81%     54.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu      1750353      4.63%     58.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     58.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt           20      0.00%     58.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc      2304618      6.09%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift       162342      0.43%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd      1306496      3.45%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt      1153865      3.05%     71.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv        19003      0.05%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult       126645      0.33%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead      4169520     11.03%     83.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite      1795723      4.75%     87.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead      4273573     11.30%     99.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite       280193      0.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     37818090                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.610736                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                           1283110                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.033928                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads              104709822                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites              31889304                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses      17945644                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                34593117                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites               29206241                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses       15018513                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                  20901038                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                   17496498                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                   35964                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.TotalUntaints                         25                       # Total number of times a register went from tainted to untainted (Count)
system.cpu13.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu13.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu13.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu13.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu13.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu13.STLFwdUntaints                        25                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu13.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu13.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu13.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu13.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu13.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu13.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu13.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu13.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu13.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu13.timesIdled                           669                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                         11535                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                 2485663612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.MemDepUnit__0.insertedLoads      7299954                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores      1539490                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads      5297251                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores       961500                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch           14      0.00%      0.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return       307453     12.50%     12.50% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect       279357     11.35%     23.85% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect            9      0.00%     23.85% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond      1718586     69.85%     93.70% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond       120190      4.89%     98.59% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0      0.00%     98.59% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond        34755      1.41%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total      2460364                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch           14      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return       137652     13.76%     13.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect       109557     10.95%     24.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect            7      0.00%     24.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond       691709     69.15%     93.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond        45614      4.56%     98.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0      0.00%     98.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond        15780      1.58%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total      1000333                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect           78      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond        79767     98.77%     98.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond          906      1.12%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total        80762                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return       169801     11.63%     11.63% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect       169800     11.63%     23.26% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect            2      0.00%     23.26% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond      1026877     70.33%     93.59% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond        74576      5.11%     98.70% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0      0.00%     98.70% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond        18975      1.30%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total      1460031                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect           35      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond        79758     99.25%     99.29% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond          558      0.69%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total        80362                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget      1061966     43.16%     43.16% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB      1056209     42.93%     86.09% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS       307450     12.50%     98.59% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect        34739      1.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total      2460364                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch        19441     24.08%     24.08% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return        61286     75.92%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total        80727                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted         1718600                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken       657041                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect           80762                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss          154                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted        20296                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted        60466                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups            2460364                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates              20285                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits               1395098                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.567029                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted           267                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups         34764                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits            34739                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses             25                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch           14      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return       307453     12.50%     12.50% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect       279357     11.35%     23.85% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect            9      0.00%     23.85% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond      1718586     69.85%     93.70% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond       120190      4.89%     98.59% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0      0.00%     98.59% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond        34755      1.41%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total      2460364                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch           14      0.00%      0.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return       307453     28.86%     28.86% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect          122      0.01%     28.87% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect            9      0.00%     28.88% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond       722789     67.85%     96.73% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond          124      0.01%     96.74% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0      0.00%     96.74% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond        34755      3.26%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total      1065266                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect           78      0.38%      0.38% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0      0.00%      0.38% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond        19301     95.15%     95.53% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond          906      4.47%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total        20285                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect           78      0.38%      0.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond        19301     95.15%     95.53% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond          906      4.47%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total        20285                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups        34764                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits        34739                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses           25                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords        34775                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu13.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.ras.pushes             417018                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops               417017                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes           247216                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used               169801                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct            169801                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.statistical_corrector.correct       613220                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.statistical_corrector.wrong       413657                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.longestMatchProviderCorrect       324487                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.altMatchProviderCorrect        25046                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderCorrect          912                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalProviderCorrect       581003                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWrong        25131                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWrong        12228                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderWrong           60                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalProviderWrong          472                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWouldHaveHit         5122                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWouldHaveHit         7368                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::2        11521                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::6        43581                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::9        17487                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::10        14549                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::11        10867                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::12        12773                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::13        19759                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::14        28895                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::15        26970                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::16        34277                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::17        29609                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::18        38757                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::19        29408                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::20        26820                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::21        18693                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::22        15703                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::24         6289                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::26          538                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::28          133                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::32          126                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::36          137                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.altMatchProvider::0        19648                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::2        37369                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::6        31270                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::9        24882                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::10        20654                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::11        30683                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::12        20485                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::13        22933                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::14        40174                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::15        26862                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::16        33503                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::17        20351                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::18        23629                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::19        13058                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::20        16770                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::21         2493                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::22         2022                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::24          105                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::26            1                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu13.commit.commitSquashedInsts      16299857                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls       1000782                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.numCommittedDist::samples     59845948                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.476150                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.062810                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0      45363354     75.80%     75.80% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1       5957606      9.95%     85.76% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2       5696150      9.52%     95.27% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3       2054161      3.43%     98.71% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        145100      0.24%     98.95% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5         89034      0.15%     99.10% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6        147871      0.25%     99.34% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7         70889      0.12%     99.46% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        321783      0.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total     59845948                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                    667188                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls              169802                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass       419845      1.47%      1.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu     13057524     45.82%     47.30% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult          626      0.00%     47.30% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv          618      0.00%     47.30% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd      1723264      6.05%     53.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     53.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd      1063684      3.73%     57.08% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.08% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu      1647584      5.78%     62.86% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt           20      0.00%     62.86% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc      2302978      8.08%     70.94% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift       162342      0.57%     71.51% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd      1283455      4.50%     76.02% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt      1151175      4.04%     80.06% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv        19003      0.07%     80.12% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult       118979      0.42%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead      2288440      8.03%     88.57% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       841756      2.95%     91.53% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead      2281739      8.01%     99.53% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite       132640      0.47%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     28495672                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       321783                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu13.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu13.commit.protRegs                 27786832                       # [SPT] number of retired protected destination registers (Count)
system.cpu13.commit.unprotRegs                5479208                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu13.commitStats0.numInsts           14408577                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps             28495672                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP     14408577                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP       28495672                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                4.297591                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                0.232689                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs          5544575                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts         13538761                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts        16366877                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts        4570179                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts        974396                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass       419845      1.47%      1.47% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu     13057524     45.82%     47.30% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult          626      0.00%     47.30% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv          618      0.00%     47.30% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd      1723264      6.05%     53.35% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd      1063684      3.73%     57.08% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.08% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu      1647584      5.78%     62.86% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     62.86% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt           20      0.00%     62.86% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc      2302978      8.08%     70.94% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift       162342      0.57%     71.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd      1283455      4.50%     76.02% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt      1151175      4.04%     80.06% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv        19003      0.07%     80.12% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult       118979      0.42%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead      2288440      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite       841756      2.95%     91.53% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead      2281739      8.01%     99.53% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite       132640      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total     28495672                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl      1460031                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl      1271253                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl       188778                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl      1026877                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl       433154                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall       169802                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn       169801                       # Class of control type instructions committed (Count)
system.cpu13.decode.idleCycles                2584630                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles            51670621                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                  111512                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles             7463466                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                80400                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved            1011673                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                 995                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             45245185                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                 332                       # Number of squashed instructions handled by decode (Count)
system.cpu13.executeStats0.numInsts          32966091                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches        1623900                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts       4719088                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts       978798                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate          0.532380                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numCCRegReads     10080933                       # Number of times the CC registers were read (Count)
system.cpu13.executeStats0.numCCRegWrites      9905937                       # Number of times the CC registers were written (Count)
system.cpu13.executeStats0.numFpRegReads     23024554                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites     14747714                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntRegReads     21513774                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites     12867413                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs         5697886                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads     10362081                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.predictedBranches          1398398                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                    58834125                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                162772                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                569                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles         5089                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.cacheLines                 2807770                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                6513                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples         61910629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.777766                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           1.897370                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0               51732784     83.56%     83.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 953778      1.54%     85.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 882207      1.42%     86.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 839260      1.36%     87.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 648073      1.05%     88.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                 803455      1.30%     90.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                6051072      9.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total           61910629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetchStats0.numInsts            24173884                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           0.390391                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches          2460364                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.039733                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.icacheStallCycles      2989460                       # ICache total stall cycles (Cycle)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                   80400                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                 23700144                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                1098390                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             44795608                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                274                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                7299954                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts               1539490                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts              571396                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                  216983                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                    182                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect           20                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect          599                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                619                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               32964955                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              32964157                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                23106676                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                46724584                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.532348                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.494529                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                       118                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.taintedForwLoads                 90                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads               2729775                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores               565094                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  1                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          4570179                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           48.321455                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev          60.224791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              1132043     24.77%     24.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19             845059     18.49%     43.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29             240898      5.27%     48.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39             291556      6.38%     54.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49             452129      9.89%     64.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59             140139      3.07%     67.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69             447778      9.80%     77.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79             265462      5.81%     83.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89             120763      2.64%     86.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99             223801      4.90%     91.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109            54119      1.18%     92.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119            17555      0.38%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129            13913      0.30%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139            13485      0.30%     93.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149            20980      0.46%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159            11403      0.25%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169            12648      0.28%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179             5120      0.11%     94.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189            10836      0.24%     94.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199            18522      0.41%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209            19401      0.42%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219            21785      0.48%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229            63991      1.40%     97.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239            69034      1.51%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249            16661      0.36%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259             9270      0.20%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269             5589      0.12%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279             4051      0.09%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289             2491      0.05%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299             1452      0.03%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows          18245      0.40%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           1591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            4570179                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               4719089                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                978799                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                  297248                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                      17                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses               2808350                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                     653                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions            54                       # Number of power state transitions (Count)
system.cpu13.power_state.ticksClkGated::samples           27                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::mean 32451703.703704                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::stdev 21077245.564197                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::1000-5e+10           27    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::min_value      4934000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::max_value    111147200                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::total           27                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON 1161782938364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::CLK_GATED    876196000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                80400                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                4681339                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles              37274901                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 4623385                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles            15250604                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             44936503                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents             1181965                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents              7296474                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.SQFullEvents                10097                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.fullRegistersEvents        313301                       # Number of times there has been no free registers (Count)
system.cpu13.rename.renamedOperands          64071531                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                 131578844                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               31833214                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                35433099                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            41284080                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps               22787451                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                26051904                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                      104319278                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      91735465                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts               14408577                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 28495672                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                       61578375                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             4.302086                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             0.232445                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      42487432                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                1689876                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     37414818                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued               451030                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined           15872800                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined        41391887                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved            698076                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples          61567090                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.607708                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.001628                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                39676741     64.44%     64.44% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                11778209     19.13%     83.58% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                 6667780     10.83%     94.41% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                 1924493      3.13%     97.53% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                 1203613      1.95%     99.49% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  228892      0.37%     99.86% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                   58757      0.10%     99.95% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                   12724      0.02%     99.97% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                   15881      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total            61567090                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                   924      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    6      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead               677461     53.63%     53.70% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite              130680     10.34%     64.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead          432982     34.27%     98.32% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite          21252      1.68%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass       693489      1.85%      1.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu     15710609     41.99%     43.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult          629      0.00%     43.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv          597      0.00%     43.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd      2776150      7.42%     51.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     51.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     51.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     51.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     51.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     51.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     51.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd      1052048      2.81%     54.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu      1731725      4.63%     58.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     58.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt           20      0.00%     58.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc      2281556      6.10%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift       162342      0.43%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd      1293914      3.46%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt      1142200      3.05%     71.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv        19044      0.05%     71.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult       126572      0.34%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead      4134907     11.05%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite      1782823      4.77%     87.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead      4226768     11.30%     99.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite       279425      0.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     37414818                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.607597                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                           1263305                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.033765                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads              103886776                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites              31307604                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses      17751309                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                34224285                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites               28742505                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses       14860157                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                  20673660                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                   17310974                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                   34916                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.TotalUntaints                         25                       # Total number of times a register went from tainted to untainted (Count)
system.cpu14.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu14.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu14.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu14.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu14.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu14.STLFwdUntaints                        25                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu14.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu14.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu14.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu14.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu14.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu14.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu14.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu14.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu14.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu14.timesIdled                           649                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                         11285                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                 2486006976                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.MemDepUnit__0.insertedLoads      7201311                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores      1512388                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads      5219283                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores       939281                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch           14      0.00%      0.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return       302913     12.52%     12.52% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect       271965     11.24%     23.76% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect           11      0.00%     23.76% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond      1693746     69.99%     93.75% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond       117510      4.86%     98.60% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0      0.00%     98.60% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond        33797      1.40%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total      2419956                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch           14      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return       133009     13.78%     13.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect       102062     10.57%     24.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect            9      0.00%     24.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond       672836     69.70%     94.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond        42632      4.42%     98.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0      0.00%     98.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond        14781      1.53%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total       965343                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect           80      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond        78120     98.73%     98.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond          911      1.15%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total        79122                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return       169904     11.68%     11.68% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect       169903     11.68%     23.36% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect            2      0.00%     23.36% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond      1020910     70.18%     93.55% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond        74878      5.15%     98.69% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0      0.00%     98.69% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond        19016      1.31%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total      1454613                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect           35      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond        78105     99.18%     99.23% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond          599      0.76%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total        78750                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget      1044351     43.16%     43.16% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB      1038916     42.93%     86.09% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS       302910     12.52%     98.60% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect        33779      1.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total      2419956                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch        18906     23.91%     23.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return        60181     76.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total        79087                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted         1693760                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken       649879                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect           79122                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss          157                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted        19766                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted        59356                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups            2419956                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates              19755                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits               1371944                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.566929                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted           274                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups         33808                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits            33779                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses             29                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch           14      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return       302913     12.52%     12.52% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect       271965     11.24%     23.76% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect           11      0.00%     23.76% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond      1693746     69.99%     93.75% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond       117510      4.86%     98.60% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0      0.00%     98.60% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond        33797      1.40%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total      2419956                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch           14      0.00%      0.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return       302913     28.90%     28.90% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect          133      0.01%     28.92% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect           11      0.00%     28.92% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond       711009     67.84%     96.76% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond          135      0.01%     96.78% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0      0.00%     96.78% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond        33797      3.22%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total      1048012                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect           80      0.40%      0.40% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0      0.00%      0.40% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond        18764     94.98%     95.39% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond          911      4.61%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total        19755                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect           80      0.40%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond        18764     94.98%     95.39% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond          911      4.61%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total        19755                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups        33808                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits        33779                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses           29                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords        33819                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu14.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.ras.pushes             404985                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops               404984                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes           235080                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used               169904                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct            169904                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.statistical_corrector.correct       610454                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.statistical_corrector.wrong       410456                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.longestMatchProviderCorrect       324455                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.altMatchProviderCorrect        24950                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderCorrect          861                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalProviderCorrect       576948                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWrong        24622                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWrong        12147                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderWrong           68                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalProviderWrong          463                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWouldHaveHit         4902                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWouldHaveHit         7471                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::2        15764                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::6        39487                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::9        23310                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::10        14900                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::11         7522                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::12        13616                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::13        27313                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::14        22103                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::15        33893                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::16        26945                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::17        34223                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::18        32342                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::19        26231                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::20        25592                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::21        17376                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::22        19044                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::24         5557                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::26          528                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::28          138                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::32          154                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::36          136                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.altMatchProvider::0        28113                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::2        29830                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::6        35435                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::9        28891                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::10        12305                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::11        19686                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::12        30535                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::13        32514                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::14        34238                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::15        28037                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::16        30237                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::17        22057                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::18        24395                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::19        11984                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::20        13265                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::21         2177                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::22         2381                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::24           93                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::26            1                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu14.commit.commitSquashedInsts      15872725                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls        991800                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.numCommittedDist::samples     59556026                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.475259                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.063376                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0      45183327     75.87%     75.87% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1       5915321      9.93%     85.80% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2       5643500      9.48%     95.28% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3       2038984      3.42%     98.70% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        145154      0.24%     98.94% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5         89058      0.15%     99.09% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6        147604      0.25%     99.34% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7         70919      0.12%     99.46% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        322159      0.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total     59556026                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                    661200                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls              169905                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass       416489      1.47%      1.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu     12991918     45.90%     47.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult          626      0.00%     47.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv          597      0.00%     47.38% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd      1705800      6.03%     53.40% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd      1052048      3.72%     57.12% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.12% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu      1636432      5.78%     62.90% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     62.90% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt           20      0.00%     62.90% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc      2279897      8.05%     70.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     70.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift       162342      0.57%     71.53% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd      1271834      4.49%     76.02% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt      1139727      4.03%     80.05% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv        19044      0.07%     80.12% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult       118614      0.42%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead      2273776      8.03%     88.57% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       839127      2.96%     91.53% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead      2263454      8.00%     99.53% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite       132763      0.47%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     28304508                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       322159                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu14.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu14.commit.protRegs                 27594490                       # [SPT] number of retired protected destination registers (Count)
system.cpu14.commit.unprotRegs                5446864                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu14.commitStats0.numInsts           14313608                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps             28304508                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP     14313608                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP       28304508                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                4.302086                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                0.232445                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs          5509120                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts         13423143                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts        16282624                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts        4537230                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts        971890                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass       416489      1.47%      1.47% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu     12991918     45.90%     47.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult          626      0.00%     47.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv          597      0.00%     47.38% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd      1705800      6.03%     53.40% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd      1052048      3.72%     57.12% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.12% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu      1636432      5.78%     62.90% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     62.90% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt           20      0.00%     62.90% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc      2279897      8.05%     70.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     70.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift       162342      0.57%     71.53% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     71.53% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.53% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd      1271834      4.49%     76.02% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt      1139727      4.03%     80.05% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv        19044      0.07%     80.12% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult       118614      0.42%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead      2273776      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite       839127      2.96%     91.53% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead      2263454      8.00%     99.53% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite       132763      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total     28304508                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl      1454613                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl      1265691                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl       188922                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl      1020910                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl       433703                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall       169905                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn       169904                       # Class of control type instructions committed (Count)
system.cpu14.decode.idleCycles                2544392                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles            51474776                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                  107136                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles             7361998                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                78788                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved             995957                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                1000                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             44617731                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                 303                       # Number of squashed instructions handled by decode (Count)
system.cpu14.executeStats0.numInsts          32613446                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches        1608722                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts       4677421                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts       975770                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate          0.529625                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numCCRegReads     10009089                       # Number of times the CC registers were read (Count)
system.cpu14.executeStats0.numCCRegWrites      9839454                       # Number of times the CC registers were written (Count)
system.cpu14.executeStats0.numFpRegReads     22794280                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites     14589149                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntRegReads     21330695                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites     12716795                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs         5653191                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads     10256994                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.predictedBranches          1375605                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                    58535306                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                159566                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                609                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles         5903                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.cacheLines                 2766814                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                5506                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples         61567090                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.771035                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           1.891461                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0               51545897     83.72%     83.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 943477      1.53%     85.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 856860      1.39%     86.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                 820881      1.33%     87.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 624947      1.02%     89.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                 799423      1.30%     90.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                5975605      9.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total           61567090                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetchStats0.numInsts            23828902                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           0.386969                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches          2419956                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.039299                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.icacheStallCycles      2945489                       # ICache total stall cycles (Cycle)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                   78788                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                 23709328                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                1091506                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             44177308                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                280                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                7201311                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts               1512388                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts              564897                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                  216664                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                     58                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect           15                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          647                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                662                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               32612321                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              32611466                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                22882307                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                46292332                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.529593                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.494300                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                       114                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.taintedForwLoads                 84                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads               2664081                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores               540498                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  1                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          4537230                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           48.510653                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev          60.489880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9              1124074     24.77%     24.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19             838767     18.49%     43.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29             238760      5.26%     48.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39             287244      6.33%     54.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49             446061      9.83%     64.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59             137724      3.04%     67.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69             440301      9.70%     77.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79             264412      5.83%     83.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89             123730      2.73%     85.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99             220540      4.86%     90.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109            58037      1.28%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119            18077      0.40%     92.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129            13883      0.31%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139            13571      0.30%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149            21752      0.48%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159            11551      0.25%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169            12535      0.28%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179             5123      0.11%     94.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189            10922      0.24%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199            18889      0.42%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209            19431      0.43%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219            21866      0.48%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229            63774      1.41%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239            68760      1.52%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249            16780      0.37%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259             8767      0.19%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269             5568      0.12%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279             4054      0.09%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289             2434      0.05%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299             1352      0.03%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows          18491      0.41%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           1478                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            4537230                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               4677422                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                975771                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                  294031                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                      18                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses               2767434                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                     689                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions            62                       # Number of power state transitions (Count)
system.cpu14.power_state.ticksClkGated::samples           31                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::mean 32600425.806452                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::stdev 22824854.051304                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::1000-5e+10           31    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::min_value       352400                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::max_value    121005200                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::total           31                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON 1161648521164                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::CLK_GATED   1010613200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                78788                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                4605378                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles              37274836                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 4541138                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles            15066950                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             44311639                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents             1165289                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents              7249793                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.SQFullEvents                 8870                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.fullRegistersEvents        293624                       # Number of times there has been no free registers (Count)
system.cpu14.rename.renamedOperands          63240385                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                 129828120                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               31402252                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                34949145                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            41001971                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps               22238414                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                25747528                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                      103410762                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      90443606                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts               14313608                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 28304508                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                       61869922                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             4.299338                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             0.232594                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      42979031                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                1701661                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     37760730                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued               460177                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined           16216103                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined        42187203                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved            702193                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples          61859300                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.610429                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.004325                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                39776725     64.30%     64.30% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                11894186     19.23%     83.53% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                 6709483     10.85%     94.38% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                 1929633      3.12%     97.50% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                 1226884      1.98%     99.48% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  230058      0.37%     99.85% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                   61551      0.10%     99.95% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                   14693      0.02%     99.97% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                   16087      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total            61859300                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                   965      0.08%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    7      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead               682822     53.64%     53.72% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite              132186     10.38%     64.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead          436428     34.28%     98.39% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite          20537      1.61%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass       711277      1.88%      1.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu     15874868     42.04%     43.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult          629      0.00%     43.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv          604      0.00%     43.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd      2799128      7.41%     51.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     51.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     51.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     51.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     51.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     51.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     51.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd      1062540      2.81%     54.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu      1747099      4.63%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt           20      0.00%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc      2302463      6.10%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift       162342      0.43%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd      1305306      3.46%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt      1152629      3.05%     71.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv        18987      0.05%     71.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult       127255      0.34%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0      0.00%     72.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead      4156955     11.01%     83.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite      1791392      4.74%     87.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead      4267365     11.30%     99.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite       279871      0.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     37760730                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.610325                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                           1272945                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.033711                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads              104590142                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites              31853917                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses      17934654                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                34523740                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites               29042879                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses       14975068                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                  20861747                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                   17460651                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                   49607                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.TotalUntaints                         25                       # Total number of times a register went from tainted to untainted (Count)
system.cpu15.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu15.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu15.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu15.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu15.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu15.STLFwdUntaints                        25                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu15.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu15.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu15.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu15.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu15.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu15.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu15.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu15.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu15.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu15.timesIdled                           689                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                         10622                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                 2485715997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.MemDepUnit__0.insertedLoads      7309076                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores      1530701                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads      5313249                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores       954146                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch           14      0.00%      0.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return       306199     12.48%     12.48% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect       278252     11.34%     23.82% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect           12      0.00%     23.82% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond      1713480     69.82%     93.64% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond       121651      4.96%     98.60% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0      0.00%     98.60% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond        34446      1.40%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total      2454054                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch           14      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return       136483     13.72%     13.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect       108537     10.91%     24.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect           10      0.00%     24.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond       687711     69.12%     93.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond        46691      4.69%     98.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0      0.00%     98.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond        15487      1.56%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total       994933                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect           80      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond        79392     98.55%     98.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond         1077      1.34%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total        80560                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return       169716     11.63%     11.63% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect       169715     11.63%     23.26% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect            2      0.00%     23.26% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond      1025769     70.30%     93.56% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond        74960      5.14%     98.70% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0      0.00%     98.70% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond        18959      1.30%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total      1459121                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect           37      0.05%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond        79381     99.12%     99.17% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond          655      0.82%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total        80084                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget      1067416     43.50%     43.50% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB      1046014     42.62%     86.12% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS       306196     12.48%     98.60% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect        34428      1.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total      2454054                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch        18971     23.56%     23.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return        61553     76.44%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total        80524                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted         1713494                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken       646527                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect           80560                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss          154                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted        19995                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted        60565                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups            2454054                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates              19984                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits               1394501                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.568244                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted           272                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups         34458                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits            34428                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses             30                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch           14      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return       306199     12.48%     12.48% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect       278252     11.34%     23.82% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect           12      0.00%     23.82% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond      1713480     69.82%     93.64% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond       121651      4.96%     98.60% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0      0.00%     98.60% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond        34446      1.40%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total      2454054                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch           14      0.00%      0.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return       306199     28.90%     28.90% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect          129      0.01%     28.91% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect           12      0.00%     28.91% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond       718616     67.82%     96.74% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond          137      0.01%     96.75% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0      0.00%     96.75% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond        34446      3.25%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total      1059553                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect           80      0.40%      0.40% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0      0.00%      0.40% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond        18827     94.21%     94.61% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond         1077      5.39%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total        19984                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect           80      0.40%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond        18827     94.21%     94.61% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond         1077      5.39%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total        19984                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups        34458                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits        34428                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses           30                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords        34469                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu15.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.ras.pushes             414747                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops               414746                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes           245030                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used               169716                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct            169716                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.statistical_corrector.correct       612473                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.statistical_corrector.wrong       413296                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.longestMatchProviderCorrect       318971                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.altMatchProviderCorrect        25034                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderCorrect          839                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalProviderCorrect       586110                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWrong        25251                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWrong        12089                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderWrong           64                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalProviderWrong          475                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWouldHaveHit         5057                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWouldHaveHit         7437                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::2        11813                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::6        42268                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::9        15621                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::10        12672                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::11         7308                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::12        13279                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::13        21561                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::14        29100                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::15        26920                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::16        32902                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::17        41322                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::18        30433                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::19        25536                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::20        28355                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::21        17689                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::22        16279                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::24         7381                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::26          474                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::28          155                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::32          134                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::36          143                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.altMatchProvider::0        18963                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::2        37417                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::6        28724                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::9        19416                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::10        20414                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::11        25397                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::12        27195                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::13        24031                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::14        36908                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::15        28321                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::16        35899                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::17        23830                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::18        21193                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::19        12802                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::20        14462                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::21         3466                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::22         2755                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::24          150                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::26            2                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu15.commit.commitSquashedInsts      16215925                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls        999468                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.numCommittedDist::samples     59805778                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.475950                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.063067                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0      45344025     75.82%     75.82% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1       5946056      9.94%     85.76% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2       5690309      9.51%     95.28% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3       2050751      3.43%     98.70% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        144840      0.24%     98.95% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5         88739      0.15%     99.10% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6        147564      0.25%     99.34% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7         70729      0.12%     99.46% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        322765      0.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total     59805778                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                    666312                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls              169717                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass       419512      1.47%      1.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu     13040074     45.81%     47.29% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult          626      0.00%     47.29% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv          604      0.00%     47.29% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd      1721602      6.05%     53.34% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd      1062540      3.73%     57.07% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.07% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu      1646734      5.79%     62.86% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt           20      0.00%     62.86% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc      2300681      8.08%     70.94% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift       162342      0.57%     71.51% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd      1282307      4.50%     76.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt      1150139      4.04%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv        18987      0.07%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult       118836      0.42%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead      2286059      8.03%     88.57% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       841311      2.96%     91.53% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead      2279623      8.01%     99.53% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite       132592      0.47%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     28464589                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       322765                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu15.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu15.commit.protRegs                 27739773                       # [SPT] number of retired protected destination registers (Count)
system.cpu15.commit.unprotRegs                5474839                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu15.commitStats0.numInsts           14390570                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps             28464589                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP     14390570                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP       28464589                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                4.299338                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                0.232594                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs          5539585                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts         13527461                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts        16346163                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts        4565682                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts        973903                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass       419512      1.47%      1.47% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu     13040074     45.81%     47.29% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult          626      0.00%     47.29% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv          604      0.00%     47.29% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd      1721602      6.05%     53.34% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd      1062540      3.73%     57.07% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.07% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu      1646734      5.79%     62.86% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     62.86% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt           20      0.00%     62.86% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc      2300681      8.08%     70.94% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift       162342      0.57%     71.51% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd      1282307      4.50%     76.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt      1150139      4.04%     80.05% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv        18987      0.07%     80.12% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult       118836      0.42%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead      2286059      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite       841311      2.96%     91.53% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead      2279623      8.01%     99.53% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite       132592      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total     28464589                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl      1459121                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl      1270444                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl       188677                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl      1025769                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl       433352                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall       169717                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn       169716                       # Class of control type instructions committed (Count)
system.cpu15.decode.idleCycles                2583248                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles            51635923                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                  110141                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles             7449983                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                80005                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved             997226                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                1168                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             45156813                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                 330                       # Number of squashed instructions handled by decode (Count)
system.cpu15.executeStats0.numInsts          32911698                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches        1620438                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts       4712960                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts       978456                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate          0.531950                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numCCRegReads     10060791                       # Number of times the CC registers were read (Count)
system.cpu15.executeStats0.numCCRegWrites      9873527                       # Number of times the CC registers were written (Count)
system.cpu15.executeStats0.numFpRegReads     22992957                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites     14704365                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntRegReads     21462638                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites     12855709                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs         5691416                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads     10363873                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.predictedBranches          1386638                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                    58798998                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                162332                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                553                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles         3950                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.cacheLines                 2792926                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                7424                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples         61859300                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.776820                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           1.896882                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0               51716784     83.60%     83.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 944765      1.53%     85.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 866660      1.40%     86.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 832407      1.35%     87.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 652679      1.06%     88.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                 808483      1.31%     90.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                6037522      9.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total           61859300                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetchStats0.numInsts            24117486                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           0.389810                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches          2454054                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.039665                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.icacheStallCycles      2974633                       # ICache total stall cycles (Cycle)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                   80005                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                 23654359                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                1090957                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             44680692                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                328                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                7309076                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts               1530701                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts              568754                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                  227011                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                    200                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect           49                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect          588                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                637                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               32910529                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              32909722                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                23048323                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                46625458                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.531918                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.494329                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                       116                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.taintedForwLoads                 87                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads               2743394                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores               556798                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  1                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          4565682                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           48.448091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev          60.233781                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9              1130444     24.76%     24.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19             844253     18.49%     43.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29             240068      5.26%     48.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39             289629      6.34%     54.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49             451164      9.88%     64.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59             139342      3.05%     67.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69             446248      9.77%     77.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79             264406      5.79%     83.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89             121481      2.66%     86.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99             224247      4.91%     90.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109            54813      1.20%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119            17793      0.39%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129            13648      0.30%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139            13628      0.30%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149            21589      0.47%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159            11410      0.25%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169            12701      0.28%     94.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179             5213      0.11%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189            11232      0.25%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199            19205      0.42%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209            19968      0.44%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219            22313      0.49%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229            64704      1.42%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239            69540      1.52%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249            16375      0.36%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259             8896      0.19%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269             5410      0.12%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279             3737      0.08%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289             2284      0.05%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299             1425      0.03%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows          18516      0.41%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           1413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            4565682                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               4712961                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                978457                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                  297224                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                      16                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses               2793492                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                     625                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions            60                       # Number of power state transitions (Count)
system.cpu15.power_state.ticksClkGated::samples           30                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::mean     29727920                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::stdev 27487040.482912                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::1000-5e+10           30    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::min_value       236400                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::max_value    132170800                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::total           30                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON 1161767296764                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::CLK_GATED    891837600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                80005                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                4680348                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles              37308775                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 4612830                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles            15177342                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             44837173                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents             1180769                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents              7270250                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.SQFullEvents                 9239                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.fullRegistersEvents        270687                       # Number of times there has been no free registers (Count)
system.cpu15.rename.renamedOperands          63925810                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                 131286061                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               31768733                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                35255360                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            41214856                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps               22710954                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                25973845                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                      104163176                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      91493867                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts               14390570                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 28464589                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                        65449503                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              4.552648                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.219652                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       46984812                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                 1824875                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      38861538                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                536180                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined            20373187                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined         53520239                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved             825653                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           65437979                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.593868                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.054630                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 44008368     67.25%     67.25% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                 11081054     16.93%     84.19% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  5943990      9.08%     93.27% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  2574742      3.93%     97.20% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1315994      2.01%     99.21% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   275784      0.42%     99.64% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   165704      0.25%     99.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                    47586      0.07%     99.96% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    24757      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             65437979                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                    812      0.06%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   997      0.08%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                699927     53.07%     53.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite               152212     11.54%     64.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead           444718     33.72%     98.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           20306      1.54%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass       743225      1.91%      1.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     16591470     42.69%     44.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult          631      0.00%     44.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          576      0.00%     44.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      3055475      7.86%     52.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     52.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     52.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     52.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     52.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     52.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     52.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd      1060424      2.73%     55.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu      1762269      4.53%     59.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     59.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           20      0.00%     59.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc      2298566      5.91%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift       162342      0.42%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1303061      3.35%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt      1151238      2.96%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv        18982      0.05%     72.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       126450      0.33%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      4214359     10.84%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      1802641      4.64%     88.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      4291060     11.04%     99.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite       278749      0.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      38861538                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.593764                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            1318972                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.033940                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               109901180                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               36380989                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       18669875                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 35115027                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                32801886                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        15282561                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   21677896                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    17759389                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                    35392                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.TotalUntaints                          21                       # Total number of times a register went from tainted to untainted (Count)
system.cpu2.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu2.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu2.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu2.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu2.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu2.STLFwdUntaints                         20                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu2.STLBwdUntaints                          1                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu2.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu2.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu2.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu2.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu2.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu2.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu2.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu2.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu2.timesIdled                            258                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          11524                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                  3400652079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads       7941280                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      1688321                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads      5852898                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores      1109036                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch           15      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return       328701     12.31%     12.31% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect       307754     11.52%     23.83% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect           12      0.00%     23.83% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond      1867031     69.90%     93.73% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond       132056      4.94%     98.68% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     98.68% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond        35338      1.32%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total       2670907                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch           15      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return       158888     13.11%     13.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect       137942     11.38%     24.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect           10      0.00%     24.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond       841971     69.45%     93.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond        57053      4.71%     98.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     98.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond        16384      1.35%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total      1212263                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect           80      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond        79493     98.13%     98.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond         1425      1.76%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total        81009                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return       169813     11.64%     11.64% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect       169812     11.64%     23.28% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            2      0.00%     23.28% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond      1025060     70.27%     93.56% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond        75003      5.14%     98.70% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     98.70% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond        18954      1.30%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total      1458644                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           35      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond        79485     99.03%     99.08% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond          729      0.91%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total        80260                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget      1160586     43.45%     43.45% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB      1146302     42.92%     86.37% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS       328698     12.31%     98.68% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect        35321      1.32%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total      2670907                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch        18620     23.00%     23.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return        62352     77.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total        80972                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted          1867046                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken       706797                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect            81009                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           157                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted        19990                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted        61019                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups             2670907                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates               19979                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                1505134                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.563529                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted            269                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups          35350                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits             35321                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              29                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch           15      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return       328701     12.31%     12.31% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect       307754     11.52%     23.83% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect           12      0.00%     23.83% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond      1867031     69.90%     93.73% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond       132056      4.94%     98.68% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     98.68% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond        35338      1.32%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total      2670907                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch           15      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return       328701     28.20%     28.20% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect           93      0.01%     28.21% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect           12      0.00%     28.21% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond       801512     68.75%     96.96% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond          102      0.01%     96.97% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     96.97% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond        35338      3.03%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total      1165773                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect           80      0.40%      0.40% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      0.40% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond        18474     92.47%     92.87% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond         1425      7.13%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total        19979                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect           80      0.40%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond        18474     92.47%     92.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond         1425      7.13%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total        19979                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups        35350                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits        35321                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses           29                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords        35361                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu2.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.ras.pushes              466654                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                466653                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes            296840                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                169813                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct             169813                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.statistical_corrector.correct       612306                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.statistical_corrector.wrong       412754                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect       312594                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect        25334                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect          845                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect       592248                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong        26892                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong        12080                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong           72                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong          453                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit         5301                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit         7371                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2        14297                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6        41538                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::9        13069                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::10        17363                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::11         9753                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::12        12372                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::13        22029                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::14        20157                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::15        35920                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::16        30050                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::17        32506                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::18        30241                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::19        27192                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::20        25748                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::21        21959                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::22        15193                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::24         6487                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::26          596                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::28          136                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::32          147                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::36          147                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0        25277                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2        34411                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6        29402                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::9        20439                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::10        23666                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::11        20559                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::12        21205                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::13        32967                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::14        30445                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::15        28030                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::16        33230                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::17        24346                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::18        19892                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::19        15915                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::20        11797                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::21         2860                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::22         2322                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::24          136                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::26            1                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.commitSquashedInsts       20380335                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls         999222                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.numCommittedDist::samples     62846879                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.452473                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.042849                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       48407035     77.02%     77.02% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        5939513      9.45%     86.47% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2        5680721      9.04%     95.51% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        2044903      3.25%     98.77% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         141150      0.22%     98.99% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5          88139      0.14%     99.13% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         148404      0.24%     99.37% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          70995      0.11%     99.48% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         326019      0.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     62846879                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                     666148                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls               169814                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass       418937      1.47%      1.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     13035634     45.84%     47.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult          626      0.00%     47.32% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          576      0.00%     47.32% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1717982      6.04%     53.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd      1060424      3.73%     57.09% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.09% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu      1644674      5.78%     62.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           20      0.00%     62.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc      2296268      8.08%     70.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     70.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift       162342      0.57%     71.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1279905      4.50%     76.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt      1148029      4.04%     80.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv        18982      0.07%     80.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       118137      0.42%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      2284513      8.03%     88.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       841480      2.96%     91.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      2275394      8.00%     99.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       132577      0.47%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     28436500                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       326019                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu2.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu2.commit.protRegs                  27714797                       # [SPT] number of retired protected destination registers (Count)
system.cpu2.commit.unprotRegs                 5468840                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu2.commitStats0.numInsts            14376139                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              28436500                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP      14376139                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP        28436500                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 4.552648                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.219652                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs           5533964                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts          13503928                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts         16337936                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts         4559907                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts         974057                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass       418937      1.47%      1.47% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu     13035634     45.84%     47.31% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult          626      0.00%     47.32% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv          576      0.00%     47.32% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd      1717982      6.04%     53.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd      1060424      3.73%     57.09% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.09% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu      1644674      5.78%     62.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     62.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt           20      0.00%     62.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc      2296268      8.08%     70.95% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     70.95% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.95% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.95% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift       162342      0.57%     71.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     71.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd      1279905      4.50%     76.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt      1148029      4.04%     80.06% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv        18982      0.07%     80.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult       118137      0.42%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead      2284513      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite       841480      2.96%     91.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead      2275394      8.00%     99.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite       132577      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     28436500                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl      1458644                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl      1269875                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl       188769                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl      1025060                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       433584                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall       169814                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn       169813                       # Class of control type instructions committed (Count)
system.cpu2.decode.idleCycles                 2518661                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             54108681                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  5205812                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              3524377                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 80448                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1106221                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                 1506                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              49367532                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 2417                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts           33953960                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches         1665327                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts        4734236                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts        979054                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           0.518781                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads      10082292                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites      9914608                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads      23005193                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites     15011279                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads     21816276                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites     13507698                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs          5713290                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads     10657352                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches           1510321                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     62213831                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 163908                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 902                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         5745                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  3025023                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 4193                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          65437979                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.793000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.940291                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                55100110     84.20%     84.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  467763      0.71%     84.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 1017296      1.55%     86.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  694928      1.06%     87.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  547504      0.84%     88.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  547086      0.84%     89.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 7063292     10.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            65437979                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts             25970948                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.396809                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches           2670907                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.040809                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles      3135547                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                    80448                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                  31561239                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 1569724                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              48809687                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  33                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 7941280                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                1688321                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts               608819                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                   604938                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                      79                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect            18                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          947                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 965                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                33953651                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               33952436                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 24264337                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 49296912                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.518758                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.492208                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                         52                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.taintedForwLoads                  27                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                3381373                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                714264                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           4559907                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            51.618689                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           73.799038                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1130762     24.80%     24.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19              846840     18.57%     43.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              222782      4.89%     48.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              316596      6.94%     55.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              538245     11.80%     67.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              172354      3.78%     70.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69              413671      9.07%     79.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79              181148      3.97%     83.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89              111364      2.44%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               99060      2.17%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             99805      2.19%     90.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             39282      0.86%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             25687      0.56%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             24899      0.55%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             20994      0.46%     93.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             12197      0.27%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             11489      0.25%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              8018      0.18%     93.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             13826      0.30%     94.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             13951      0.31%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             11120      0.24%     94.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             11885      0.26%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229              5125      0.11%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239              5614      0.12%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              8583      0.19%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             26840      0.59%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             57386      1.26%     97.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             41113      0.90%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             20363      0.45%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             11892      0.26%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows           57016      1.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2221                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             4559907                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                4734237                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 979055                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                   296984                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                3025938                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                     1033                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions             66                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples           33                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 194814853.696970                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 37957615.301876                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value     11461884                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value    251179740                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total           33                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 1156230244192                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   6428890172                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 80448                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 3523704                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               44568621                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  6992740                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             10272466                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              48945510                       # Number of instructions processed by rename (Count)
system.cpu2.rename.IQFullEvents               9212101                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.SQFullEvents                 11118                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents         108815                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands           70079378                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  143599467                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                34876939                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 38431617                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             41178681                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                28900697                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 16376514                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       111337513                       # The number of ROB reads (Count)
system.cpu2.rob.writes                      100304216                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                14376139                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  28436500                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                        65957685                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              4.554567                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.219560                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       47474781                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                 1851023                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      39147926                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                536780                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            20673371                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined         54332938                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved             842795                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           65947431                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.593623                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.054647                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 44361331     67.27%     67.27% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                 11159785     16.92%     84.19% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  5986373      9.08%     93.27% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  2604862      3.95%     97.22% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1316477      2.00%     99.21% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   277074      0.42%     99.63% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   167128      0.25%     99.89% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                    48445      0.07%     99.96% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    25956      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             65947431                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                    796      0.06%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                  1534      0.12%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                708669     53.16%     53.33% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite               154771     11.61%     64.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead           447165     33.54%     98.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           20173      1.51%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass       752151      1.92%      1.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     16652116     42.54%     44.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult          631      0.00%     44.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          576      0.00%     44.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      3111465      7.95%     52.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     52.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     52.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     52.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     52.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     52.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     52.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd      1074860      2.75%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu      1773376      4.53%     59.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     59.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           20      0.00%     59.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc      2327206      5.94%     65.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     65.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift       162342      0.41%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1316841      3.36%     69.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt      1165290      2.98%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv        18943      0.05%     72.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       127116      0.32%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      4237730     10.82%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      1808362      4.62%     88.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      4340291     11.09%     99.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       278610      0.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      39147926                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.593531                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            1333108                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.034053                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               110599140                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               36614123                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       18748554                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 35514031                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                33385053                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        15457198                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   21769130                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    17959753                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                    34290                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.TotalUntaints                          24                       # Total number of times a register went from tainted to untainted (Count)
system.cpu3.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu3.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu3.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu3.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu3.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu3.STLFwdUntaints                         23                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu3.STLBwdUntaints                          1                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu3.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu3.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu3.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu3.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu3.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu3.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu3.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu3.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu3.timesIdled                            246                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          10254                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                  3400145998                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads       8043051                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      1697898                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads      5940484                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores      1119788                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch           15      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return       327999     12.22%     12.22% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect       308217     11.48%     23.71% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect           12      0.00%     23.71% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond      1881335     70.10%     93.80% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond       130847      4.88%     98.68% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     98.68% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond        35448      1.32%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total       2683873                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch           15      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return       158454     12.99%     12.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect       138673     11.37%     24.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect           10      0.00%     24.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond       850005     69.69%     94.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond        56003      4.59%     98.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     98.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond        16533      1.36%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total      1219693                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect           85      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            2      0.00%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond        80801     98.29%     98.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond         1309      1.59%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total        82206                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return       169545     11.58%     11.58% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect       169544     11.58%     23.16% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            2      0.00%     23.16% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond      1031330     70.44%     93.60% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond        74844      5.11%     98.71% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     98.71% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond        18915      1.29%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total      1464180                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect           32      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond        80788     99.12%     99.16% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond          677      0.83%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total        81508                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget      1170408     43.61%     43.61% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB      1150049     42.85%     86.46% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS       327996     12.22%     98.68% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect        35420      1.32%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total      2683873                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch        17849     21.72%     21.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return        64321     78.28%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total        82170                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted          1881350                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken       711344                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect            82206                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           169                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted        19102                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted        63104                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups             2683873                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates               19091                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                1509054                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.562267                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted            281                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups          35460                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits             35420                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              40                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch           15      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return       327999     12.22%     12.22% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect       308217     11.48%     23.71% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect           12      0.00%     23.71% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond      1881335     70.10%     93.80% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond       130847      4.88%     98.68% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     98.68% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond        35448      1.32%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total      2683873                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch           15      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return       327999     27.92%     27.92% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect           97      0.01%     27.93% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect           12      0.00%     27.93% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond       811144     69.04%     96.97% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond          104      0.01%     96.98% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     96.98% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond        35448      3.02%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total      1174819                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect           85      0.45%      0.45% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%      0.45% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond        17697     92.70%     93.14% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond         1309      6.86%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total        19091                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect           85      0.45%      0.45% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.45% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond        17697     92.70%     93.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond         1309      6.86%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total        19091                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups        35460                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits        35420                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses           40                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords        35471                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu3.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.ras.pushes              466683                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                466682                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes            297137                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                169545                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct             169545                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.statistical_corrector.correct       615000                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.statistical_corrector.wrong       416330                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect       302585                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect        26427                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect          889                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect       606225                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong        26515                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong        12636                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong           50                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong          463                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit         4842                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit         7620                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2        10171                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6        33606                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::9        20146                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::10        15484                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::11         7353                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::12        11230                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::13        21221                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::14        17558                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::15        30360                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::16        35783                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::17        31997                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::18        33860                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::19        26414                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::20        26686                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::21        16588                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::22        20507                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::24         8227                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::26          527                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::28          155                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::32          146                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::36          144                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0        22324                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2        25225                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6        32907                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::9        22668                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::10        14834                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::11        19093                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::12        25790                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::13        32175                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::14        30973                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::15        31472                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::16        29285                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::17        22365                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::18        22737                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::19        13971                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::20        15529                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::21         2710                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::22         3951                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::24          153                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::32            1                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.commitSquashedInsts       20680814                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls        1008228                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.numCommittedDist::samples     63317357                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.452521                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.041464                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       48755959     77.00%     77.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        5980795      9.45%     86.45% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        5745175      9.07%     95.52% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        2061771      3.26%     98.78% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         140641      0.22%     99.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5          87774      0.14%     99.14% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         148111      0.23%     99.37% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          71173      0.11%     99.49% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         325958      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     63317357                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                     672152                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls               169546                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass       422989      1.48%      1.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     13096785     45.71%     47.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult          626      0.00%     47.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          576      0.00%     47.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      1740061      6.07%     53.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     53.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd      1074860      3.75%     57.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu      1658712      5.79%     62.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           20      0.00%     62.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc      2325145      8.12%     70.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift       162342      0.57%     71.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1294492      4.52%     76.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt      1162287      4.06%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv        18943      0.07%     80.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       118984      0.42%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead      2300584      8.03%     88.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       843822      2.95%     91.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      2298745      8.02%     99.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       132460      0.46%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     28652433                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       325958                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu3.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu3.commit.protRegs                  27915043                       # [SPT] number of retired protected destination registers (Count)
system.cpu3.commit.unprotRegs                 5506803                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu3.commitStats0.numInsts            14481659                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              28652433                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP      14481659                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP        28652433                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 4.554567                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.219560                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs           5575611                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts          13649551                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts         16421506                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts         4599329                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts         976282                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass       422989      1.48%      1.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu     13096785     45.71%     47.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult          626      0.00%     47.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv          576      0.00%     47.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd      1740061      6.07%     53.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd      1074860      3.75%     57.01% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.01% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu      1658712      5.79%     62.80% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt           20      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc      2325145      8.12%     70.92% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift       162342      0.57%     71.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd      1294492      4.52%     76.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt      1162287      4.06%     80.06% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv        18943      0.07%     80.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult       118984      0.42%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead      2300584      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite       843822      2.95%     91.51% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead      2298745      8.02%     99.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite       132460      0.46%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     28652433                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl      1464180                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl      1275718                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl       188462                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl      1031330                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       432850                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall       169546                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn       169545                       # Class of control type instructions committed (Count)
system.cpu3.decode.idleCycles                 2531839                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             54510981                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  5269001                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              3553364                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                 82246                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1111347                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                 1397                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              49889852                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 2341                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts           34207838                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches         1668489                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts        4777286                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts        980702                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           0.518633                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads      10129385                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites      9943572                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads      23233170                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites     15186472                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads     21913770                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites     13559918                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs          5757988                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads     10727847                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches           1513465                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     62694172                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 167284                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.tlbCycles                       738                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu3.fetch.miscStallCycles                1391                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         8661                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  3047362                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 4265                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          65947431                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.795575                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.943161                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                55495846     84.15%     84.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  474486      0.72%     84.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                 1032982      1.57%     86.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  697991      1.06%     87.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  548402      0.83%     88.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  548261      0.83%     89.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 7149463     10.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            65947431                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts             26236289                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.397775                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches           2683873                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.040691                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles      3158827                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                    82246                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                  31735272                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 1590132                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              49325804                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  47                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 8043051                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                1697898                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts               617578                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                   618330                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                      34                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            24                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect         1443                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                1467                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                34207552                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               34205752                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 24430707                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 49653412                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.518601                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.492025                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                         50                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.taintedForwLoads                  22                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                3443722                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                721616                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           4599329                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            51.674130                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           74.555683                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1140257     24.79%     24.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19              854836     18.59%     43.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              223321      4.86%     48.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              320081      6.96%     55.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              544363     11.84%     67.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              173621      3.77%     70.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69              419318      9.12%     79.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79              183381      3.99%     83.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89              111905      2.43%     86.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99              100662      2.19%     88.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             99204      2.16%     90.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             37740      0.82%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             24781      0.54%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             24451      0.53%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             21195      0.46%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             12253      0.27%     93.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             11693      0.25%     93.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              8093      0.18%     93.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             14011      0.30%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             13966      0.30%     94.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             10992      0.24%     94.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             11766      0.26%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229              5220      0.11%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239              5674      0.12%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              8995      0.20%     95.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             27681      0.60%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             57593      1.25%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             41383      0.90%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             20796      0.45%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             12072      0.26%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows           58025      1.26%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2366                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             4599329                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                4777287                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 980703                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                   300496                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                       23                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                3048778                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                     1544                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions             68                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples           34                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 184639319.294118                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 47999133.605082                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10           34    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value       483652                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value    253334566                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total           34                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 1156381397508                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   6277736856                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                 82246                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 3548176                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               44903979                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  7069562                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             10343468                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              49462563                       # Number of instructions processed by rename (Count)
system.cpu3.rename.IQFullEvents               9282799                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.SQFullEvents                 10372                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents          98942                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands           70687653                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  144966684                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                35123285                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 39046630                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             41470613                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                29217040                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 16525353                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       112324438                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      101377310                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                14481659                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  28652433                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                        65223940                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              4.549277                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.219815                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       46844881                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                 1819989                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      38744521                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                536705                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined            20311031                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined         53346690                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved             826128                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           65215044                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.594104                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.055634                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 43865381     67.26%     67.26% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                 11031119     16.91%     84.18% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  5921297      9.08%     93.26% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  2574641      3.95%     97.21% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1306402      2.00%     99.21% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   276398      0.42%     99.63% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   165468      0.25%     99.89% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                    48225      0.07%     99.96% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    26113      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             65215044                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                    811      0.06%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                  1506      0.11%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                699942     52.92%     53.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite               155245     11.74%     64.83% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead           444263     33.59%     98.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           20953      1.58%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass       739956      1.91%      1.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     16537376     42.68%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult          631      0.00%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          576      0.00%     44.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd      3045004      7.86%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd      1055808      2.73%     55.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu      1755219      4.53%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt           20      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc      2289494      5.91%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift       162342      0.42%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1299328      3.35%     69.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt      1146459      2.96%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv        19027      0.05%     72.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       128327      0.33%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead      4202407     10.85%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite      1799170      4.64%     88.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      4284324     11.06%     99.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite       279053      0.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      38744521                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.594023                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                            1322720                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.034140                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               109542941                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               36261253                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       18608324                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 35020570                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                32714649                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        15238534                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   21615673                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    17711612                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                    34614                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.TotalUntaints                          24                       # Total number of times a register went from tainted to untainted (Count)
system.cpu4.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu4.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu4.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu4.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu4.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu4.STLFwdUntaints                         23                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu4.STLBwdUntaints                          1                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu4.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu4.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu4.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu4.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu4.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu4.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu4.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu4.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu4.timesIdled                            229                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           8896                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                  3400877642                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads       7926262                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      1688189                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads      5836905                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores      1108887                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch           15      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return       328680     12.34%     12.34% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect       308231     11.57%     23.92% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect           10      0.00%     23.92% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond      1860145     69.85%     93.77% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond       130386      4.90%     98.66% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     98.66% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond        35572      1.34%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total       2663039                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch           15      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return       158888     13.15%     13.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect       138440     11.46%     24.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect            8      0.00%     24.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond       838469     69.40%     94.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond        55860      4.62%     98.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     98.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond        16573      1.37%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total      1208253                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect           81      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond        79281     98.46%     98.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond         1152      1.43%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total        80525                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return       169792     11.67%     11.67% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect       169791     11.67%     23.34% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            2      0.00%     23.34% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond      1021676     70.23%     93.57% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond        74526      5.12%     98.69% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     98.69% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond        18999      1.31%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total      1454786                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect           34      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond        79261     99.17%     99.22% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond          617      0.77%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total        79923                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget      1157301     43.46%     43.46% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB      1141506     42.86%     86.32% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS       328677     12.34%     98.66% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect        35555      1.34%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total      2663039                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch        17744     22.05%     22.05% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return        62743     77.95%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total        80487                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted          1860160                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken       703228                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect            80525                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           155                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted        18854                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted        61671                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups             2663039                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates               18843                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                1494381                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.561156                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted            268                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups          35582                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits             35555                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses              27                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch           15      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return       328680     12.34%     12.34% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect       308231     11.57%     23.92% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect           10      0.00%     23.92% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond      1860145     69.85%     93.77% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond       130386      4.90%     98.66% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     98.66% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond        35572      1.34%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total      2663039                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch           15      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return       328680     28.12%     28.13% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect           94      0.01%     28.13% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect           10      0.00%     28.13% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond       804187     68.81%     96.95% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond          100      0.01%     96.96% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     96.96% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond        35572      3.04%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total      1168658                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect           81      0.43%      0.43% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%      0.43% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond        17610     93.46%     93.89% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond         1152      6.11%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total        18843                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect           81      0.43%      0.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond        17610     93.46%     93.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond         1152      6.11%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total        18843                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups        35582                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits        35555                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses           27                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords        35593                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu4.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.ras.pushes              467129                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                467128                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes            297336                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                169792                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct             169792                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.statistical_corrector.correct       610537                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.statistical_corrector.wrong       411139                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.longestMatchProviderCorrect       309997                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.altMatchProviderCorrect        26278                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderCorrect          872                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalProviderCorrect       590640                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWrong        26352                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWrong        12453                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderWrong           46                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalProviderWrong          471                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWouldHaveHit         4931                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWouldHaveHit         7523                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::2        12082                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::6        46321                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::9        11321                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::10        20777                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::11         8642                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::12         7142                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::13        16334                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::14        24471                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::15        32801                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::16        30873                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::17        34251                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::18        31206                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::19        25526                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::20        27864                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::21        20374                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::22        16170                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::24         7904                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::26          553                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::28          151                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::32          157                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::36          160                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.altMatchProvider::0        21497                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::2        39546                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::6        30498                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::9        17078                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::10        20054                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::11        26960                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::12        19421                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::13        21410                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::14        40832                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::15        31802                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::16        27164                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::17        20162                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::18        22025                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::19        13979                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::20        15926                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::21         3601                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::22         2964                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::24          161                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu4.commit.commitSquashedInsts       20318075                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls         993861                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.numCommittedDist::samples     62631590                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.452708                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.043412                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       48237895     77.02%     77.02% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        5920808      9.45%     86.47% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2        5659298      9.04%     95.51% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3        2039469      3.26%     98.76% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         141330      0.23%     98.99% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5          88122      0.14%     99.13% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         147958      0.24%     99.37% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7          71330      0.11%     99.48% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         325380      0.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     62631590                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                     662574                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls               169793                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass       417418      1.47%      1.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     12999539     45.85%     47.32% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult          626      0.00%     47.32% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          576      0.00%     47.32% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd      1711910      6.04%     53.36% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     53.36% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd      1055808      3.72%     57.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu      1639882      5.78%     62.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt           20      0.00%     62.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc      2287483      8.07%     70.94% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift       162342      0.57%     71.51% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1276373      4.50%     76.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt      1143355      4.03%     80.04% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv        19027      0.07%     80.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       119648      0.42%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead      2277627      8.03%     88.57% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       839372      2.96%     91.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      2270121      8.01%     99.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       132712      0.47%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     28353839                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       325380                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu4.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu4.commit.protRegs                  27635104                       # [SPT] number of retired protected destination registers (Count)
system.cpu4.commit.unprotRegs                 5454635                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu4.commitStats0.numInsts            14337209                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps              28353839                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP      14337209                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP        28353839                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 4.549277                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.219815                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs           5519832                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts          13463227                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts         16296288                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts         4547748                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts         972084                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass       417418      1.47%      1.47% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu     12999539     45.85%     47.32% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult          626      0.00%     47.32% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv          576      0.00%     47.32% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd      1711910      6.04%     53.36% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd      1055808      3.72%     57.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu      1639882      5.78%     62.87% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     62.87% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt           20      0.00%     62.87% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc      2287483      8.07%     70.94% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift       162342      0.57%     71.51% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd      1276373      4.50%     76.01% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt      1143355      4.03%     80.04% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv        19027      0.07%     80.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult       119648      0.42%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead      2277627      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite       839372      2.96%     91.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead      2270121      8.01%     99.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite       132712      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total     28353839                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl      1454786                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl      1265993                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl       188793                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl      1021676                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl       433110                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall       169793                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn       169792                       # Class of control type instructions committed (Count)
system.cpu4.decode.idleCycles                 2506627                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             53923223                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  5190059                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              3514802                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                 80333                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1103057                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                 1246                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              49219391                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 2264                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts           33848556                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches         1660148                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts        4726022                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts        976233                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           0.518959                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads      10027924                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites      9872218                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads      22930916                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites     14967032                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads     21750908                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites     13468556                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs          5702255                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads     10634330                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches           1505738                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     62001419                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                 163154                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                1008                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         6609                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  3015196                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                 4488                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          65215044                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.793413                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.940605                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                54903620     84.19%     84.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  468503      0.72%     84.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                 1016765      1.56%     86.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  693760      1.06%     87.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  545624      0.84%     88.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  543973      0.83%     89.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                 7042799     10.80%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            65215044                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts             25884975                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.396863                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches           2663039                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.040829                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles      3124431                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                    80333                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                  31444260                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 1571969                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              48664870                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                  15                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 7926262                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                1688189                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts               607225                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                   610733                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                      48                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect            19                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect         1057                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                1076                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                33848218                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               33846858                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 24178252                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 49111132                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.518933                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.492317                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                         61                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.taintedForwLoads                  33                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                3378514                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                716105                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           4547748                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            51.827948                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev           74.198581                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1130127     24.85%     24.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19              841626     18.51%     43.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              221200      4.86%     48.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              314922      6.92%     55.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              535712     11.78%     66.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59              171094      3.76%     70.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69              411540      9.05%     79.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79              181143      3.98%     83.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89              110824      2.44%     86.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               98805      2.17%     88.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             99098      2.18%     90.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             38936      0.86%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             25614      0.56%     91.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             25006      0.55%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             21486      0.47%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             12663      0.28%     93.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             11836      0.26%     93.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179              8058      0.18%     93.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             13947      0.31%     93.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             14320      0.31%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             11369      0.25%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             11982      0.26%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229              5274      0.12%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239              5600      0.12%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              8624      0.19%     95.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             29049      0.64%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             60024      1.32%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             40517      0.89%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             18065      0.40%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             11722      0.26%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows           57565      1.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2494                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             4547748                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                4726023                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 976234                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                   295406                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                3016217                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                     1139                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions             66                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples           33                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 196687036.787879                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 34412073.820417                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value     27292314                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value    246392538                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total           33                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 1156168462150                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED   6490672214                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                 80333                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 3507559                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               44429680                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  6973844                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             10223628                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              48800610                       # Number of instructions processed by rename (Count)
system.cpu4.rename.IQFullEvents               9172925                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.SQFullEvents                 11095                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents          94859                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands           69793961                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                  143127589                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                34770268                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 38324317                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             41058981                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                28734980                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                 16325421                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       110977929                       # The number of ROB reads (Count)
system.cpu4.rob.writes                      100006502                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                14337209                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  28353839                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                        65591910                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              4.546885                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.219931                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       47405499                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                 1848991                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      39028837                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                534368                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined            20719098                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined         54484099                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved             846271                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples           65581743                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.595117                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.055721                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 44071156     67.20%     67.20% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                 11113965     16.95%     84.15% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  5963929      9.09%     93.24% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  2598361      3.96%     97.20% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1318422      2.01%     99.21% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   275660      0.42%     99.63% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   167191      0.25%     99.89% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                    47675      0.07%     99.96% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    25384      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total             65581743                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                    791      0.06%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                  1206      0.09%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                701448     53.29%     53.44% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite               150446     11.43%     64.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead           442026     33.58%     98.46% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           20333      1.54%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass       751598      1.93%      1.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     16643102     42.64%     44.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult          630      0.00%     44.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          576      0.00%     44.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd      3097042      7.94%     52.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     52.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     52.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     52.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     52.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     52.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     52.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd      1066656      2.73%     55.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu      1767135      4.53%     59.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     59.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt           20      0.00%     59.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc      2311091      5.92%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift       162342      0.42%     66.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     66.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     66.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1308911      3.35%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt      1157306      2.97%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv        18999      0.05%     72.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       127370      0.33%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      4224206     10.82%     83.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite      1803070      4.62%     88.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      4310084     11.04%     99.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       278699      0.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      39028837                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.595025                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                            1316250                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.033725                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               110176376                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               36683984                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       18734403                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 35313659                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                33289605                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        15372620                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   21736259                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    17857230                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                    34886                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.TotalUntaints                          27                       # Total number of times a register went from tainted to untainted (Count)
system.cpu5.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu5.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu5.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu5.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu5.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu5.STLFwdUntaints                         26                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu5.STLBwdUntaints                          1                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu5.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu5.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu5.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu5.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu5.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu5.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu5.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu5.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu5.timesIdled                            216                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          10167                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                  3400510324                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads       8022491                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      1697273                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads      5916689                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores      1116795                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch           15      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return       328750     12.24%     12.24% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect       308404     11.48%     23.72% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect           11      0.00%     23.72% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond      1883064     70.09%     93.81% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond       131003      4.88%     98.68% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     98.68% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond        35396      1.32%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total       2686643                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch           15      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return       158983     12.98%     12.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect       138638     11.32%     24.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect            9      0.00%     24.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond       854879     69.79%     94.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond        56046      4.58%     98.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     98.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond        16425      1.34%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total      1224995                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect           81      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond        80949     98.42%     98.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond         1208      1.47%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total        82249                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return       169767     11.61%     11.61% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect       169766     11.61%     23.23% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            2      0.00%     23.23% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond      1028185     70.34%     93.57% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond        74957      5.13%     98.70% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     98.70% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond        18971      1.30%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total      1461648                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect           36      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond        80927     99.13%     99.18% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond          663      0.81%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total        81637                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget      1171870     43.62%     43.62% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB      1150650     42.83%     86.45% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS       328747     12.24%     98.68% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect        35376      1.32%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total      2686643                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch        18193     22.13%     22.13% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return        64018     77.87%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total        82211                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted          1883079                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken       711591                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect            82249                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss           160                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted        19354                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted        62895                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups             2686643                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates               19343                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                1510503                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.562227                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted            278                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups          35407                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits             35376                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses              31                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch           15      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return       328750     12.24%     12.24% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect       308404     11.48%     23.72% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect           11      0.00%     23.72% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond      1883064     70.09%     93.81% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond       131003      4.88%     98.68% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     98.68% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond        35396      1.32%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total      2686643                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch           15      0.00%      0.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return       328750     27.95%     27.95% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect           95      0.01%     27.96% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect           11      0.00%     27.96% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond       811765     69.02%     96.98% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond          108      0.01%     96.99% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     96.99% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond        35396      3.01%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total      1176140                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect           81      0.42%      0.42% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%      0.42% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond        18054     93.34%     93.75% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond         1208      6.25%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total        19343                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect           81      0.42%      0.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond        18054     93.34%     93.75% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond         1208      6.25%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total        19343                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups        35407                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits        35376                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses           31                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords        35418                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.loop_predictor.used        25057                       # Number of times the loop predictor is the provider. (Count)
system.cpu5.branchPred.loop_predictor.correct        23480                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.loop_predictor.wrong         1577                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.ras.pushes              467398                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                467397                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes            297630                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                169767                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct             169767                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.statistical_corrector.correct       614408                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.statistical_corrector.wrong       413777                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.longestMatchProviderCorrect       313746                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.altMatchProviderCorrect        26625                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderCorrect          811                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalProviderCorrect       568220                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWrong        26348                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWrong        12891                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderWrong           63                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalProviderWrong          477                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWouldHaveHit         4867                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWouldHaveHit         7849                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::2        11903                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::6        53350                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::9        10376                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::10        15549                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::11         9281                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::12        11937                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::13        15895                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::14        21691                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::15        28265                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::16        37832                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::17        33940                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::18        31014                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::19        32067                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::20        24680                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::21        15555                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::22        17018                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::24         8188                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::26          583                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::28          188                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::32          143                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::36          155                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.altMatchProvider::0        36827                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::2        33595                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::6        21558                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::9        15721                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::10        23558                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::11        25564                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::12        16226                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::13        27629                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::14        39127                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::15        32005                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::16        27512                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::17        19384                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::18        25986                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::19        13852                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::20        15844                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::21         2392                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::22         2617                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::24          209                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::26            4                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu5.commit.commitSquashedInsts       20726464                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls        1002720                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.numCommittedDist::samples     62945791                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.453333                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.042960                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       48449554     76.97%     76.97% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        5959852      9.47%     86.44% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2        5709189      9.07%     95.51% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3        2052866      3.26%     98.77% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         141094      0.22%     98.99% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5          88090      0.14%     99.13% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         148134      0.24%     99.37% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7          71162      0.11%     99.48% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         325850      0.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total     62945791                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                     668480                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls               169768                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass       420609      1.47%      1.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     13066787     45.79%     47.27% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult          626      0.00%     47.27% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          576      0.00%     47.27% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd      1727642      6.05%     53.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd      1066656      3.74%     57.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu      1650798      5.79%     62.85% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     62.85% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt           20      0.00%     62.85% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc      2308917      8.09%     70.94% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift       162342      0.57%     71.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1286097      4.51%     76.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt      1154237      4.04%     80.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv        18999      0.07%     80.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       118612      0.42%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead      2291595      8.03%     88.57% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       842508      2.95%     91.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      2285743      8.01%     99.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       132628      0.46%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     28535392                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       325850                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu5.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu5.commit.protRegs                  27811943                       # [SPT] number of retired protected destination registers (Count)
system.cpu5.commit.unprotRegs                 5486919                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu5.commitStats0.numInsts            14425679                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps              28535392                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP      14425679                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP        28535392                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 4.546885                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.219931                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs           5552474                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts          13567741                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts         16379562                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts         4577338                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts         975136                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass       420609      1.47%      1.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu     13066787     45.79%     47.27% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult          626      0.00%     47.27% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv          576      0.00%     47.27% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd      1727642      6.05%     53.32% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd      1066656      3.74%     57.06% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.06% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu      1650798      5.79%     62.85% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     62.85% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt           20      0.00%     62.85% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc      2308917      8.09%     70.94% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift       162342      0.57%     71.51% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd      1286097      4.51%     76.01% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt      1154237      4.04%     80.06% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv        18999      0.07%     80.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult       118612      0.42%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead      2291595      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite       842508      2.95%     91.53% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead      2285743      8.01%     99.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite       132628      0.46%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total     28535392                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl      1461648                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl      1272908                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl       188740                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl      1028185                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       433463                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall       169768                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn       169767                       # Class of control type instructions committed (Count)
system.cpu5.decode.idleCycles                 2532953                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             54152739                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  5280946                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              3532532                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                 82573                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1110721                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                 1300                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              49826580                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 2294                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts           34109258                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches         1667470                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts        4750560                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts        979534                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           0.520022                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads      10106266                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites      9938105                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads      23103945                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites     15101378                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads     21866604                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites     13555952                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs          5730094                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads     10698356                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches           1514773                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                     62326516                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                 167744                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                1579                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         9938                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  3047321                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 4298                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples          65581743                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.799051                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.946658                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                55145563     84.09%     84.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  470490      0.72%     84.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                 1027703      1.57%     86.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  700718      1.07%     87.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  548755      0.84%     88.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  550990      0.84%     89.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                 7137524     10.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total            65581743                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts             26213263                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.399642                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches           2686643                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.040960                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles      3159838                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                    82573                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                  31523541                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                 1578073                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              49254490                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                  38                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 8022491                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                1697273                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts               616860                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                   613588                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                       1                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect            19                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect         1639                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                1658                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                34109011                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               34107023                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 24363276                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 49493873                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.519988                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.492248                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                         50                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.taintedForwLoads                  18                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                3445153                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                722137                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           4577338                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            51.389444                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev           73.234157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1136303     24.82%     24.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19              850719     18.59%     43.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              223011      4.87%     48.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              319365      6.98%     55.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49              540933     11.82%     67.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59              172967      3.78%     70.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69              416289      9.09%     79.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79              182522      3.99%     83.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89              110758      2.42%     86.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99              100458      2.19%     88.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             99131      2.17%     90.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             37991      0.83%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             25304      0.55%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             24706      0.54%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             20965      0.46%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             12083      0.26%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             11232      0.25%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179              8200      0.18%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             13734      0.30%     94.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             13656      0.30%     94.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             10953      0.24%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             11667      0.25%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229              5077      0.11%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239              5766      0.13%     95.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              8923      0.19%     95.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             29006      0.63%     95.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             60397      1.32%     97.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             40317      0.88%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             17789      0.39%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             11365      0.25%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows           55751      1.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             4577338                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                4750561                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 979535                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                   298517                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                       23                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                3048916                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                     1703                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions             66                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples           33                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean 193325984.242424                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 31935659.717319                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value     34553232                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value    230362486                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total           33                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 1156279376884                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED   6379757480                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                 82573                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 3545944                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               44605349                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  7068541                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             10279336                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              49392174                       # Number of instructions processed by rename (Count)
system.cpu5.rename.IQFullEvents               9222054                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.SQFullEvents                  9884                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents         105057                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands           70660146                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                  144857509                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                35134095                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 38897183                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             41321237                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                29338909                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                 16429500                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       111881602                       # The number of ROB reads (Count)
system.cpu5.rob.writes                      101240544                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                14425679                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  28535392                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        65746920                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              4.556761                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.219454                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       47289319                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                 1844848                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      38985206                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                537433                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined            20591444                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined         54148744                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved             842497                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           65737318                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.593045                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.054563                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 44244038     67.30%     67.30% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                 11119337     16.91%     84.22% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  5940958      9.04%     93.26% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  2607113      3.97%     97.22% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1307352      1.99%     99.21% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   278095      0.42%     99.63% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   166167      0.25%     99.89% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                    48335      0.07%     99.96% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    25923      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             65737318                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                    753      0.06%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                  1520      0.11%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                704553     53.13%     53.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite               153931     11.61%     64.91% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead           445091     33.56%     98.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           20273      1.53%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass       748806      1.92%      1.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     16586731     42.55%     44.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult          631      0.00%     44.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          576      0.00%     44.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd      3097999      7.95%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd      1067608      2.74%     55.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu      1765630      4.53%     59.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     59.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt           20      0.00%     59.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc      2313079      5.93%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift       162342      0.42%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1309921      3.36%     69.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt      1158443      2.97%     72.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv        19019      0.05%     72.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       127264      0.33%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      4225623     10.84%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite      1804830      4.63%     88.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      4317889     11.08%     99.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite       278795      0.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      38985206                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.592959                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                            1326121                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.034016                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               110229548                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               36464383                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       18675199                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 35341736                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                33261229                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        15383342                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   21689772                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    17872749                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                    35036                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.TotalUntaints                          25                       # Total number of times a register went from tainted to untainted (Count)
system.cpu6.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu6.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu6.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu6.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu6.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu6.STLFwdUntaints                         24                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu6.STLBwdUntaints                          1                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu6.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu6.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu6.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu6.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu6.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu6.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu6.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu6.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu6.timesIdled                            221                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           9602                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                  3400354662                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads       8013786                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      1691337                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads      5911142                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores      1111805                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch           15      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return       326810     12.23%     12.23% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect       306580     11.47%     23.70% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect           12      0.00%     23.70% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond      1874951     70.15%     93.84% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond       129366      4.84%     98.68% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%     98.68% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond        35178      1.32%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total       2672912                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch           15      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return       157074     12.96%     12.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect       136845     11.29%     24.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect           10      0.00%     24.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond       847048     69.91%     94.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond        54424      4.49%     98.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     98.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond        16187      1.34%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total      1211603                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect           80      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond        80628     98.54%     98.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond         1104      1.35%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total        81823                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return       169736     11.62%     11.62% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect       169735     11.62%     23.23% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            2      0.00%     23.23% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond      1027903     70.34%     93.57% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond        74942      5.13%     98.70% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%     98.70% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond        18991      1.30%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total      1461309                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect           33      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond        80610     99.21%     99.26% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond          594      0.73%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total        81248                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget      1165172     43.59%     43.59% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB      1145777     42.87%     86.46% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS       326807     12.23%     98.68% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect        35156      1.32%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total      2672912                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch        18051     22.07%     22.07% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return        63734     77.93%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total        81785                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted          1874966                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken       710168                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect            81823                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss           158                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted        19106                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted        62717                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups             2672912                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates               19095                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                1502283                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.562040                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted            270                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups          35190                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits             35156                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses              34                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch           15      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return       326810     12.23%     12.23% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect       306580     11.47%     23.70% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect           12      0.00%     23.70% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond      1874951     70.15%     93.84% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond       129366      4.84%     98.68% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%     98.68% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond        35178      1.32%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total      2672912                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch           15      0.00%      0.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return       326810     27.92%     27.92% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect           90      0.01%     27.93% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect           12      0.00%     27.93% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond       808418     69.06%     96.99% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond          106      0.01%     96.99% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     96.99% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond        35178      3.01%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total      1170629                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect           80      0.42%      0.42% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%      0.42% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond        17911     93.80%     94.22% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond         1104      5.78%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total        19095                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect           80      0.42%      0.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond        17911     93.80%     94.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond         1104      5.78%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total        19095                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups        35190                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits        35156                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses           34                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords        35201                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu6.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.ras.pushes              463666                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                463665                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes            293929                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                169736                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct             169736                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.statistical_corrector.correct       613322                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.statistical_corrector.wrong       414581                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.longestMatchProviderCorrect       302221                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.altMatchProviderCorrect        26152                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderCorrect          837                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalProviderCorrect       603393                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWrong        26270                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWrong        12428                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderWrong           68                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalProviderWrong          453                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWouldHaveHit         4955                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWouldHaveHit         7673                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::2        12793                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::6        36992                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::9        13338                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::10        13308                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::11        11923                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::12         8595                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::13        24680                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::14        21212                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::15        32364                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::16        30401                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::17        32491                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::18        28337                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::19        27038                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::20        29195                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::21        21372                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::22        14826                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::24         7160                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::26          592                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::28          163                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::32          140                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::36          151                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.altMatchProvider::0        21987                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::2        30238                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::6        26795                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::9        15214                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::10        24566                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::11        25587                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::12        24082                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::13        32084                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::14        22766                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::15        26503                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::16        37068                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::17        20692                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::18        21639                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::19        19186                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::20        13009                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::21         3248                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::22         2251                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::24          150                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::26            6                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu6.commit.commitSquashedInsts       20598847                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls        1002351                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.numCommittedDist::samples     63117466                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.452216                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.041947                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       48619202     77.03%     77.03% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        5957229      9.44%     86.47% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2        5713778      9.05%     95.52% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3        2053140      3.25%     98.77% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         140774      0.22%     99.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5          87992      0.14%     99.14% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         148047      0.23%     99.37% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7          71252      0.11%     99.48% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         326052      0.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     63117466                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                     668234                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls               169737                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass       421101      1.48%      1.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     13061239     45.76%     47.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult          626      0.00%     47.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          576      0.00%     47.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd      1729517      6.06%     53.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     53.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     53.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     53.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     53.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     53.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     53.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd      1067608      3.74%     57.04% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.04% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu      1651888      5.79%     62.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     62.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt           20      0.00%     62.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc      2311055      8.10%     70.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift       162342      0.57%     71.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1287722      4.51%     76.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt      1155248      4.05%     80.05% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv        19019      0.07%     80.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       119251      0.42%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead      2291864      8.03%     88.57% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       842278      2.95%     91.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      2288681      8.02%     99.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       132688      0.46%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     28542723                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       326052                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu6.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu6.commit.protRegs                  27808878                       # [SPT] number of retired protected destination registers (Count)
system.cpu6.commit.unprotRegs                 5488919                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu6.commitStats0.numInsts            14428433                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps              28542723                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP      14428433                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP        28542723                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 4.556761                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.219454                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs           5555511                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts          13580891                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts         16376689                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts         4580545                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts         974966                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass       421101      1.48%      1.48% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu     13061239     45.76%     47.24% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult          626      0.00%     47.24% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv          576      0.00%     47.24% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd      1729517      6.06%     53.30% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     53.30% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     53.30% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     53.30% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.30% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     53.30% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     53.30% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.30% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd      1067608      3.74%     57.04% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.04% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu      1651888      5.79%     62.83% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     62.83% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt           20      0.00%     62.83% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc      2311055      8.10%     70.92% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift       162342      0.57%     71.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd      1287722      4.51%     76.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt      1155248      4.05%     80.05% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv        19019      0.07%     80.12% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult       119251      0.42%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead      2291864      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite       842278      2.95%     91.52% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead      2288681      8.02%     99.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite       132688      0.46%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total     28542723                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl      1461309                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl      1272580                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl       188729                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl      1027903                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl       433406                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall       169737                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn       169736                       # Class of control type instructions committed (Count)
system.cpu6.decode.idleCycles                 2523673                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             54342585                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  5257817                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              3531559                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                 81684                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1108385                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                 1194                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              49694570                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 2134                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts           34060289                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches         1662296                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts        4756545                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts        979362                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           0.518051                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads      10086735                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites      9911228                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads      23113453                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites     15111837                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads     21833553                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites     13507567                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs          5735907                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads     10683314                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches           1507740                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     62501128                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                 165752                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                1008                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         6253                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  3034825                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 4115                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          65737318                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.795118                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.942699                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                55323498     84.16%     84.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  470700      0.72%     84.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                 1037977      1.58%     86.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  690859      1.05%     87.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  549772      0.84%     88.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  536498      0.82%     89.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 7128014     10.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            65737318                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts             26130335                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.397438                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches           2672912                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.040655                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles      3146053                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                    81684                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                  31693879                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                 1586785                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              49134167                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                  38                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 8013786                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                1691337                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts               615515                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                   618406                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect            29                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect         1052                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                1081                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                34059921                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               34058541                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 24338252                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 49455284                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.518025                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.492126                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                         48                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.taintedForwLoads                  19                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                3433241                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                716371                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           4580545                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            51.725637                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev           74.113858                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1137161     24.83%     24.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19              850277     18.56%     43.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              223109      4.87%     48.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              316529      6.91%     55.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49              539074     11.77%     66.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59              173134      3.78%     70.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69              415902      9.08%     79.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79              181498      3.96%     83.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89              112008      2.45%     86.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               99800      2.18%     88.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109            100401      2.19%     90.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             39370      0.86%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             25454      0.56%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             24624      0.54%     92.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             21330      0.47%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             12444      0.27%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             11525      0.25%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179              8055      0.18%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             13846      0.30%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             13942      0.30%     94.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             11131      0.24%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             11892      0.26%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229              5250      0.11%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239              5686      0.12%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249              9081      0.20%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             29391      0.64%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             60696      1.33%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             40523      0.88%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             18334      0.40%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             11796      0.26%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows           57282      1.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2166                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             4580545                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                4756546                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 979363                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                   298493                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                       19                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                3035851                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                     1131                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions             66                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples           33                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 191873116.424242                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 30085575.879392                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value     42113442                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value    226629258                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total           33                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 1156327321522                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED   6331812842                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                 81684                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 3533658                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               44804102                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  7049145                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             10268729                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              49267309                       # Number of instructions processed by rename (Count)
system.cpu6.rename.IQFullEvents               9215297                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.SQFullEvents                 12010                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents          96563                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands           70407555                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                  144402767                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                34993584                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 38882631                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             41314990                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                29092565                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                 16408675                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       111932776                       # The number of ROB reads (Count)
system.cpu6.rob.writes                      100983554                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                14428433                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  28542723                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                        65606781                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              4.548368                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.219859                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       47200316                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                 1841951                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      38961128                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                526693                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined            20510220                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined         53855241                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved             840080                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples           65597427                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.593943                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.054470                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 44110173     67.24%     67.24% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                 11109714     16.94%     84.18% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  5958634      9.08%     93.26% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  2592397      3.95%     97.22% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1312330      2.00%     99.22% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   275465      0.42%     99.64% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   166263      0.25%     99.89% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                    46876      0.07%     99.96% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    25575      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total             65597427                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                    701      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                  1490      0.11%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                703204     53.14%     53.31% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite               152612     11.53%     64.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead           444190     33.57%     98.41% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           21009      1.59%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass       747701      1.92%      1.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     16604985     42.62%     44.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult          631      0.00%     44.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          576      0.00%     44.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd      3084874      7.92%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd      1066188      2.74%     55.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu      1765405      4.53%     59.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     59.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt           20      0.00%     59.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc      2310409      5.93%     65.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     65.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift       162342      0.42%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1308063      3.36%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt      1157057      2.97%     72.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv        19085      0.05%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       126796      0.33%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     72.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      4218475     10.83%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite      1803213      4.63%     88.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      4305944     11.05%     99.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite       279364      0.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      38961128                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.593858                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                            1323206                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.033962                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               110091969                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               36421309                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       18694133                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 35277613                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                33131179                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        15353187                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   21695714                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    17840919                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                    34071                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.TotalUntaints                          25                       # Total number of times a register went from tainted to untainted (Count)
system.cpu7.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu7.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu7.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu7.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu7.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu7.STLFwdUntaints                         24                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu7.STLBwdUntaints                          1                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu7.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu7.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu7.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu7.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu7.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu7.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu7.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu7.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu7.timesIdled                            236                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                           9354                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                  3400497533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads       7992740                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      1692796                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads      5904205                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores      1118650                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch           15      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return       328047     12.25%     12.25% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect       307923     11.50%     23.75% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect           11      0.00%     23.75% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond      1874246     70.00%     93.75% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond       131680      4.92%     98.67% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     98.67% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond        35620      1.33%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total       2677542                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch           15      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return       158064     13.00%     13.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect       137941     11.35%     24.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect            9      0.00%     24.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond       846345     69.61%     93.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond        56854      4.68%     98.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     98.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond        16563      1.36%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total      1215791                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect           84      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            2      0.00%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond        80169     98.51%     98.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond         1117      1.37%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total        81381                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return       169983     11.63%     11.63% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect       169982     11.63%     23.26% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            2      0.00%     23.26% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond      1027901     70.32%     93.58% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond        74826      5.12%     98.70% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     98.70% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond        19057      1.30%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total      1461751                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect           36      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond        80150     99.20%     99.25% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond          598      0.74%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total        80795                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget      1166632     43.57%     43.57% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB      1147262     42.85%     86.42% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS       328044     12.25%     98.67% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect        35604      1.33%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total      2677542                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch        17542     21.56%     21.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return        63803     78.44%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total        81345                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted          1874261                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken       708056                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect            81381                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss           165                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted        18605                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted        62776                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups             2677542                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates               18594                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                1504711                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.561975                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted            281                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups          35631                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits             35604                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses              27                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch           15      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return       328047     12.25%     12.25% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect       307923     11.50%     23.75% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect           11      0.00%     23.75% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond      1874246     70.00%     93.75% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond       131680      4.92%     98.67% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     98.67% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond        35620      1.33%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total      2677542                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch           15      0.00%      0.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return       328047     27.97%     27.97% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect           98      0.01%     27.98% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect           11      0.00%     27.98% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond       808931     68.97%     96.95% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond          109      0.01%     96.96% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     96.96% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond        35620      3.04%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total      1172831                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect           84      0.45%      0.45% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%      0.45% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond        17393     93.54%     93.99% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond         1117      6.01%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total        18594                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect           84      0.45%      0.45% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.45% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond        17393     93.54%     93.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond         1117      6.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total        18594                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups        35631                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits        35604                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses           27                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords        35642                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu7.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.ras.pushes              465998                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                465997                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes            296014                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                169983                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct             169983                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.statistical_corrector.correct       613408                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.statistical_corrector.wrong       414493                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.longestMatchProviderCorrect       322293                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.altMatchProviderCorrect        26272                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderCorrect          788                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalProviderCorrect       583805                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWrong        26615                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWrong        12599                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderWrong           34                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalProviderWrong          480                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWouldHaveHit         5010                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWouldHaveHit         7688                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::2        18736                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::6        40335                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::9        15945                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::10        22509                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::11         8388                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::12         8395                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::13        28149                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::14        19254                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::15        35860                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::16        28294                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::17        30708                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::18        31676                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::19        26821                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::20        25953                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::21        17861                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::22        19851                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::24         8076                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::26          545                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::28          144                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::32          144                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::36          135                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.altMatchProvider::0        31156                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::2        38606                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::6        29179                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::9        21997                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::10        15509                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::11        18701                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::12        29885                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::13        30610                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::14        30333                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::15        25581                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::16        37192                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::17        18407                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::18        24263                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::19        17728                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::20        11754                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::21         2638                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::22         4098                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::24          134                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::26            8                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu7.commit.commitSquashedInsts       20517303                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls        1001871                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.numCommittedDist::samples     62989152                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.452968                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.042598                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       48494428     76.99%     76.99% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        5959616      9.46%     86.45% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2        5707486      9.06%     95.51% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3        2053531      3.26%     98.77% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         141191      0.22%     99.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5          88197      0.14%     99.14% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         147644      0.23%     99.37% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7          71219      0.11%     99.48% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         325840      0.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total     62989152                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                     667914                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls               169984                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass       420372      1.47%      1.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     13065679     45.79%     47.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult          626      0.00%     47.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          576      0.00%     47.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd      1727169      6.05%     53.32% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     53.32% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd      1066188      3.74%     57.06% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.06% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu      1650444      5.78%     62.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     62.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt           20      0.00%     62.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc      2308411      8.09%     70.94% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift       162342      0.57%     71.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1285700      4.51%     76.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt      1153814      4.04%     80.06% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv        19085      0.07%     80.12% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       118823      0.42%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead      2291442      8.03%     88.57% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       842633      2.95%     91.52% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      2285837      8.01%     99.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       132886      0.47%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     28532047                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       325840                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu7.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu7.commit.protRegs                  27809138                       # [SPT] number of retired protected destination registers (Count)
system.cpu7.commit.unprotRegs                 5486186                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu7.commitStats0.numInsts            14424248                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps              28532047                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP      14424248                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP        28532047                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 4.548368                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.219859                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs           5552798                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts          13565369                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts         16380000                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts         4577279                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts         975519                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass       420372      1.47%      1.47% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu     13065679     45.79%     47.27% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult          626      0.00%     47.27% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv          576      0.00%     47.27% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd      1727169      6.05%     53.32% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.32% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd      1066188      3.74%     57.06% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.06% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu      1650444      5.78%     62.85% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     62.85% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt           20      0.00%     62.85% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc      2308411      8.09%     70.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift       162342      0.57%     71.50% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.50% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd      1285700      4.51%     76.01% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt      1153814      4.04%     80.06% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv        19085      0.07%     80.12% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult       118823      0.42%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead      2291442      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite       842633      2.95%     91.52% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead      2285837      8.01%     99.53% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite       132886      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total     28532047                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl      1461751                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl      1272709                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl       189042                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl      1027901                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl       433850                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall       169984                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn       169983                       # Class of control type instructions committed (Count)
system.cpu7.decode.idleCycles                 2515557                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             54229152                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  5230718                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              3541193                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                 80807                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1108202                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                 1206                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              49608961                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 2041                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts           34048691                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches         1666823                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts        4747114                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts        980151                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           0.518981                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads      10092497                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites      9925834                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads      23094053                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites     15081389                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads     21845247                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites     13521521                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs          5727265                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads     10683459                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches           1510910                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                     62366967                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                 164022                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 584                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         3593                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  3033960                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 4244                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples          65597427                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.795205                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.942641                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                55203180     84.15%     84.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  476259      0.73%     84.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                 1023909      1.56%     86.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  693154      1.06%     87.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  547353      0.83%     88.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  550974      0.84%     89.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                 7102598     10.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total            65597427                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts             26075588                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.397453                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches           2677542                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.040812                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles      3144272                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                    80807                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                  31556977                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 1581277                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              49042267                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                  40                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 7992740                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                1692796                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts               614571                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                   613462                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect            33                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          653                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 686                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                34048365                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               34047320                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 24319590                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 49418080                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.518960                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.492119                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                         52                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.taintedForwLoads                  22                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                3415461                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                717277                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           4577279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            51.747112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev           74.290306                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1135894     24.82%     24.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19              848253     18.53%     43.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              221564      4.84%     48.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              318808      6.97%     55.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49              541423     11.83%     66.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59              171875      3.75%     70.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69              416084      9.09%     79.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79              183518      4.01%     83.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89              111227      2.43%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               99581      2.18%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             99333      2.17%     90.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             37864      0.83%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             25405      0.56%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             24766      0.54%     92.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             21307      0.47%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             12425      0.27%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             11647      0.25%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179              8037      0.18%     93.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             13836      0.30%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             13980      0.31%     94.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             11150      0.24%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             11922      0.26%     94.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229              5417      0.12%     94.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239              5893      0.13%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              9135      0.20%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             29389      0.64%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             60499      1.32%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             40402      0.88%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             17721      0.39%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             11597      0.25%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows           57327      1.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2050                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             4577279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                4747115                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 980152                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                   297350                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                       20                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                3034556                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      699                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions             70                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples           35                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean 182049650.800000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 53660694.189798                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10           35    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value       160524                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value    225380458                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total           35                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 1156287396586                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED   6371737778                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                 80807                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 3529276                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               44656041                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  7027862                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             10303441                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              49179012                       # Number of instructions processed by rename (Count)
system.cpu7.rename.IQFullEvents               9251670                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.SQFullEvents                 11818                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents          96535                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands           70236203                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                  144130120                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                34943808                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 38765689                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             41316067                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                28920136                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                 16460144                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       111712467                       # The number of ROB reads (Count)
system.cpu7.rob.writes                      100787060                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                14424248                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  28532047                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                        62155713                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              4.305951                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.232237                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       43170935                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                 1712997                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      37884765                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                468481                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined            16333434                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined         42386268                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved             711258                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples           62144064                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.609628                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.003756                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                 39999111     64.37%     64.37% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                 11905936     19.16%     83.52% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  6740063     10.85%     94.37% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                  1961845      3.16%     97.53% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                  1212800      1.95%     99.48% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   231112      0.37%     99.85% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                    62456      0.10%     99.95% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                    14256      0.02%     99.97% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                    16485      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total             62144064                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   1133      0.09%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     4      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                687514     53.57%     53.66% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite               134323     10.47%     64.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead           439407     34.24%     98.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           21096      1.64%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass       705994      1.86%      1.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     15908662     41.99%     43.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult          629      0.00%     43.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv          597      0.00%     43.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd      2825576      7.46%     51.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     51.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     51.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     51.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     51.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     51.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     51.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd      1066788      2.82%     54.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu      1754707      4.63%     58.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     58.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt           20      0.00%     58.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc      2311648      6.10%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift       162342      0.43%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd      1310588      3.46%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt      1157341      3.05%     71.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv        19078      0.05%     71.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult       127370      0.34%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead      4172116     11.01%     83.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite      1795846      4.74%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead      4284932     11.31%     99.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite       280531      0.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      37884765                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.609514                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                            1283477                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.033878                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads               104964357                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               31863336                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses       17960408                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 34701195                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                29354031                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses        15066722                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                   20911838                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                    17550410                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                    36119                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.TotalUntaints                          22                       # Total number of times a register went from tainted to untainted (Count)
system.cpu8.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu8.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu8.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu8.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu8.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu8.STLFwdUntaints                         22                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu8.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu8.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu8.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu8.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu8.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu8.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu8.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu8.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu8.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu8.timesIdled                            645                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                          11649                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                  2485430506                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads       7314650                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores      1535358                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads      5309842                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores       958100                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch           14      0.00%      0.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return       306209     12.43%     12.43% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect       278190     11.29%     23.72% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect           11      0.00%     23.72% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond      1722754     69.91%     93.63% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond       122259      4.96%     98.59% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%     98.59% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond        34690      1.41%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total       2464127                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch           14      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return       136296     13.62%     13.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect       108278     10.82%     24.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect            9      0.00%     24.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond       693697     69.31%     93.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond        46902      4.69%     98.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%     98.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond        15640      1.56%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total      1000836                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect           80      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond        79830     98.57%     98.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond         1064      1.31%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total        80985                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return       169913     11.61%     11.61% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect       169912     11.61%     23.22% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect            2      0.00%     23.22% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond      1029057     70.32%     93.55% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond        75357      5.15%     98.70% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%     98.70% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond        19050      1.30%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total      1463291                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect           36      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond        79819     99.11%     99.16% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond          671      0.83%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total        80537                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget      1063338     43.15%     43.15% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB      1059911     43.01%     86.17% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS       306206     12.43%     98.59% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect        34672      1.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total      2464127                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch        18833     23.27%     23.27% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return        62116     76.73%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total        80949                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted          1722768                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken       659864                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect            80985                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss           157                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted        19839                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted        61146                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups             2464127                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates               19828                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                1400462                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.568340                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted            274                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups          34701                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits             34672                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses              29                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch           14      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return       306209     12.43%     12.43% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect       278190     11.29%     23.72% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect           11      0.00%     23.72% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond      1722754     69.91%     93.63% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond       122259      4.96%     98.59% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%     98.59% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond        34690      1.41%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total      2464127                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch           14      0.00%      0.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return       306209     28.79%     28.79% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect          130      0.01%     28.80% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect           11      0.00%     28.80% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond       722481     67.92%     96.73% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond          130      0.01%     96.74% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%     96.74% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond        34690      3.26%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total      1063665                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect           80      0.40%      0.40% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%      0.40% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond        18684     94.23%     94.63% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond         1064      5.37%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total        19828                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect           80      0.40%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond        18684     94.23%     94.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond         1064      5.37%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total        19828                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups        34701                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits        34672                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses           29                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords        34712                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.loop_predictor.used        24704                       # Number of times the loop predictor is the provider. (Count)
system.cpu8.branchPred.loop_predictor.correct        23127                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.loop_predictor.wrong         1577                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.ras.pushes              414497                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                414496                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes            244583                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                169913                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct             169913                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.statistical_corrector.correct       615510                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.statistical_corrector.wrong       413547                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.longestMatchProviderCorrect       314211                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.altMatchProviderCorrect        24650                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderCorrect          787                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalProviderCorrect       571107                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWrong        25361                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWrong        11830                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderWrong           69                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalProviderWrong          456                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWouldHaveHit         4948                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWouldHaveHit         7309                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::2        19728                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::6        33802                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::9        10871                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::10        18171                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::11         6260                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::12        13262                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::13        21970                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::14        20169                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::15        35294                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::16        34722                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::17        31884                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::18        33426                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::19        26805                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::20        26299                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::21        15347                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::22        19376                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::24         7719                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::26          515                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::28          138                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::32          139                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::36          155                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.altMatchProvider::0        25138                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::2        30288                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::6        28421                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::9        14916                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::10        25012                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::11        21828                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::12        23762                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::13        34148                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::14        34076                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::15        22614                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::16        36752                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::17        21595                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::18        24250                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::19        13200                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::20        13319                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::21         2426                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::22         4136                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::24          169                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::26            1                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::28            1                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu8.clk_domain.clock                      400                       # Clock period in ticks (Tick)
system.cpu8.commit.commitSquashedInsts       16333356                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls        1001739                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.numCommittedDist::samples     60075221                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.475246                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.062184                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0       45567740     75.85%     75.85% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        5963838      9.93%     85.78% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2        5710261      9.51%     95.28% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3        2057457      3.42%     98.71% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         145134      0.24%     98.95% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5          88956      0.15%     99.10% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6         147697      0.25%     99.34% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7          70835      0.12%     99.46% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         323303      0.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total     60075221                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                     667826                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls               169914                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass       420728      1.47%      1.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     13075111     45.80%     47.27% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult          626      0.00%     47.27% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv          597      0.00%     47.27% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd      1728421      6.05%     53.33% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     53.33% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     53.33% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     53.33% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.33% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     53.33% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     53.33% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     53.33% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd      1066788      3.74%     57.06% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.06% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu      1651718      5.79%     62.85% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     62.85% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt           20      0.00%     62.85% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc      2309715      8.09%     70.94% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift       162342      0.57%     71.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd      1287010      4.51%     76.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt      1154740      4.04%     80.06% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv        19078      0.07%     80.13% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult       119032      0.42%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead      2291734      8.03%     88.57% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       842627      2.95%     91.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      2287346      8.01%     99.53% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite       132865      0.47%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     28550498                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       323303                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu8.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu8.commit.protRegs                  27827392                       # [SPT] number of retired protected destination registers (Count)
system.cpu8.commit.unprotRegs                 5492949                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu8.commitStats0.numInsts            14434839                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps              28550498                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP      14434839                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP        28550498                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 4.305951                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.232237                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs           5554572                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts          13575115                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts         16390041                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts         4579080                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts         975492                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass       420728      1.47%      1.47% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu     13075111     45.80%     47.27% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult          626      0.00%     47.27% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv          597      0.00%     47.27% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd      1728421      6.05%     53.33% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     53.33% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0      0.00%     53.33% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     53.33% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.33% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     53.33% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     53.33% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.33% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd      1066788      3.74%     57.06% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.06% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu      1651718      5.79%     62.85% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     62.85% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt           20      0.00%     62.85% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc      2309715      8.09%     70.94% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift       162342      0.57%     71.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd      1287010      4.51%     76.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt      1154740      4.04%     80.06% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv        19078      0.07%     80.13% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult       119032      0.42%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead      2291734      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite       842627      2.95%     91.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead      2287346      8.01%     99.53% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite       132865      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total     28550498                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl      1463291                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl      1274326                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl       188965                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl      1029057                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl       434234                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall       169914                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn       169913                       # Class of control type instructions committed (Count)
system.cpu8.decode.idleCycles                 2587212                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles             51887049                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                   112087                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles              7477293                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                 80423                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             1014730                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                 1153                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              45330283                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                  333                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts           33029043                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches         1626590                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts        4728485                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts        980301                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           0.531392                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads      10091117                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites      9913388                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads      23090004                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites     14795106                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads     21525676                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites     12873738                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs          5708786                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads     10383258                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches           1400789                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                     59065647                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                 163140                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                 529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         3555                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.cacheLines                  2813908                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                 6439                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples          62144064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.776435                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            1.896075                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                51945483     83.59%     83.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  957497      1.54%     85.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  880713      1.42%     86.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                  844352      1.36%     87.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  645653      1.04%     88.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                  805938      1.30%     90.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                 6064428      9.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total            62144064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts             24213104                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.389556                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches           2464127                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.039644                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles      2992763                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                    80423                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                  23810010                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                 1100760                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              44883932                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                 279                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 7314650                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                1535358                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts               572547                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                   216030                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                     484                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect            27                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect          566                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                 593                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                33027921                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               33027130                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 23153225                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 46809272                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.531361                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.494629                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                        118                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.taintedForwLoads                  92                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                2735570                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                559866                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           4579080                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            48.508504                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev           60.494226                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               1133695     24.76%     24.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19              846732     18.49%     43.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29              240678      5.26%     48.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39              290419      6.34%     54.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49              452244      9.88%     64.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59              139339      3.04%     67.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69              447970      9.78%     77.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79              265634      5.80%     83.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89              122307      2.67%     86.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99              222735      4.86%     90.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109             56642      1.24%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119             17608      0.38%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129             13878      0.30%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139             13739      0.30%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149             21494      0.47%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159             11384      0.25%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169             12383      0.27%     94.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179              5296      0.12%     94.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189             11113      0.24%     94.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199             18941      0.41%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209             20053      0.44%     95.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219             22367      0.49%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229             64684      1.41%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239             69461      1.52%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249             16603      0.36%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259              9054      0.20%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269              5574      0.12%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279              4083      0.09%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289              2574      0.06%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299              1482      0.03%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows           18914      0.41%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            1560                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             4579080                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                4728486                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 980302                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                   298180                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                       19                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                2814450                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                      647                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions             62                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples           31                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean 25673857.741935                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::stdev 16935422.390085                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10           31    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value       550058                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value     58848332                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total           31                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON 1161863244774                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED    795889590                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                 80423                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                 4685139                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles               37485121                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  4627853                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles             15265528                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              45022836                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents              1188220                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents               7316121                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.SQFullEvents                  8362                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.fullRegistersEvents         286375                       # Number of times there has been no free registers (Count)
system.cpu8.rename.renamedOperands           64124269                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                  131731214                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                31820201                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                 35589818                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             41346379                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                22777890                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                 26111772                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                       104635395                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       91916325                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                14434839                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  28550498                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                        61926503                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              4.299117                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              0.232606                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       42953796                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                 1701161                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      37789641                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                471863                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined            16162236                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined         42010871                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved             700787                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples           61911240                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.610384                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.003709                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                 39817594     64.31%     64.31% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                 11878392     19.19%     83.50% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                  6728671     10.87%     94.37% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                  1949580      3.15%     97.52% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                  1214940      1.96%     99.48% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   231968      0.37%     99.85% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                    60886      0.10%     99.95% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                    13421      0.02%     99.97% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                    15788      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total             61911240                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                    915      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     1      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                689001     53.38%     53.45% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite               137470     10.65%     64.10% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead           441570     34.21%     98.31% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite           21816      1.69%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass       699981      1.85%      1.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu     15887567     42.04%     43.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult          636      0.00%     43.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv          597      0.00%     43.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd      2796928      7.40%     51.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     51.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     51.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     51.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     51.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     51.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     51.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd      1064160      2.82%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu      1749704      4.63%     58.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     58.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt           20      0.00%     58.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc      2305588      6.10%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift       162342      0.43%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd      1305777      3.46%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt      1154285      3.05%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv        19024      0.05%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult       125113      0.33%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead      4168047     11.03%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite      1795807      4.75%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead      4273770     11.31%     99.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       280295      0.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      37789641                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.610234                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                            1290773                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.034157                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads               104680633                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites               31796449                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses       17931630                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                 34572525                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                29020745                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses        15005705                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                   20893129                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                    17487304                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                    34841                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.TotalUntaints                          26                       # Total number of times a register went from tainted to untainted (Count)
system.cpu9.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu9.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu9.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu9.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu9.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu9.STLFwdUntaints                         26                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu9.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu9.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu9.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu9.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu9.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu9.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu9.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu9.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu9.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu9.timesIdled                            659                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                          15263                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                  2485658616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.MemDepUnit__0.insertedLoads       7270609                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores      1537736                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads      5280253                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores       961260                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch           15      0.00%      0.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return       307957     12.52%     12.52% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect       279349     11.36%     23.88% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect           11      0.00%     23.88% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond      1715923     69.76%     93.63% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond       121542      4.94%     98.57% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0      0.00%     98.57% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond        35097      1.43%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total       2459894                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch           15      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return       138148     13.83%     13.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect       109541     10.97%     24.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect            9      0.00%     24.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond       688745     68.95%     93.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond        46331      4.64%     98.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0      0.00%     98.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond        16101      1.61%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total       998890                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect           85      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect            2      0.00%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond        79028     98.81%     98.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond          855      1.07%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total        79979                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return       169809     11.62%     11.62% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect       169808     11.62%     23.25% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect            2      0.00%     23.25% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond      1027178     70.31%     93.55% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond        75211      5.15%     98.70% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0      0.00%     98.70% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond        18996      1.30%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total      1461004                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect           45      0.06%      0.06% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.06% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond        79012     99.25%     99.31% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond          538      0.68%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total        79606                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget      1059678     43.08%     43.08% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB      1057182     42.98%     86.05% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS       307954     12.52%     98.57% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect        35080      1.43%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total      2459894                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch        19187     24.00%     24.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return        60757     76.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total        79944                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted          1715938                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken       656665                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect            79979                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss           166                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted        19992                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted        59987                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups             2459894                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates               19981                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                1395457                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.567283                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted            298                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups          35108                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits             35080                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses              28                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch           15      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return       307957     12.52%     12.52% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect       279349     11.36%     23.88% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect           11      0.00%     23.88% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond      1715923     69.76%     93.63% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond       121542      4.94%     98.57% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0      0.00%     98.57% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond        35097      1.43%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total      2459894                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch           15      0.00%      0.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return       307957     28.93%     28.93% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect          126      0.01%     28.94% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect           11      0.00%     28.95% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond       721089     67.74%     96.69% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond          142      0.01%     96.70% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0      0.00%     96.70% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond        35097      3.30%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total      1064437                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect           85      0.43%      0.43% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0      0.00%      0.43% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond        19041     95.30%     95.72% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond          855      4.28%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total        19981                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect           85      0.43%      0.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond        19041     95.30%     95.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond          855      4.28%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total        19981                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups        35108                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits        35080                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses           28                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords        35119                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu9.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.ras.pushes              417508                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                417507                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes            247698                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                169809                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct             169809                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.statistical_corrector.correct       613794                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.statistical_corrector.wrong       413384                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.longestMatchProviderCorrect       319417                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.altMatchProviderCorrect        24380                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderCorrect          885                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalProviderCorrect       587703                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWrong        24846                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWrong        11867                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderWrong           55                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalProviderWrong          477                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWouldHaveHit         4959                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWouldHaveHit         7361                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::2        10320                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::6        34516                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::9        22722                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::10        13275                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::11        10196                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::12        11010                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::13        31314                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::14        20208                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::15        29889                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::16        32416                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::17        35610                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::18        31381                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::19        25733                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::20        28757                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::21        19530                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::22        17034                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::24         5715                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::26          473                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::28          132                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::32          134                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::36          145                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.altMatchProvider::0        17601                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::2        28305                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::6        38612                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::9        23313                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::10        19546                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::11        26431                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::12        20113                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::13        45022                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::14        25727                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::15        27345                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::16        29660                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::17        25054                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::18        21999                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::19        13238                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::20        13925                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::21         2333                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::22         2210                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::24           73                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::26            3                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu9.commit.commitSquashedInsts       16162209                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls        1000374                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.numCommittedDist::samples     59863920                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.475958                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.062966                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0       45387626     75.82%     75.82% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        5951390      9.94%     85.76% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2        5696286      9.52%     95.27% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3        2053487      3.43%     98.71% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         144774      0.24%     98.95% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5          88755      0.15%     99.10% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6         148286      0.25%     99.34% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7          70817      0.12%     99.46% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         322499      0.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total     59863920                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                     666916                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls               169810                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass       420075      1.47%      1.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu     13053203     45.81%     47.29% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult          629      0.00%     47.29% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv          597      0.00%     47.29% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd      1723583      6.05%     53.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     53.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd      1064160      3.73%     57.08% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.08% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu      1648378      5.79%     62.86% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt           20      0.00%     62.86% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc      2303981      8.09%     70.95% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     70.95% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.95% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.95% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift       162342      0.57%     71.52% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd      1282551      4.50%     76.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt      1151729      4.04%     80.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv        19024      0.07%     80.13% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult       117834      0.41%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead      2288273      8.03%     88.57% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       842027      2.96%     91.53% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead      2281612      8.01%     99.53% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       132703      0.47%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     28492721                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       322499                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu9.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu9.commit.protRegs                  27770863                       # [SPT] number of retired protected destination registers (Count)
system.cpu9.commit.unprotRegs                 5479980                       # [SPT] number of retiredp unprotected destination registers (Count)
system.cpu9.commitStats0.numInsts            14404469                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps              28492721                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP      14404469                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP        28492721                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 4.299117                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 0.232606                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs           5544615                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts          13540029                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts         16362648                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts         4569885                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts         974730                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass       420075      1.47%      1.47% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu     13053203     45.81%     47.29% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult          629      0.00%     47.29% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv          597      0.00%     47.29% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd      1723583      6.05%     53.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd      1064160      3.73%     57.08% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.08% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu      1648378      5.79%     62.86% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     62.86% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt           20      0.00%     62.86% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc      2303981      8.09%     70.95% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     70.95% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.95% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.95% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift       162342      0.57%     71.52% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.52% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     71.52% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.52% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd      1282551      4.50%     76.02% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt      1151729      4.04%     80.06% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv        19024      0.07%     80.13% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult       117834      0.41%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     80.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead      2288273      8.03%     88.57% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite       842027      2.96%     91.53% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead      2281612      8.01%     99.53% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite       132703      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total     28492721                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl      1461004                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl      1272197                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl       188807                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl      1027178                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl       433826                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall       169810                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn       169809                       # Class of control type instructions committed (Count)
system.cpu9.decode.idleCycles                 2574827                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles             51706586                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                   110323                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles              7439837                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                 79667                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved             1012890                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                  959                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              45098783                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                  381                       # Number of squashed instructions handled by decode (Count)
system.cpu9.executeStats0.numInsts           32939199                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches         1625672                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts        4718225                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts        979279                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate           0.531908                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numCCRegReads      10077024                       # Number of times the CC registers were read (Count)
system.cpu9.executeStats0.numCCRegWrites      9895415                       # Number of times the CC registers were written (Count)
system.cpu9.executeStats0.numFpRegReads      23026222                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites     14734995                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntRegReads     21499964                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites     12854764                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs          5697504                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads     10358692                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.predictedBranches           1400216                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                     58838443                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                 161236                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                 582                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles         4670                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.cacheLines                  2803805                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 6273                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples          61911240                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.774917                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            1.894385                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                51768330     83.62%     83.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  954834      1.54%     85.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  873320      1.41%     86.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  841240      1.36%     87.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  642197      1.04%     88.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                  805812      1.30%     90.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                 6025507      9.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total            61911240                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetchStats0.numInsts             24087817                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            0.388974                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches           2459894                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.039723                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.icacheStallCycles      2986927                       # ICache total stall cycles (Cycle)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                    79667                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                  23658762                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                 1097425                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              44654957                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                 323                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 7270609                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                1537736                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts               568696                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                   214135                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                     459                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect            20                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect          633                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                 653                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                32938122                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               32937335                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 23099371                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 46692333                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.531878                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.494714                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                        121                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.taintedForwLoads                  91                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                2700724                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                563006                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           4569885                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            48.487433                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev           60.691244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               1129492     24.72%     24.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19              845110     18.49%     43.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29              240795      5.27%     48.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39              291116      6.37%     54.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49              452268      9.90%     64.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59              140423      3.07%     67.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69              448001      9.80%     77.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79              265601      5.81%     83.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89              120015      2.63%     86.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99              224783      4.92%     90.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109             52989      1.16%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119             17642      0.39%     92.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129             14456      0.32%     92.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139             13909      0.30%     93.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149             21272      0.47%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159             11358      0.25%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169             12566      0.27%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179              5185      0.11%     94.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189             11129      0.24%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199             18580      0.41%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209             19479      0.43%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219             21946      0.48%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229             64676      1.42%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239             68970      1.51%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249             16227      0.36%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259              9103      0.20%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269              5624      0.12%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279              4006      0.09%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289              2350      0.05%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299              1401      0.03%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows           19413      0.42%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            1509                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             4569885                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                4718226                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 979280                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                   297497                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                       20                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                2804399                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                      689                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions             60                       # Number of power state transitions (Count)
system.cpu9.power_state.ticksClkGated::samples           30                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::mean 29479586.666667                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::stdev 18404030.324562                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::1000-5e+10           30    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::min_value       807200                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::max_value     71356000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::total           30                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON 1161774746764                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::CLK_GATED    884387600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                 79667                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                 4660369                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles               37343142                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  4601293                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles             15226769                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              44792676                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents              1191560                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents               7297330                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.SQFullEvents                  8422                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.fullRegistersEvents         307432                       # Number of times there has been no free registers (Count)
system.cpu9.rename.renamedOperands           63880546                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                  131180954                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                31754724                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                 35273338                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             41261226                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                22619320                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                 26003999                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                       104195948                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       91436139                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                14404469                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  28492721                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples   3136699.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.018689524500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        67431                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        67431                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             5222746                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1020408                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2052598                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1084549                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2052598                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1084549                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    448                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      20.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2052598                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1084549                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1491886                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  318175                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  137598                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   55878                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   19497                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    8221                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    4845                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    3194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    2219                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    1607                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   2573                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   1352                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    767                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    691                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    685                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    718                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                    820                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                    436                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                    327                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                    327                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                    324                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2720                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  48417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  59197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  63516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  66294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  68053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  69127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  69638                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  69623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  69708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  69874                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  70196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  70482                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  70667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  70992                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  69891                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  68830                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1626                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    882                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    574                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        67431                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      30.433184                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     22.253702                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1436.139532                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-16383        67430    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         67431                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        67431                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.083463                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.078498                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.417230                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            64657     95.89%     95.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              216      0.32%     96.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2353      3.49%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              147      0.22%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               36      0.05%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               15      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         67431                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   28672                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               131366272                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             69411136                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              112987777.85963917                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              59700331.72101590                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1162659088000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     370610.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0    131337600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::ruby.dir_cntrl0     69409536                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 112963117.149416744709                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::ruby.dir_cntrl0 59698955.565311521292                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0      2052598                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0      1084549                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0  92714922250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::ruby.dir_cntrl0 22666137079000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     45169.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0  20899136.03                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0    131366272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      131366272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0     69411136                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     69411136                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0      2052598                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2052598                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0      1084549                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1084549                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0    112987778                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         112987778                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0     59700332                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         59700332                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0    172688110                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        172688110                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2052150                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1084524                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       127325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       129226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       128410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       128131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       128492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       128838                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       129312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       129369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       128475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       127924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       127847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       127590                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       128060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       127273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       127882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       127996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        67434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        68527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        67969                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        67788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        67907                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        68515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        67785                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        68188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        67946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        67686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        67550                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        67402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        67596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        67287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        67459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        67485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             54237109750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           10260750000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        92714922250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                26429.41                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           45179.41                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              841845                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             214840                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            41.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           19.81                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      2079988                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    96.513418                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    79.012683                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   110.585369                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      1670723     80.32%     80.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       298125     14.33%     94.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        56307      2.71%     97.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        23626      1.14%     98.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         8750      0.42%     98.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         3167      0.15%     99.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1605      0.08%     99.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          920      0.04%     99.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        16765      0.81%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      2079988                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         131337600                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       69409536                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              112.963117                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               59.698956                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.88                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               33.69                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      7458786720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      3964435365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     7347795420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2840269860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 91779274080.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 335352275250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 164059191840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  612802028535                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   527.069380                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 423269186250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  38823720000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 700566228114                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      7392334740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      3929119095                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     7304555580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2820945420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 91779274080.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 334324798950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 164924435040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  612475462905                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   526.788501                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 425527061114                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  38823720000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 698308353250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           256                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           2559                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          89564349                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.033107                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            4.209731                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    89563711    100.00%    100.00% |         149      0.00%    100.00% |          99      0.00%    100.00% |          88      0.00%    100.00% |          64      0.00%    100.00% |          63      0.00%    100.00% |          87      0.00%    100.00% |          58      0.00%    100.00% |          30      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            89564349                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples    976034103                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.139906                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.099863                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.365250                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |   845367962     86.61%     86.61% |   130267331     13.35%     99.96% |      393331      0.04%    100.00% |        2455      0.00%    100.00% |        2532      0.00%    100.00% |         424      0.00%    100.00% |          28      0.00%    100.00% |          32      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total    976034103                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples      983338478                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.908259                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.071839                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        13.297159                       (Unspecified)
system.ruby.m_latencyHistSeqr            |   983234306     99.99%     99.99% |       88507      0.01%    100.00% |       14300      0.00%    100.00% |        1172      0.00%    100.00% |         185      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total        983338478                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples    963778161                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.007767                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.005271                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.280395                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |   963778095    100.00%    100.00% |          19      0.00%    100.00% |          10      0.00%    100.00% |          23      0.00%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total     963778161                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     19560317                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     46.277409                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    25.245168                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    82.923982                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    19456192     99.47%     99.47% |       88474      0.45%     99.92% |       14286      0.07%     99.99% |        1172      0.01%    100.00% |         185      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     19560317                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          256                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         2559                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      35897464                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.492630                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        6.237353                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    35896828    100.00%    100.00% |         147      0.00%    100.00% |          99      0.00%    100.00% |          88      0.00%    100.00% |          64      0.00%    100.00% |          63      0.00%    100.00% |          87      0.00%    100.00% |          58      0.00%    100.00% |          30      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        35897464                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      49379006                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.725822                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        1.880073                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    49369938     99.98%     99.98% |        8221      0.02%    100.00% |         473      0.00%    100.00% |         211      0.00%    100.00% |          71      0.00%    100.00% |          34      0.00%    100.00% |          39      0.00%    100.00% |          17      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        49379006                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples       4287879                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.724737                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.900807                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |     4079721     95.15%     95.15% |        3051      0.07%     95.22% |      204778      4.78%     99.99% |         316      0.01%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total         4287879                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch        2052598      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data         1084549      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data      2052597      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack      1084549      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement       574833      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch      2052598      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data       1084549      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement       574833      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data      2052597      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack      1084549      0.00%      0.00% (Unspecified)
system.ruby.L0Cache_Controller.Load      |   314588610     83.27%     83.27% |     4228405      1.12%     84.39% |     4191750      1.11%     85.50% |     4228157      1.12%     86.62% |     4183439      1.11%     87.72% |     4206264      1.11%     88.84% |     4209909      1.11%     89.95% |     4205444      1.11%     91.06% |     4227148      1.12%     92.18% |     4218147      1.12%     93.30% |     4243748      1.12%     94.42% |     4210979      1.11%     95.54% |     4243404      1.12%     96.66% |     4217572      1.12%     97.78% |     4184447      1.11%     98.88% |     4213487      1.12%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Load::total    377800910                       (Unspecified)
system.ruby.L0Cache_Controller.Ifetch    |   402156213     90.21%     90.21% |     3053492      0.68%     90.90% |     3024987      0.68%     91.58% |     3047329      0.68%     92.26% |     3015162      0.68%     92.94% |     3047278      0.68%     93.62% |     3034789      0.68%     94.30% |     3033925      0.68%     94.98% |     2813802      0.63%     95.61% |     2803666      0.63%     96.24% |     2805674      0.63%     96.87% |     2780421      0.62%     97.49% |     2808327      0.63%     98.12% |     2807658      0.63%     98.75% |     2766708      0.62%     99.37% |     2792855      0.63%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Ifetch::total    445792286                       (Unspecified)
system.ruby.L0Cache_Controller.Store     |   140021663     87.65%     87.65% |     1319489      0.83%     88.48% |     1313450      0.82%     89.30% |     1318526      0.83%     90.13% |     1309532      0.82%     90.95% |     1315597      0.82%     91.77% |     1315214      0.82%     92.59% |     1315655      0.82%     93.42% |     1315535      0.82%     94.24% |     1314369      0.82%     95.06% |     1318809      0.83%     95.89% |     1312710      0.82%     96.71% |     1318641      0.83%     97.54% |     1314234      0.82%     98.36% |     1308713      0.82%     99.18% |     1313265      0.82%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Store::total    159745402                       (Unspecified)
system.ruby.L0Cache_Controller.InvOwn    |      718608     31.56%     31.56% |       61884      2.72%     34.28% |       60667      2.66%     36.94% |       62006      2.72%     39.66% |       60558      2.66%     42.32% |       61213      2.69%     45.01% |       61362      2.69%     47.71% |       61003      2.68%     50.39% |      141191      6.20%     56.59% |      141058      6.19%     62.78% |      142191      6.24%     69.03% |      140896      6.19%     75.21% |      142739      6.27%     81.48% |      140804      6.18%     87.67% |      139823      6.14%     93.81% |      141024      6.19%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvOwn::total      2277027                       (Unspecified)
system.ruby.L0Cache_Controller.InvElse   |        1346      0.66%      0.66% |       20079      9.79%     10.45% |       19723      9.62%     20.06% |       20073      9.79%     29.85% |       19827      9.67%     39.51% |       19710      9.61%     49.12% |       20009      9.76%     58.88% |       19785      9.65%     68.53% |        7931      3.87%     72.39% |        8155      3.98%     76.37% |        8290      4.04%     80.41% |        8070      3.93%     84.35% |        7989      3.90%     88.24% |        8101      3.95%     92.19% |        8075      3.94%     96.13% |        7944      3.87%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvElse::total       205107                       (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement |    13904088     72.41%     72.41% |      354294      1.85%     74.26% |      349464      1.82%     76.08% |      353466      1.84%     77.92% |      347754      1.81%     79.73% |      350601      1.83%     81.56% |      351171      1.83%     83.39% |      350432      1.83%     85.21% |      355447      1.85%     87.06% |      354842      1.85%     88.91% |      357440      1.86%     90.77% |      353420      1.84%     92.61% |      357900      1.86%     94.48% |      354687      1.85%     96.32% |      351263      1.83%     98.15% |      354569      1.85%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement::total     19200838                       (Unspecified)
system.ruby.L0Cache_Controller.Data      |     1091825     31.23%     31.23% |      157270      4.50%     35.73% |      155162      4.44%     40.17% |      157275      4.50%     44.67% |      154784      4.43%     49.09% |      156014      4.46%     53.56% |      156461      4.48%     58.03% |      155912      4.46%     62.49% |      163816      4.69%     67.18% |      163883      4.69%     71.87% |      164943      4.72%     76.58% |      163204      4.67%     81.25% |      165424      4.73%     85.99% |      163823      4.69%     90.67% |      162351      4.64%     95.32% |      163779      4.68%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data::total      3495926                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive |    14051172     81.53%     81.53% |      214400      1.24%     82.78% |      211559      1.23%     84.00% |      213727      1.24%     85.24% |      210087      1.22%     86.46% |      212065      1.23%     87.69% |      212333      1.23%     88.93% |      211953      1.23%     90.16% |      212473      1.23%     91.39% |      212246      1.23%     92.62% |      213721      1.24%     93.86% |      211346      1.23%     95.09% |      213360      1.24%     96.32% |      211915      1.23%     97.55% |      209647      1.22%     98.77% |      211794      1.23%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive::total     17233798                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Stale |           0      0.00%      0.00% |          21      5.50%      5.50% |          28      7.33%     12.83% |          28      7.33%     20.16% |          29      7.59%     27.75% |          24      6.28%     34.03% |          28      7.33%     41.36% |          24      6.28%     47.64% |          28      7.33%     54.97% |          14      3.66%     58.64% |          26      6.81%     65.45% |          23      6.02%     71.47% |          27      7.07%     78.53% |          23      6.02%     84.55% |          31      8.12%     92.67% |          28      7.33%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Stale::total          382                       (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement |     1098425     90.07%     90.07% |        7088      0.58%     90.65% |        7359      0.60%     91.25% |        7283      0.60%     91.85% |        7247      0.59%     92.44% |        7542      0.62%     93.06% |        7539      0.62%     93.68% |        7379      0.61%     94.28% |        8729      0.72%     95.00% |        8814      0.72%     95.72% |        8722      0.72%     96.44% |        8745      0.72%     97.15% |        8696      0.71%     97.87% |        8746      0.72%     98.58% |        8575      0.70%     99.29% |        8684      0.71%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement::total      1219573                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Load   |      361922     72.96%     72.96% |        7869      1.59%     74.55% |        8121      1.64%     76.18% |        8091      1.63%     77.81% |        8035      1.62%     79.43% |        8362      1.69%     81.12% |        8320      1.68%     82.80% |        8238      1.66%     84.46% |        9673      1.95%     86.41% |        9764      1.97%     88.38% |        9652      1.95%     90.32% |        9674      1.95%     92.27% |        9623      1.94%     94.21% |        9669      1.95%     96.16% |        9433      1.90%     98.06% |        9608      1.94%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Load::total       496054                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch |        1370     32.13%     32.13% |          92      2.16%     34.29% |         108      2.53%     36.82% |         117      2.74%     39.56% |         115      2.70%     42.26% |         118      2.77%     45.03% |         117      2.74%     47.77% |         120      2.81%     50.59% |         257      6.03%     56.61% |         270      6.33%     62.95% |         262      6.14%     69.09% |         264      6.19%     75.28% |         251      5.89%     81.17% |         274      6.43%     87.59% |         262      6.14%     93.74% |         267      6.26%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch::total         4264                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Store  |      744935     99.76%     99.76% |         118      0.02%     99.78% |         118      0.02%     99.79% |         118      0.02%     99.81% |         119      0.02%     99.82% |         119      0.02%     99.84% |         119      0.02%     99.86% |         119      0.02%     99.87% |         119      0.02%     99.89% |         119      0.02%     99.90% |         119      0.02%     99.92% |         119      0.02%     99.94% |         119      0.02%     99.95% |         119      0.02%     99.97% |         119      0.02%     99.98% |         119      0.02%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Store::total       746717                       (Unspecified)
system.ruby.L0Cache_Controller.I.Load    |    12542105     80.12%     80.12% |      208150      1.33%     81.44% |      204972      1.31%     82.75% |      207523      1.33%     84.08% |      203822      1.30%     85.38% |      205324      1.31%     86.69% |      205890      1.32%     88.01% |      205279      1.31%     89.32% |      209245      1.34%     90.66% |      209027      1.34%     91.99% |      210388      1.34%     93.34% |      208077      1.33%     94.66% |      210684      1.35%     96.01% |      208895      1.33%     97.34% |      206867      1.32%     98.67% |      208817      1.33%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Load::total     15655065                       (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch  |      122592     77.75%     77.75% |         882      0.56%     78.31% |         795      0.50%     78.81% |         817      0.52%     79.33% |         785      0.50%     79.83% |         816      0.52%     80.34% |         792      0.50%     80.85% |         824      0.52%     81.37% |        3588      2.28%     83.64% |        3764      2.39%     86.03% |        3641      2.31%     88.34% |        3716      2.36%     90.70% |        3636      2.31%     93.00% |        3710      2.35%     95.35% |        3592      2.28%     97.63% |        3733      2.37%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch::total       157683                       (Unspecified)
system.ruby.L0Cache_Controller.I.Store   |     1367585     37.25%     37.25% |      154774      4.22%     41.46% |      152796      4.16%     45.63% |      154514      4.21%     49.84% |      152213      4.15%     53.98% |      153531      4.18%     58.16% |      153709      4.19%     62.35% |      153508      4.18%     66.53% |      153758      4.19%     70.72% |      153524      4.18%     74.90% |      154945      4.22%     79.12% |      153047      4.17%     83.29% |      154811      4.22%     87.51% |      153391      4.18%     91.68% |      152006      4.14%     95.82% |      153331      4.18%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Store::total      3671443                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvOwn  |      590077     28.16%     28.16% |       60919      2.91%     31.07% |       59705      2.85%     33.92% |       61010      2.91%     36.83% |       59598      2.84%     39.67% |       60198      2.87%     42.54% |       60376      2.88%     45.43% |       59972      2.86%     48.29% |      135570      6.47%     54.76% |      135186      6.45%     61.21% |      136441      6.51%     67.72% |      135062      6.45%     74.17% |      137007      6.54%     80.70% |      135021      6.44%     87.15% |      134184      6.40%     93.55% |      135150      6.45%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvOwn::total      2095476                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse |          21      0.02%      0.02% |       11215     11.70%     11.72% |       11272     11.76%     23.49% |       11340     11.83%     35.32% |       11404     11.90%     47.22% |       11304     11.79%     59.01% |       11441     11.94%     70.95% |       11277     11.77%     82.72% |        1986      2.07%     84.79% |        2099      2.19%     86.98% |        2081      2.17%     89.15% |        2056      2.15%     91.29% |        2074      2.16%     93.46% |        2127      2.22%     95.68% |        2076      2.17%     97.84% |        2066      2.16%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse::total        95839                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load |      360377     74.49%     74.49% |        7241      1.50%     75.98% |        7500      1.55%     77.53% |        7447      1.54%     79.07% |        7391      1.53%     80.60% |        7710      1.59%     82.19% |        7693      1.59%     83.78% |        7551      1.56%     85.34% |        8872      1.83%     87.18% |        8969      1.85%     89.03% |        8864      1.83%     90.86% |        8897      1.84%     92.70% |        8836      1.83%     94.53% |        8909      1.84%     96.37% |        8725      1.80%     98.17% |        8836      1.83%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load::total       483818                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch |        1249     35.14%     35.14% |          76      2.14%     37.28% |          92      2.59%     39.87% |         101      2.84%     42.71% |         100      2.81%     45.53% |         103      2.90%     48.42% |         102      2.87%     51.29% |         105      2.95%     54.25% |         197      5.54%     59.79% |         206      5.80%     65.59% |         203      5.71%     71.30% |         197      5.54%     76.84% |         197      5.54%     82.39% |         202      5.68%     88.07% |         216      6.08%     94.15% |         208      5.85%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch::total         3554                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store |      739445     99.76%     99.76% |         116      0.02%     99.78% |         116      0.02%     99.79% |         116      0.02%     99.81% |         117      0.02%     99.83% |         117      0.02%     99.84% |         117      0.02%     99.86% |         117      0.02%     99.87% |         117      0.02%     99.89% |         117      0.02%     99.91% |         117      0.02%     99.92% |         117      0.02%     99.94% |         117      0.02%     99.95% |         117      0.02%     99.97% |         117      0.02%     99.98% |         117      0.02%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store::total       741197                       (Unspecified)
system.ruby.L0Cache_Controller.S.Load    |     2551191      6.61%      6.61% |     2401104      6.22%     12.83% |     2379846      6.16%     18.99% |     2407501      6.23%     25.22% |     2377013      6.16%     31.38% |     2391760      6.19%     37.57% |     2389953      6.19%     43.76% |     2389882      6.19%     49.95% |     2420572      6.27%     56.22% |     2411289      6.24%     62.46% |     2429805      6.29%     68.76% |     2409541      6.24%     75.00% |     2434208      6.30%     81.30% |     2415685      6.26%     87.56% |     2392134      6.20%     93.75% |     2412339      6.25%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Load::total     38613823                       (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch  |     2997127      6.43%      6.43% |     3050838      6.55%     12.98% |     3024174      6.49%     19.47% |     3046092      6.54%     26.01% |     3014355      6.47%     32.48% |     3046439      6.54%     39.01% |     3033977      6.51%     45.53% |     3033084      6.51%     52.04% |     2810204      6.03%     58.07% |     2799759      6.01%     64.07% |     2802018      6.01%     70.09% |     2776690      5.96%     76.05% |     2804680      6.02%     82.07% |     2803937      6.02%     88.08% |     2763096      5.93%     94.01% |     2789106      5.99%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch::total     46595576                       (Unspecified)
system.ruby.L0Cache_Controller.S.Store   |        9646     55.60%     55.60% |         452      2.61%     58.21% |         478      2.76%     60.96% |         512      2.95%     63.92% |         472      2.72%     66.64% |         502      2.89%     69.53% |         519      2.99%     72.52% |         505      2.91%     75.43% |         540      3.11%     78.55% |         536      3.09%     81.63% |         532      3.07%     84.70% |         522      3.01%     87.71% |         530      3.06%     90.77% |         537      3.10%     93.86% |         506      2.92%     96.78% |         559      3.22%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Store::total        17348                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvOwn  |         720      1.52%      1.52% |         871      1.84%      3.35% |         884      1.86%      5.21% |         912      1.92%      7.14% |         868      1.83%      8.96% |         903      1.90%     10.87% |         901      1.90%     12.77% |         938      1.98%     14.74% |        4933     10.39%     25.13% |        5157     10.87%     36.00% |        5048     10.64%     46.64% |        5125     10.80%     57.43% |        5029     10.60%     68.03% |        5088     10.72%     78.75% |        4951     10.43%     89.18% |        5136     10.82%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvOwn::total        47464                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse |          53      0.46%      0.46% |         763      6.58%      7.04% |         750      6.47%     13.50% |         757      6.53%     20.03% |         759      6.54%     26.57% |         727      6.27%     32.84% |         697      6.01%     38.85% |         759      6.54%     45.40% |         799      6.89%     52.28% |         796      6.86%     59.15% |         832      7.17%     66.32% |         766      6.60%     72.93% |         811      6.99%     79.92% |         782      6.74%     86.66% |         759      6.54%     93.21% |         788      6.79%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse::total        11598                       (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement |     1055365     31.60%     31.60% |      152030      4.55%     36.16% |      149764      4.48%     40.64% |      151872      4.55%     45.19% |      149461      4.48%     49.67% |      150481      4.51%     54.17% |      151033      4.52%     58.70% |      150437      4.51%     63.20% |      153637      4.60%     67.80% |      153417      4.59%     72.40% |      154601      4.63%     77.03% |      152881      4.58%     81.60% |      155119      4.65%     86.25% |      153491      4.60%     90.85% |      152337      4.56%     95.41% |      153364      4.59%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement::total      3339290                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement |       26033     32.53%     32.53% |        3138      3.92%     36.46% |        3276      4.09%     40.55% |        3208      4.01%     44.56% |        3207      4.01%     48.57% |        3386      4.23%     52.80% |        3297      4.12%     56.92% |        3259      4.07%     60.99% |        3899      4.87%     65.86% |        3961      4.95%     70.81% |        3920      4.90%     75.71% |        3895      4.87%     80.58% |        3924      4.90%     85.48% |        3913      4.89%     90.37% |        3782      4.73%     95.10% |        3921      4.90%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement::total        80019                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load |          85    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load::total           85                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch |           1      0.17%      0.17% |          13      2.27%      2.44% |          15      2.62%      5.06% |          14      2.44%      7.50% |          14      2.44%      9.95% |          14      2.44%     12.39% |          14      2.44%     14.83% |          14      2.44%     17.28% |          60     10.47%     27.75% |          59     10.30%     38.05% |          58     10.12%     48.17% |          67     11.69%     59.86% |          54      9.42%     69.28% |          71     12.39%     81.68% |          46      8.03%     89.70% |          59     10.30%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch::total          573                       (Unspecified)
system.ruby.L0Cache_Controller.E.Load    |   113735427     93.35%     93.35% |      550344      0.45%     93.81% |      548221      0.45%     94.26% |      543178      0.45%     94.70% |      540566      0.44%     95.15% |      541257      0.44%     95.59% |      549174      0.45%     96.04% |      546675      0.45%     96.49% |      535067      0.44%     96.93% |      539031      0.44%     97.37% |      541843      0.44%     97.82% |      532614      0.44%     98.25% |      532639      0.44%     98.69% |      532465      0.44%     99.13% |      526939      0.43%     99.56% |      536259      0.44%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Load::total    121831699                       (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch  |   399036263    100.00%    100.00% |        1753      0.00%    100.00% |           0      0.00%    100.00% |         402      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |         130      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch::total    399038550                       (Unspecified)
system.ruby.L0Cache_Controller.E.Store   |     3048426     96.46%     96.46% |        7305      0.23%     96.69% |        7350      0.23%     96.92% |        7341      0.23%     97.16% |        7281      0.23%     97.39% |        7328      0.23%     97.62% |        7302      0.23%     97.85% |        7271      0.23%     98.08% |        7602      0.24%     98.32% |        7620      0.24%     98.56% |        7553      0.24%     98.80% |        7582      0.24%     99.04% |        7608      0.24%     99.28% |        7599      0.24%     99.52% |        7555      0.24%     99.76% |        7578      0.24%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Store::total      3160301                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvOwn  |      115095     99.34%     99.34% |          17      0.01%     99.35% |          13      0.01%     99.36% |          10      0.01%     99.37% |          14      0.01%     99.38% |          21      0.02%     99.40% |          23      0.02%     99.42% |           9      0.01%     99.43% |          72      0.06%     99.49% |         119      0.10%     99.59% |          80      0.07%     99.66% |          67      0.06%     99.72% |          72      0.06%     99.78% |          87      0.08%     99.86% |          82      0.07%     99.93% |          83      0.07%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvOwn::total       115864                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse |         855      8.53%      8.53% |         980      9.78%     18.31% |         725      7.23%     25.55% |         784      7.82%     33.37% |         740      7.38%     40.75% |         821      8.19%     48.95% |         777      7.75%     56.70% |         722      7.20%     63.91% |         468      4.67%     68.58% |         493      4.92%     73.50% |         465      4.64%     78.14% |         467      4.66%     82.80% |         421      4.20%     87.00% |         429      4.28%     91.28% |         462      4.61%     95.89% |         412      4.11%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse::total        10021                       (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement |     9031142     92.50%     92.50% |       49819      0.51%     93.01% |       49117      0.50%     93.51% |       49495      0.51%     94.02% |       48295      0.49%     94.51% |       48811      0.50%     95.01% |       48979      0.50%     95.51% |       48881      0.50%     96.01% |       48886      0.50%     96.51% |       48811      0.50%     97.01% |       49025      0.50%     97.52% |       48545      0.50%     98.01% |       48792      0.50%     98.51% |       48682      0.50%     99.01% |       47876      0.49%     99.50% |       48654      0.50%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement::total      9763810                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement |      463918     96.73%     96.73% |         966      0.20%     96.93% |        1001      0.21%     97.14% |         987      0.21%     97.35% |         970      0.20%     97.55% |         966      0.20%     97.75% |         940      0.20%     97.95% |         960      0.20%     98.15% |        1105      0.23%     98.38% |        1108      0.23%     98.61% |        1084      0.23%     98.83% |        1087      0.23%     99.06% |        1090      0.23%     99.29% |        1147      0.24%     99.53% |        1126      0.23%     99.76% |        1139      0.24%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement::total       479594                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load |        1247     13.21%     13.21% |         412      4.36%     17.57% |         432      4.58%     22.15% |         431      4.57%     26.72% |         414      4.39%     31.10% |         433      4.59%     35.69% |         429      4.54%     40.23% |         403      4.27%     44.50% |         659      6.98%     51.48% |         671      7.11%     58.59% |         671      7.11%     65.70% |         661      7.00%     72.70% |         663      7.02%     79.72% |         651      6.90%     86.62% |         599      6.35%     92.97% |         664      7.03%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load::total         9440                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch |         116     94.31%     94.31% |           2      1.63%     95.93% |           0      0.00%     95.93% |           1      0.81%     96.75% |           0      0.00%     96.75% |           0      0.00%     96.75% |           0      0.00%     96.75% |           0      0.00%     96.75% |           0      0.00%     96.75% |           4      3.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch::total          123                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store |        2103    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store::total         2103                       (Unspecified)
system.ruby.L0Cache_Controller.M.Load    |   185716480     92.10%     92.10% |     1068805      0.53%     92.63% |     1058707      0.53%     93.15% |     1069948      0.53%     93.68% |     1062035      0.53%     94.21% |     1067922      0.53%     94.74% |     1064887      0.53%     95.27% |     1063603      0.53%     95.79% |     1062261      0.53%     96.32% |     1058800      0.53%     96.84% |     1061712      0.53%     97.37% |     1060745      0.53%     97.90% |     1065871      0.53%     98.43% |     1060527      0.53%     98.95% |     1058507      0.52%     99.48% |     1056072      0.52%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Load::total    201656882                       (Unspecified)
system.ruby.L0Cache_Controller.M.Store   |   135581934     88.68%     88.68% |     1156871      0.76%     89.44% |     1152747      0.75%     90.20% |     1156075      0.76%     90.95% |     1149464      0.75%     91.70% |     1154153      0.75%     92.46% |     1153600      0.75%     93.21% |     1154275      0.76%     93.97% |     1153593      0.75%     94.72% |     1152655      0.75%     95.48% |     1155742      0.76%     96.23% |     1151530      0.75%     96.99% |     1155656      0.76%     97.74% |     1152664      0.75%     98.50% |     1148612      0.75%     99.25% |     1151759      0.75%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Store::total    152881330                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvOwn  |       12716     69.78%     69.78% |          77      0.42%     70.20% |          65      0.36%     70.56% |          74      0.41%     70.97% |          78      0.43%     71.39% |          91      0.50%     71.89% |          62      0.34%     72.23% |          84      0.46%     72.69% |         616      3.38%     76.07% |         596      3.27%     79.34% |         622      3.41%     82.76% |         642      3.52%     86.28% |         631      3.46%     89.74% |         608      3.34%     93.08% |         606      3.33%     96.41% |         655      3.59%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvOwn::total        18223                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse |         417      0.48%      0.48% |        7112      8.12%      8.59% |        6973      7.96%     16.55% |        7190      8.21%     24.76% |        6922      7.90%     32.66% |        6854      7.82%     40.48% |        7091      8.09%     48.58% |        7022      8.02%     56.59% |        4677      5.34%     61.93% |        4759      5.43%     67.36% |        4912      5.61%     72.97% |        4781      5.46%     78.43% |        4683      5.35%     83.77% |        4762      5.44%     89.21% |        4778      5.45%     94.66% |        4676      5.34%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse::total        87609                       (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement |     3817581     62.61%     62.61% |      152445      2.50%     65.11% |      150583      2.47%     67.58% |      152099      2.49%     70.07% |      149998      2.46%     72.53% |      151309      2.48%     75.01% |      151159      2.48%     77.49% |      151114      2.48%     79.97% |      152924      2.51%     82.48% |      152614      2.50%     84.98% |      153814      2.52%     87.50% |      151994      2.49%     89.99% |      153989      2.53%     92.52% |      152514      2.50%     95.02% |      151050      2.48%     97.50% |      152551      2.50%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement::total      6097738                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement |      608474     92.20%     92.20% |        2984      0.45%     92.65% |        3082      0.47%     93.12% |        3088      0.47%     93.59% |        3070      0.47%     94.05% |        3190      0.48%     94.53% |        3302      0.50%     95.03% |        3160      0.48%     95.51% |        3725      0.56%     96.08% |        3745      0.57%     96.65% |        3718      0.56%     97.21% |        3763      0.57%     97.78% |        3682      0.56%     98.34% |        3686      0.56%     98.90% |        3667      0.56%     99.45% |        3624      0.55%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement::total       659960                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load |         162      6.09%      6.09% |         216      8.12%     14.21% |         189      7.11%     21.32% |         213      8.01%     29.32% |         230      8.65%     37.97% |         219      8.23%     46.20% |         198      7.44%     53.65% |         284     10.68%     64.32% |         142      5.34%     69.66% |         124      4.66%     74.32% |         117      4.40%     78.72% |         116      4.36%     83.08% |         124      4.66%     87.74% |         109      4.10%     91.84% |         109      4.10%     95.94% |         108      4.06%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load::total         2660                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store |        3132     99.05%     99.05% |           2      0.06%     99.11% |           2      0.06%     99.18% |           2      0.06%     99.24% |           2      0.06%     99.30% |           2      0.06%     99.37% |           2      0.06%     99.43% |           2      0.06%     99.49% |           2      0.06%     99.56% |           2      0.06%     99.62% |           2      0.06%     99.68% |           2      0.06%     99.75% |           2      0.06%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store::total         3162                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data |         317      0.89%      0.89% |         773      2.18%      3.07% |         809      2.28%      5.35% |         821      2.31%      7.67% |         807      2.28%      9.95% |         837      2.36%     12.31% |         810      2.28%     14.59% |         840      2.37%     16.96% |        3596     10.14%     27.10% |        3750     10.57%     37.67% |        3651     10.29%     47.97% |        3728     10.51%     58.48% |        3647     10.28%     68.76% |        3721     10.49%     79.25% |        3609     10.18%     89.43% |        3749     10.57%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data::total        35465                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive |      122506     99.85%     99.85% |         128      0.10%     99.95% |           4      0.00%     99.95% |          14      0.01%     99.96% |           0      0.00%     99.96% |           2      0.00%     99.97% |           2      0.00%     99.97% |           1      0.00%     99.97% |           2      0.00%     99.97% |          27      0.02%     99.99% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive::total       122695                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch |           4     28.57%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           0      0.00%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch::total           14                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data   |     1084733     31.43%     31.43% |      156460      4.53%     35.96% |      154287      4.47%     40.43% |      156376      4.53%     44.96% |      153902      4.46%     49.42% |      155097      4.49%     53.91% |      155569      4.51%     58.42% |      154984      4.49%     62.91% |      160033      4.64%     67.55% |      159943      4.63%     72.18% |      161103      4.67%     76.85% |      159294      4.61%     81.46% |      161591      4.68%     86.14% |      159912      4.63%     90.78% |      158548      4.59%     95.37% |      159841      4.63%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data::total      3451673                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive |    11500751     93.91%     93.91% |       51671      0.42%     94.33% |       50661      0.41%     94.75% |       51126      0.42%     95.16% |       49894      0.41%     95.57% |       50204      0.41%     95.98% |       50298      0.41%     96.39% |       50276      0.41%     96.80% |       49187      0.40%     97.20% |       49070      0.40%     97.61% |       49259      0.40%     98.01% |       48762      0.40%     98.41% |       49068      0.40%     98.81% |       48960      0.40%     99.21% |       48288      0.39%     99.60% |       48948      0.40%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive::total     12246423                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Stale |           0      0.00%      0.00% |          21      5.50%      5.50% |          28      7.33%     12.83% |          28      7.33%     20.16% |          29      7.59%     27.75% |          24      6.28%     34.03% |          28      7.33%     41.36% |          24      6.28%     47.64% |          28      7.33%     54.97% |          14      3.66%     58.64% |          26      6.81%     65.45% |          23      6.02%     71.47% |          27      7.07%     78.53% |          23      6.02%     84.55% |          31      8.12%     92.67% |          28      7.33%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Stale::total          382                       (Unspecified)
system.ruby.L0Cache_Controller.IM.InvElse |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           2     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.InvElse::total            6                       (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive |     1381565     37.48%     37.48% |      154869      4.20%     41.68% |      152878      4.15%     45.83% |      154600      4.19%     50.02% |      152316      4.13%     54.15% |      153618      4.17%     58.32% |      153794      4.17%     62.49% |      153609      4.17%     66.66% |      153801      4.17%     70.83% |      153565      4.17%     75.00% |      154982      4.20%     79.20% |      153076      4.15%     83.35% |      154847      4.20%     87.55% |      153435      4.16%     91.72% |      152040      4.12%     95.84% |      153370      4.16%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive::total      3686365                       (Unspecified)
system.ruby.L0Cache_Controller.IM.PF_Load |          51    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.PF_Load::total           51                       (Unspecified)
system.ruby.L0Cache_Controller.IM.PF_Store |         255    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.PF_Store::total          255                       (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse |           0      0.00%      0.00% |           8     23.53%     23.53% |           3      8.82%     32.35% |           2      5.88%     38.24% |           1      2.94%     41.18% |           4     11.76%     52.94% |           1      2.94%     55.88% |           5     14.71%     70.59% |           1      2.94%     73.53% |           7     20.59%     94.12% |           0      0.00%     94.12% |           0      0.00%     94.12% |           0      0.00%     94.12% |           1      2.94%     97.06% |           0      0.00%     97.06% |           1      2.94%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse::total           34                       (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive |        9646     55.71%     55.71% |         444      2.56%     58.28% |         475      2.74%     61.02% |         510      2.95%     63.97% |         471      2.72%     66.69% |         498      2.88%     69.56% |         518      2.99%     72.55% |         500      2.89%     75.44% |         539      3.11%     78.55% |         529      3.06%     81.61% |         532      3.07%     84.68% |         522      3.01%     87.70% |         530      3.06%     90.76% |         536      3.10%     93.85% |         506      2.92%     96.78% |         558      3.22%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive::total        17314                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch |         231     48.43%     48.43% |          19      3.98%     52.41% |          18      3.77%     56.18% |          18      3.77%     59.96% |          22      4.61%     64.57% |          23      4.82%     69.39% |          20      4.19%     73.58% |          17      3.56%     77.15% |          10      2.10%     79.25% |          13      2.73%     81.97% |          13      2.73%     84.70% |          15      3.14%     87.84% |          11      2.31%     90.15% |          11      2.31%     92.45% |          20      4.19%     96.65% |          16      3.35%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch::total          477                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data |           5      0.25%      0.25% |          37      1.83%      2.08% |          66      3.27%      5.35% |          78      3.87%      9.22% |          75      3.72%     12.93% |          80      3.96%     16.90% |          82      4.06%     20.96% |          88      4.36%     25.32% |         187      9.27%     34.59% |         190      9.42%     44.00% |         189      9.37%     53.37% |         182      9.02%     62.39% |         186      9.22%     71.61% |         190      9.42%     81.02% |         194      9.61%     90.63% |         189      9.37%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data::total         2018                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive |        1011     95.65%     95.65% |          20      1.89%     97.54% |           8      0.76%     98.30% |           5      0.47%     98.77% |           3      0.28%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           3      0.28%     99.34% |           1      0.09%     99.43% |           0      0.00%     99.43% |           0      0.00%     99.43% |           1      0.09%     99.53% |           2      0.19%     99.72% |           3      0.28%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive::total         1057                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load |       43379     99.92%     99.92% |           2      0.00%     99.93% |           4      0.01%     99.94% |           7      0.02%     99.95% |           3      0.01%     99.96% |           1      0.00%     99.96% |           5      0.01%     99.97% |           5      0.01%     99.98% |           3      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load::total        43413                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Store |          92    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Store::total           92                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data |        6770    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data::total         6770                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive |      310228     71.54%     71.54% |        7239      1.67%     73.21% |        7496      1.73%     74.94% |        7440      1.72%     76.66% |        7388      1.70%     78.36% |        7709      1.78%     80.14% |        7688      1.77%     81.91% |        7546      1.74%     83.65% |        8869      2.05%     85.69% |        8969      2.07%     87.76% |        8864      2.04%     89.81% |        8895      2.05%     91.86% |        8834      2.04%     93.90% |        8909      2.05%     95.95% |        8725      2.01%     97.96% |        8836      2.04%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive::total       433635                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Load |          28    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Load::total           28                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store |       13980     93.90%     93.90% |          87      0.58%     94.49% |          79      0.53%     95.02% |          84      0.56%     95.58% |         102      0.69%     96.27% |          83      0.56%     96.82% |          84      0.56%     97.39% |          96      0.64%     98.03% |          42      0.28%     98.31% |          34      0.23%     98.54% |          37      0.25%     98.79% |          29      0.19%     98.99% |          36      0.24%     99.23% |          43      0.29%     99.52% |          34      0.23%     99.74% |          38      0.26%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store::total        14888                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive |      725465     99.88%     99.88% |          29      0.00%     99.89% |          37      0.01%     99.89% |          32      0.00%     99.90% |          15      0.00%     99.90% |          34      0.00%     99.90% |          33      0.00%     99.91% |          21      0.00%     99.91% |          75      0.01%     99.92% |          83      0.01%     99.93% |          80      0.01%     99.94% |          88      0.01%     99.96% |          81      0.01%     99.97% |          74      0.01%     99.98% |          83      0.01%     99.99% |          79      0.01%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive::total       726309                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |    13027173     79.92%     79.92% |      216349      1.33%     81.24% |      213359      1.31%     82.55% |      215888      1.32%     83.88% |      212098      1.30%     85.18% |      213954      1.31%     86.49% |      214477      1.32%     87.81% |      213759      1.31%     89.12% |      221902      1.36%     90.48% |      221966      1.36%     91.84% |      223096      1.37%     93.21% |      220889      1.36%     94.56% |      223353      1.37%     95.93% |      221717      1.36%     97.29% |      219400      1.35%     98.64% |      221599      1.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     16300979                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |     2116691     47.78%     47.78% |      155342      3.51%     51.29% |      153391      3.46%     54.75% |      155142      3.50%     58.25% |      152802      3.45%     61.70% |      154150      3.48%     65.18% |      154345      3.48%     68.66% |      154130      3.48%     72.14% |      154416      3.49%     75.63% |      154182      3.48%     79.11% |      155594      3.51%     82.62% |      153686      3.47%     86.09% |      155458      3.51%     89.60% |      154045      3.48%     93.08% |      152629      3.45%     96.52% |      154007      3.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      4430010                       (Unspecified)
system.ruby.L1Cache_Controller.WriteBack |    13921115     81.88%     81.88% |      206214      1.21%     83.10% |      203783      1.20%     84.30% |      205669      1.21%     85.50% |      202333      1.19%     86.70% |      204276      1.20%     87.90% |      204380      1.20%     89.10% |      204115      1.20%     90.30% |      206640      1.22%     91.51% |      206278      1.21%     92.73% |      207641      1.22%     93.95% |      205389      1.21%     95.16% |      207553      1.22%     96.38% |      206029      1.21%     97.59% |      203719      1.20%     98.79% |      205968      1.21%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WriteBack::total     17001102                       (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck |       13133     12.41%     12.41% |        7189      6.79%     19.20% |        7038      6.65%     25.85% |        7264      6.86%     32.72% |        7000      6.61%     39.33% |        6945      6.56%     45.89% |        7153      6.76%     52.65% |        7106      6.71%     59.37% |        5293      5.00%     64.37% |        5355      5.06%     69.43% |        5534      5.23%     74.66% |        5423      5.12%     79.78% |        5314      5.02%     84.80% |        5370      5.07%     89.88% |        5384      5.09%     94.96% |        5331      5.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck::total       105832                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       55055      8.87%      8.87% |       44988      7.25%     16.12% |       45095      7.27%     23.39% |       44993      7.25%     30.64% |       45240      7.29%     37.93% |       45030      7.26%     45.18% |       45131      7.27%     52.45% |       45164      7.28%     59.73% |       31050      5.00%     64.73% |       31177      5.02%     69.76% |       31275      5.04%     74.80% |       31102      5.01%     79.81% |       31381      5.06%     84.86% |       31325      5.05%     89.91% |       31404      5.06%     94.97% |       31202      5.03%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       620612                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Own |     1437216     31.56%     31.56% |      123768      2.72%     34.28% |      121334      2.66%     36.94% |      124012      2.72%     39.66% |      121116      2.66%     42.32% |      122426      2.69%     45.01% |      122724      2.69%     47.71% |      122006      2.68%     50.39% |      282382      6.20%     56.59% |      282118      6.19%     62.78% |      284383      6.24%     69.03% |      281792      6.19%     75.21% |      285478      6.27%     81.48% |      281609      6.18%     87.67% |      279646      6.14%     93.81% |      282048      6.19%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Own::total      4554058                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else |        2692      0.66%      0.66% |       40158      9.79%     10.45% |       39446      9.62%     20.06% |       40146      9.79%     29.85% |       39654      9.67%     39.51% |       39420      9.61%     49.12% |       40018      9.76%     58.88% |       39570      9.65%     68.53% |       15862      3.87%     72.39% |       16310      3.98%     76.37% |       16580      4.04%     80.41% |       16140      3.93%     84.35% |       15978      3.90%     88.24% |       16202      3.95%     92.19% |       16150      3.94%     96.13% |       15888      3.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else::total       410214                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     9192739     73.21%     73.21% |      134933      1.07%     74.29% |      131835      1.05%     75.34% |      134408      1.07%     76.41% |      130765      1.04%     77.45% |      132445      1.05%     78.51% |      133426      1.06%     79.57% |      132270      1.05%     80.62% |      304483      2.42%     83.05% |      303972      2.42%     85.47% |      306815      2.44%     87.91% |      303176      2.41%     90.33% |      307139      2.45%     92.77% |      303158      2.41%     95.19% |      300456      2.39%     97.58% |      304020      2.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     12556040                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |        1666      0.16%      0.16% |      109822     10.54%     10.70% |      108998     10.47%     21.17% |      110076     10.57%     31.74% |      109045     10.47%     42.21% |      109784     10.54%     52.75% |      109308     10.50%     63.25% |      109442     10.51%     73.75% |       34119      3.28%     77.03% |       34266      3.29%     80.32% |       34114      3.28%     83.59% |       34318      3.30%     86.89% |       34201      3.28%     90.17% |       34434      3.31%     93.48% |       34120      3.28%     96.76% |       33786      3.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total      1041499                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        3205      2.23%      2.23% |       16119     11.22%     13.45% |       15726     10.95%     24.40% |       15585     10.85%     35.25% |       15689     10.92%     46.17% |       15926     11.09%     57.26% |       15638     10.89%     68.15% |       15597     10.86%     79.01% |        3862      2.69%     81.70% |        3872      2.70%     84.39% |        3811      2.65%     87.05% |        3722      2.59%     89.64% |        3717      2.59%     92.22% |        3832      2.67%     94.89% |        3641      2.53%     97.43% |        3695      2.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total       143637                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |        2543      6.67%      6.67% |        2241      5.87%     12.54% |        2267      5.94%     18.48% |        2205      5.78%     24.27% |        2101      5.51%     29.77% |        2239      5.87%     35.64% |        2239      5.87%     41.51% |        2240      5.87%     47.38% |        2564      6.72%     54.11% |        2522      6.61%     60.72% |        2558      6.71%     67.42% |        2434      6.38%     73.81% |        2528      6.63%     80.43% |        2511      6.58%     87.02% |        2513      6.59%     93.60% |        2440      6.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total        38145                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |     6685394     90.56%     90.56% |       46717      0.63%     91.19% |       45766      0.62%     91.81% |       46214      0.63%     92.43% |       45459      0.62%     93.05% |       45869      0.62%     93.67% |       46014      0.62%     94.30% |       45850      0.62%     94.92% |       47083      0.64%     95.55% |       47179      0.64%     96.19% |       47239      0.64%     96.83% |       46847      0.63%     97.47% |       47058      0.64%     98.10% |       46919      0.64%     98.74% |       46152      0.63%     99.37% |       46830      0.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      7382590                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |       15175     10.56%     10.56% |        8203      5.71%     16.28% |        8269      5.76%     22.03% |        8242      5.74%     27.77% |        8343      5.81%     33.58% |        8072      5.62%     39.20% |        8113      5.65%     44.85% |        8115      5.65%     50.50% |        8664      6.03%     56.53% |        8843      6.16%     62.69% |        8869      6.17%     68.86% |        8831      6.15%     75.01% |        9067      6.31%     81.32% |        8923      6.21%     87.53% |        9055      6.30%     93.84% |        8852      6.16%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total       143636                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |     2524386     40.32%     40.32% |      210553      3.36%     43.68% |      207559      3.32%     47.00% |      210725      3.37%     50.37% |      207120      3.31%     53.67% |      209073      3.34%     57.01% |      209449      3.35%     60.36% |      208783      3.33%     63.69% |      284373      4.54%     68.24% |      283858      4.53%     72.77% |      286401      4.57%     77.34% |      283400      4.53%     81.87% |      286779      4.58%     86.45% |      283429      4.53%     90.98% |      280961      4.49%     95.47% |      283836      4.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      6260685                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack    |      706821     29.74%     29.74% |       74774      3.15%     32.89% |       73352      3.09%     35.98% |       74815      3.15%     39.13% |       73385      3.09%     42.21% |       73978      3.11%     45.33% |       74218      3.12%     48.45% |       73682      3.10%     51.55% |      143829      6.05%     57.60% |      143858      6.05%     63.66% |      144947      6.10%     69.76% |      143543      6.04%     75.80% |      145414      6.12%     81.92% |      143535      6.04%     87.96% |      142514      6.00%     93.96% |      143637      6.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack::total      2376302                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |       28976     35.32%     35.32% |        3568      4.35%     39.67% |        3760      4.58%     44.26% |        3616      4.41%     48.67% |        3483      4.25%     52.91% |        3750      4.57%     57.48% |        3671      4.48%     61.96% |        3637      4.43%     66.39% |        3487      4.25%     70.64% |        3468      4.23%     74.87% |        3503      4.27%     79.14% |        3352      4.09%     83.23% |        3474      4.24%     87.46% |        3502      4.27%     91.73% |        3447      4.20%     95.93% |        3336      4.07%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        82030                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |       12288     21.04%     21.04% |        2995      5.13%     26.17% |        3097      5.30%     31.47% |        3014      5.16%     36.63% |        2892      4.95%     41.58% |        3091      5.29%     46.87% |        3088      5.29%     52.16% |        3052      5.23%     57.38% |        3169      5.43%     62.81% |        3130      5.36%     68.17% |        3156      5.40%     73.57% |        3032      5.19%     78.76% |        3121      5.34%     84.10% |        3131      5.36%     89.46% |        3094      5.30%     94.76% |        3060      5.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total        58410                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     8600371     83.28%     83.28% |       64347      0.62%     83.90% |       62534      0.61%     84.51% |       63873      0.62%     85.12% |       61645      0.60%     85.72% |       62603      0.61%     86.33% |       63375      0.61%     86.94% |       62774      0.61%     87.55% |      160998      1.56%     89.11% |      160655      1.56%     90.66% |      162402      1.57%     92.24% |      160097      1.55%     93.79% |      162199      1.57%     95.36% |      160077      1.55%     96.91% |      158524      1.53%     98.44% |      160879      1.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total     10327353                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |     7285924     75.53%     75.53% |      120211      1.25%     76.77% |      118294      1.23%     78.00% |      120158      1.25%     79.25% |      118042      1.22%     80.47% |      118962      1.23%     81.70% |      119503      1.24%     82.94% |      118847      1.23%     84.17% |      190932      1.98%     86.15% |      190978      1.98%     88.13% |      192173      1.99%     90.12% |      190403      1.97%     92.10% |      192561      2.00%     94.09% |      190513      1.97%     96.07% |      188689      1.96%     98.02% |      190571      1.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total      9646761                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |     1941576     46.47%     46.47% |      147494      3.53%     50.00% |      145565      3.48%     53.48% |      147226      3.52%     57.01% |      144979      3.47%     60.48% |      146287      3.50%     63.98% |      146309      3.50%     67.48% |      146136      3.50%     70.98% |      151752      3.63%     74.61% |      151421      3.62%     78.23% |      152894      3.66%     81.89% |      151109      3.62%     85.51% |      152871      3.66%     89.17% |      151268      3.62%     92.79% |      149992      3.59%     96.38% |      151385      3.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total      4178264                       (Unspecified)
system.ruby.L1Cache_Controller.I.Inv     |       42440     10.19%     10.19% |       22349      5.37%     15.56% |       22417      5.38%     20.94% |       22424      5.38%     26.32% |       22359      5.37%     31.69% |       22342      5.36%     37.06% |       22423      5.38%     42.44% |       22239      5.34%     47.78% |       27027      6.49%     54.27% |       27081      6.50%     60.77% |       27203      6.53%     67.30% |       27144      6.52%     73.82% |       27359      6.57%     80.39% |       27204      6.53%     86.92% |       27363      6.57%     93.49% |       27105      6.51%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Inv::total       416479                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |      491194     40.11%     40.11% |       82676      6.75%     46.86% |       81675      6.67%     53.53% |       82390      6.73%     60.26% |       81327      6.64%     66.90% |       81982      6.69%     73.59% |       82119      6.71%     80.30% |       82074      6.70%     87.00% |       19903      1.63%     88.62% |       20007      1.63%     90.26% |       19927      1.63%     91.88% |       19583      1.60%     93.48% |       19880      1.62%     95.11% |       20166      1.65%     96.75% |       19782      1.62%     98.37% |       19995      1.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total      1224680                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        9729     52.33%     52.33% |         576      3.10%     55.43% |         607      3.27%     58.70% |         612      3.29%     61.99% |         582      3.13%     65.12% |         640      3.44%     68.56% |         641      3.45%     72.01% |         633      3.40%     75.41% |         573      3.08%     78.49% |         577      3.10%     81.60% |         562      3.02%     84.62% |         565      3.04%     87.66% |         564      3.03%     90.69% |         583      3.14%     93.83% |         549      2.95%     96.78% |         598      3.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total        18591                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Own |      590797     27.57%     27.57% |       61790      2.88%     30.45% |       60589      2.83%     33.28% |       61922      2.89%     36.17% |       60466      2.82%     38.99% |       61101      2.85%     41.84% |       61277      2.86%     44.70% |       60910      2.84%     47.54% |      140503      6.56%     54.10% |      140343      6.55%     60.65% |      141489      6.60%     67.25% |      140187      6.54%     73.79% |      142036      6.63%     80.42% |      140109      6.54%     86.96% |      139135      6.49%     93.45% |      140286      6.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Own::total      2142940                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else |          74      0.07%      0.07% |       11978     11.15%     11.22% |       12023     11.19%     22.41% |       12097     11.26%     33.67% |       12163     11.32%     44.99% |       12031     11.20%     56.19% |       12137     11.30%     67.48% |       12036     11.20%     78.68% |        2786      2.59%     81.28% |        2900      2.70%     83.98% |        2912      2.71%     86.69% |        2822      2.63%     89.31% |        2885      2.69%     92.00% |        2908      2.71%     94.71% |        2835      2.64%     97.34% |        2854      2.66%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else::total       107441                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Load   |         103      1.38%      1.38% |        1121     15.03%     16.41% |         987     13.23%     29.64% |         969     12.99%     42.63% |         903     12.11%     54.74% |         963     12.91%     67.65% |         881     11.81%     79.46% |         865     11.60%     91.06% |          92      1.23%     92.29% |          91      1.22%     93.51% |         108      1.45%     94.96% |          88      1.18%     96.14% |          68      0.91%     97.05% |          86      1.15%     98.20% |          63      0.84%     99.05% |          71      0.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Load::total         7459                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Store  |          16      0.94%      0.94% |         187     10.95%     11.89% |         225     13.18%     25.07% |         199     11.66%     36.73% |         211     12.36%     49.09% |         216     12.65%     61.75% |         211     12.36%     74.11% |         184     10.78%     84.89% |          32      1.87%     86.76% |          34      1.99%     88.75% |          36      2.11%     90.86% |          33      1.93%     92.79% |          29      1.70%     94.49% |          38      2.23%     96.72% |          32      1.87%     98.59% |          24      1.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Store::total         1707                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv    |        1589      1.02%      1.02% |       17923     11.53%     12.55% |       17743     11.41%     23.96% |       17822     11.46%     35.42% |       17998     11.57%     46.99% |       17962     11.55%     58.54% |       17822     11.46%     70.01% |       17907     11.52%     81.52% |        3534      2.27%     83.79% |        3661      2.35%     86.15% |        3643      2.34%     88.49% |        3517      2.26%     90.75% |        3591      2.31%     93.06% |        3629      2.33%     95.40% |        3571      2.30%     97.69% |        3589      2.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv::total       155501                       (Unspecified)
system.ruby.L1Cache_Controller.SS.L1_Replacement |      592368     26.58%     26.58% |       70586      3.17%     29.75% |       69301      3.11%     32.86% |       70535      3.16%     36.02% |       69120      3.10%     39.12% |       69842      3.13%     42.26% |       70051      3.14%     45.40% |       69496      3.12%     48.52% |      143485      6.44%     54.96% |      143317      6.43%     61.39% |      144413      6.48%     67.87% |      143079      6.42%     74.29% |      144940      6.50%     80.79% |      143081      6.42%     87.21% |      141932      6.37%     93.58% |      143141      6.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.L1_Replacement::total      2228687                       (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack |     6577156     90.56%     90.56% |       45733      0.63%     91.19% |       45034      0.62%     91.81% |       45420      0.63%     92.44% |       44717      0.62%     93.05% |       45053      0.62%     93.67% |       45220      0.62%     94.29% |       45120      0.62%     94.92% |       46320      0.64%     95.55% |       46352      0.64%     96.19% |       46471      0.64%     96.83% |       46115      0.63%     97.47% |       46351      0.64%     98.10% |       46174      0.64%     98.74% |       45380      0.62%     99.37% |       46106      0.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack::total      7262722                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Own |      106655     97.49%     97.49% |          46      0.04%     97.53% |          37      0.03%     97.56% |          39      0.04%     97.60% |          40      0.04%     97.63% |          48      0.04%     97.68% |          42      0.04%     97.72% |          38      0.03%     97.75% |         299      0.27%     98.02% |         337      0.31%     98.33% |         297      0.27%     98.60% |         280      0.26%     98.86% |         290      0.27%     99.12% |         324      0.30%     99.42% |         317      0.29%     99.71% |         317      0.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Own::total       109406                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else |         647      6.79%      6.79% |         938      9.85%     16.64% |         695      7.30%     23.94% |         755      7.93%     31.86% |         702      7.37%     39.23% |         767      8.05%     47.29% |         752      7.90%     55.18% |         692      7.27%     62.45% |         464      4.87%     67.32% |         490      5.14%     72.46% |         471      4.94%     77.41% |         452      4.75%     82.15% |         417      4.38%     86.53% |         421      4.42%     90.95% |         455      4.78%     95.73% |         407      4.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else::total         9525                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Inv    |         462     49.10%     49.10% |          27      2.87%     51.97% |          25      2.66%     54.62% |          38      4.04%     58.66% |          47      4.99%     63.66% |          39      4.14%     67.80% |          42      4.46%     72.26% |          41      4.36%     76.62% |          25      2.66%     79.28% |          25      2.66%     81.93% |          20      2.13%     84.06% |          29      3.08%     87.14% |          27      2.87%     90.01% |          37      3.93%     93.94% |          25      2.66%     96.60% |          32      3.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Inv::total          941                       (Unspecified)
system.ruby.L1Cache_Controller.EE.L1_Replacement |      101533     99.26%     99.26% |          17      0.02%     99.28% |          13      0.01%     99.29% |          10      0.01%     99.30% |          14      0.01%     99.32% |          21      0.02%     99.34% |          22      0.02%     99.36% |           9      0.01%     99.37% |          71      0.07%     99.44% |         119      0.12%     99.55% |          77      0.08%     99.63% |          65      0.06%     99.69% |          68      0.07%     99.76% |          85      0.08%     99.84% |          82      0.08%     99.92% |          80      0.08%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.L1_Replacement::total       102286                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX |           0      0.00%      0.00% |         120      7.85%      7.85% |         116      7.59%     15.43% |         127      8.31%     23.74% |         119      7.78%     31.52% |         120      7.85%     39.37% |         138      9.03%     48.40% |         102      6.67%     55.07% |          81      5.30%     60.37% |          98      6.41%     66.78% |          76      4.97%     71.75% |          77      5.04%     76.78% |          92      6.02%     82.80% |          84      5.49%     88.29% |          81      5.30%     93.59% |          98      6.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX::total         1529                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS |          97      1.48%      1.48% |         753     11.52%     13.00% |         515      7.88%     20.88% |         558      8.53%     29.41% |         505      7.72%     37.14% |         575      8.79%     45.93% |         540      8.26%     54.19% |         515      7.88%     62.07% |         332      5.08%     67.15% |         340      5.20%     72.35% |         352      5.38%     77.73% |         322      4.93%     82.66% |         271      4.14%     86.80% |         280      4.28%     91.08% |         326      4.99%     96.07% |         257      3.93%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS::total         6538                       (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack |     7343959     75.41%     75.41% |      160481      1.65%     77.06% |      158749      1.63%     78.69% |      160249      1.65%     80.34% |      157616      1.62%     81.95% |      159223      1.64%     83.59% |      159159      1.63%     85.22% |      158995      1.63%     86.86% |      160320      1.65%     88.50% |      159926      1.64%     90.15% |      161169      1.65%     91.80% |      159274      1.64%     93.44% |      161202      1.66%     95.09% |      159854      1.64%     96.73% |      158339      1.63%     98.36% |      159862      1.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack::total      9738377                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Own |       21156     85.72%     85.72% |          48      0.19%     85.91% |          41      0.17%     86.08% |          45      0.18%     86.26% |          52      0.21%     86.47% |          64      0.26%     86.73% |          43      0.17%     86.90% |          55      0.22%     87.13% |         389      1.58%     88.70% |         378      1.53%     90.24% |         405      1.64%     91.88% |         429      1.74%     93.61% |         413      1.67%     95.29% |         371      1.50%     96.79% |         371      1.50%     98.29% |         421      1.71%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Own::total        24681                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else |         625      0.71%      0.71% |        7154      8.12%      8.83% |        7003      7.95%     16.78% |        7219      8.19%     24.97% |        6960      7.90%     32.87% |        6908      7.84%     40.71% |        7117      8.08%     48.79% |        7052      8.00%     56.79% |        4681      5.31%     62.10% |        4762      5.40%     67.51% |        4907      5.57%     73.08% |        4796      5.44%     78.52% |        4687      5.32%     83.84% |        4771      5.41%     89.26% |        4785      5.43%     94.69% |        4681      5.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else::total        88108                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |     5249102     96.83%     96.83% |       12341      0.23%     97.05% |       12403      0.23%     97.28% |       12371      0.23%     97.51% |       11826      0.22%     97.73% |       12046      0.22%     97.95% |       11974      0.22%     98.17% |       11973      0.22%     98.39% |       10975      0.20%     98.59% |       10890      0.20%     98.80% |       10888      0.20%     99.00% |       10813      0.20%     99.20% |       10844      0.20%     99.40% |       10951      0.20%     99.60% |       10866      0.20%     99.80% |       10957      0.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total      5421220                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |      165355     71.45%     71.45% |        7085      3.06%     74.51% |        6993      3.02%     77.53% |        7105      3.07%     80.60% |        7030      3.04%     83.64% |        7007      3.03%     86.67% |        7184      3.10%     89.77% |        7177      3.10%     92.87% |        2058      0.89%     93.76% |        2145      0.93%     94.69% |        2102      0.91%     95.60% |        1979      0.86%     96.45% |        1994      0.86%     97.32% |        2156      0.93%     98.25% |        2056      0.89%     99.14% |        2000      0.86%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total       231426                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Inv    |       10564     22.35%     22.35% |        4659      9.85%     32.20% |        4880     10.32%     42.52% |        4679      9.90%     52.42% |        4805     10.16%     62.58% |        4659      9.85%     72.44% |        4813     10.18%     82.62% |        4948     10.47%     93.09% |         436      0.92%     94.01% |         393      0.83%     94.84% |         383      0.81%     95.65% |         389      0.82%     96.47% |         377      0.80%     97.27% |         431      0.91%     98.18% |         414      0.88%     99.06% |         446      0.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Inv::total        47276                       (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement |     8498838     83.12%     83.12% |       64330      0.63%     83.75% |       62521      0.61%     84.36% |       63863      0.62%     84.98% |       61631      0.60%     85.59% |       62582      0.61%     86.20% |       63353      0.62%     86.82% |       62765      0.61%     87.43% |      160927      1.57%     89.00% |      160536      1.57%     90.57% |      162325      1.59%     92.16% |      160032      1.57%     93.73% |      162131      1.59%     95.31% |      159992      1.56%     96.88% |      158442      1.55%     98.43% |      160799      1.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement::total     10225067                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX |        1666      0.16%      0.16% |      109702     10.55%     10.71% |      108882     10.47%     21.18% |      109949     10.57%     31.75% |      108926     10.47%     42.23% |      109663     10.54%     52.77% |      109169     10.50%     63.27% |      109340     10.51%     73.78% |       34038      3.27%     77.05% |       34167      3.29%     80.34% |       34037      3.27%     83.61% |       34240      3.29%     86.91% |       34109      3.28%     90.18% |       34348      3.30%     93.49% |       34039      3.27%     96.76% |       33687      3.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total      1039962                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS |        3108      2.27%      2.27% |       15366     11.21%     13.48% |       15211     11.09%     24.57% |       15027     10.96%     35.53% |       15184     11.08%     46.61% |       15351     11.20%     57.80% |       15098     11.01%     68.82% |       15082     11.00%     79.82% |        3530      2.57%     82.39% |        3532      2.58%     84.97% |        3459      2.52%     87.49% |        3400      2.48%     89.97% |        3446      2.51%     92.48% |        3551      2.59%     95.07% |        3315      2.42%     97.49% |        3438      2.51%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total       137098                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |          21      5.50%      5.50% |          28      7.33%     12.83% |          28      7.33%     20.16% |          29      7.59%     27.75% |          24      6.28%     34.03% |          28      7.33%     41.36% |          24      6.28%     47.64% |          28      7.33%     54.97% |          14      3.66%     58.64% |          26      6.81%     65.45% |          23      6.02%     71.47% |          27      7.07%     78.53% |          23      6.02%     84.55% |          31      8.12%     92.67% |          28      7.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total          382                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |     6685394     90.56%     90.56% |       46717      0.63%     91.19% |       45766      0.62%     91.81% |       46214      0.63%     92.43% |       45459      0.62%     93.05% |       45869      0.62%     93.67% |       46014      0.62%     94.30% |       45850      0.62%     94.92% |       47083      0.64%     95.55% |       47179      0.64%     96.19% |       47239      0.64%     96.83% |       46847      0.63%     97.47% |       47058      0.64%     98.10% |       46919      0.64%     98.74% |       46152      0.63%     99.37% |       46830      0.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      7382590                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |       15175     10.56%     10.56% |        8203      5.71%     16.28% |        8269      5.76%     22.03% |        8242      5.74%     27.77% |        8343      5.81%     33.58% |        8072      5.62%     39.20% |        8113      5.65%     44.85% |        8115      5.65%     50.50% |        8664      6.03%     56.53% |        8843      6.16%     62.69% |        8869      6.17%     68.86% |        8831      6.15%     75.01% |        9067      6.31%     81.32% |        8923      6.21%     87.53% |        9055      6.30%     93.84% |        8852      6.16%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total       143636                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      585353     27.61%     27.61% |       65270      3.08%     30.69% |       64231      3.03%     33.72% |       65674      3.10%     36.81% |       64211      3.03%     39.84% |       64997      3.07%     42.91% |       65348      3.08%     45.99% |       64858      3.06%     49.05% |      135157      6.37%     55.43% |      134942      6.36%     61.79% |      136039      6.42%     68.21% |      134702      6.35%     74.56% |      136409      6.43%     80.99% |      134648      6.35%     87.34% |      133451      6.29%     93.64% |      134861      6.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      2120151                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv    |           0      0.00%      0.00% |           9     27.27%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           2      6.06%     45.45% |           4     12.12%     57.58% |           3      9.09%     66.67% |           5     15.15%     81.82% |           0      0.00%     81.82% |           3      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      3.03%     93.94% |           0      0.00%     93.94% |           2      6.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv::total           33                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |        2543      6.67%      6.67% |        2241      5.87%     12.54% |        2267      5.94%     18.48% |        2205      5.78%     24.27% |        2101      5.51%     29.77% |        2239      5.87%     35.64% |        2239      5.87%     41.51% |        2240      5.87%     47.38% |        2564      6.72%     54.11% |        2522      6.61%     60.72% |        2558      6.71%     67.42% |        2434      6.38%     73.81% |        2528      6.63%     80.43% |        2511      6.58%     87.02% |        2513      6.59%     93.60% |        2440      6.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total        38145                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1939033     46.83%     46.83% |      145262      3.51%     50.34% |      143300      3.46%     53.80% |      145023      3.50%     57.31% |      142880      3.45%     60.76% |      144052      3.48%     64.24% |      144073      3.48%     67.72% |      143901      3.48%     71.19% |      149188      3.60%     74.80% |      148902      3.60%     78.39% |      150336      3.63%     82.02% |      148675      3.59%     85.62% |      150343      3.63%     89.25% |      148758      3.59%     92.84% |      147479      3.56%     96.40% |      148947      3.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      4140152                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |         208      7.12%      7.12% |         223      7.64%     14.76% |         214      7.33%     22.09% |         198      6.78%     28.87% |         244      8.36%     37.23% |         209      7.16%     44.38% |         197      6.75%     51.13% |         191      6.54%     57.67% |         189      6.47%     64.14% |         180      6.16%     70.31% |         173      5.92%     76.23% |         197      6.75%     82.98% |         159      5.45%     88.42% |         160      5.48%     93.90% |         178      6.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total         2920                       (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else |           0      0.00%      0.00% |           9     27.27%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           2      6.06%     45.45% |           4     12.12%     57.58% |           3      9.09%     66.67% |           5     15.15%     81.82% |           0      0.00%     81.82% |           3      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      3.03%     93.94% |           0      0.00%     93.94% |           2      6.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else::total           33                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |       28976     36.63%     36.63% |        3360      4.25%     40.87% |        3537      4.47%     45.35% |        3402      4.30%     49.65% |        3285      4.15%     53.80% |        3506      4.43%     58.23% |        3462      4.38%     62.61% |        3440      4.35%     66.95% |        3296      4.17%     71.12% |        3279      4.14%     75.27% |        3323      4.20%     79.47% |        3179      4.02%     83.49% |        3277      4.14%     87.63% |        3343      4.23%     91.85% |        3287      4.15%     96.01% |        3158      3.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        79110                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |       12288     21.04%     21.04% |        2995      5.13%     26.17% |        3097      5.30%     31.47% |        3014      5.16%     36.63% |        2892      4.95%     41.58% |        3091      5.29%     46.87% |        3088      5.29%     52.16% |        3052      5.23%     57.38% |        3169      5.43%     62.81% |        3130      5.36%     68.17% |        3156      5.40%     73.57% |        3032      5.19%     78.76% |        3121      5.34%     84.10% |        3131      5.36%     89.46% |        3094      5.30%     94.76% |        3060      5.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total        58410                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |          21      5.50%      5.50% |          28      7.33%     12.83% |          28      7.33%     20.16% |          29      7.59%     27.75% |          24      6.28%     34.03% |          28      7.33%     41.36% |          24      6.28%     47.64% |          28      7.33%     54.97% |          14      3.66%     58.64% |          26      6.81%     65.45% |          23      6.02%     71.47% |          27      7.07%     78.53% |          23      6.02%     84.55% |          31      8.12%     92.67% |          28      7.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total          382                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |         850     98.95%     98.95% |           0      0.00%     98.95% |           0      0.00%     98.95% |           0      0.00%     98.95% |           0      0.00%     98.95% |           1      0.12%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           2      0.23%     99.30% |           0      0.00%     99.30% |           1      0.12%     99.42% |           0      0.00%     99.42% |           5      0.58%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total          859                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           15                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            6                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     8600371     83.28%     83.28% |       64347      0.62%     83.90% |       62534      0.61%     84.51% |       63873      0.62%     85.12% |       61645      0.60%     85.72% |       62602      0.61%     86.33% |       63375      0.61%     86.94% |       62774      0.61%     87.55% |      160998      1.56%     89.11% |      160654      1.56%     90.66% |      162402      1.57%     92.24% |      160096      1.55%     93.79% |      162199      1.57%     95.36% |      160075      1.55%     96.91% |      158524      1.53%     98.44% |      160878      1.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total     10327347                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            6                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           5     71.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Store::total            7                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Own |      590797     27.57%     27.57% |       61790      2.88%     30.45% |       60589      2.83%     33.28% |       61922      2.89%     36.17% |       60466      2.82%     38.99% |       61101      2.85%     41.84% |       61277      2.86%     44.70% |       60910      2.84%     47.54% |      140503      6.56%     54.10% |      140345      6.55%     60.65% |      141490      6.60%     67.25% |      140187      6.54%     73.79% |      142036      6.63%     80.42% |      140110      6.54%     86.96% |      139135      6.49%     93.45% |      140286      6.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Own::total      2142944                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else |          74      0.07%      0.07% |       11978     11.15%     11.22% |       12023     11.19%     22.41% |       12097     11.26%     33.67% |       12163     11.32%     44.99% |       12031     11.20%     56.19% |       12137     11.30%     67.48% |       12036     11.20%     78.68% |        2786      2.59%     81.28% |        2900      2.70%     83.98% |        2912      2.71%     86.69% |        2822      2.63%     89.31% |        2885      2.69%     92.00% |        2908      2.71%     94.71% |        2835      2.64%     97.34% |        2854      2.66%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else::total       107441                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack |      590871     26.26%     26.26% |       73768      3.28%     29.53% |       72612      3.23%     32.76% |       74019      3.29%     36.05% |       72629      3.23%     39.28% |       73132      3.25%     42.53% |       73414      3.26%     45.79% |       72946      3.24%     49.03% |      143289      6.37%     55.40% |      143243      6.37%     61.76% |      144401      6.42%     68.18% |      143009      6.35%     74.54% |      144921      6.44%     80.98% |      143017      6.36%     87.33% |      141970      6.31%     93.64% |      143140      6.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack::total      2250381                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck |        5210     68.22%     68.22% |          67      0.88%     69.10% |          63      0.82%     69.92% |          61      0.80%     70.72% |          57      0.75%     71.47% |          60      0.79%     72.25% |          52      0.68%     72.93% |          63      0.82%     73.76% |         254      3.33%     77.09% |         245      3.21%     80.29% |         243      3.18%     83.48% |         239      3.13%     86.60% |         249      3.26%     89.87% |         259      3.39%     93.26% |         258      3.38%     96.63% |         257      3.37%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck::total         7637                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Own |      106655     97.49%     97.49% |          46      0.04%     97.53% |          37      0.03%     97.56% |          39      0.04%     97.60% |          40      0.04%     97.63% |          48      0.04%     97.68% |          42      0.04%     97.72% |          38      0.03%     97.75% |         299      0.27%     98.02% |         337      0.31%     98.33% |         297      0.27%     98.60% |         280      0.26%     98.86% |         290      0.27%     99.12% |         324      0.30%     99.42% |         317      0.29%     99.71% |         317      0.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Own::total       109406                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else |         647      6.79%      6.79% |         938      9.85%     16.64% |         695      7.30%     23.94% |         755      7.93%     31.86% |         702      7.37%     39.23% |         767      8.05%     47.29% |         752      7.90%     55.18% |         692      7.27%     62.45% |         464      4.87%     67.32% |         490      5.14%     72.46% |         471      4.94%     77.41% |         452      4.75%     82.15% |         417      4.38%     86.53% |         421      4.42%     90.95% |         455      4.78%     95.73% |         407      4.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else::total         9525                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack |      102092     91.73%     91.73% |         917      0.82%     92.56% |         669      0.60%     93.16% |         733      0.66%     93.82% |         685      0.62%     94.43% |         755      0.68%     95.11% |         742      0.67%     95.78% |         667      0.60%     96.38% |         509      0.46%     96.83% |         582      0.52%     97.36% |         525      0.47%     97.83% |         493      0.44%     98.27% |         458      0.41%     98.68% |         486      0.44%     99.12% |         514      0.46%     99.58% |         467      0.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack::total       111294                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.WriteBack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.WriteBack::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck |        7923      8.07%      8.07% |        7122      7.25%     15.32% |        6975      7.10%     22.42% |        7203      7.34%     29.76% |        6943      7.07%     36.83% |        6885      7.01%     43.84% |        7101      7.23%     51.07% |        7043      7.17%     58.25% |        5039      5.13%     63.38% |        5110      5.20%     68.58% |        5291      5.39%     73.97% |        5184      5.28%     79.25% |        5065      5.16%     84.41% |        5111      5.20%     89.61% |        5126      5.22%     94.83% |        5074      5.17%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck::total        98195                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Own |       21156     85.72%     85.72% |          48      0.19%     85.91% |          41      0.17%     86.08% |          45      0.18%     86.26% |          52      0.21%     86.47% |          64      0.26%     86.73% |          43      0.17%     86.90% |          55      0.22%     87.13% |         389      1.58%     88.70% |         378      1.53%     90.24% |         405      1.64%     91.88% |         429      1.74%     93.61% |         413      1.67%     95.29% |         371      1.50%     96.79% |         371      1.50%     98.29% |         421      1.71%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Own::total        24681                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else |         625      0.71%      0.71% |        7154      8.12%      8.83% |        7003      7.95%     16.78% |        7219      8.19%     24.97% |        6960      7.90%     32.87% |        6908      7.84%     40.71% |        7117      8.08%     48.79% |        7052      8.00%     56.79% |        4681      5.31%     62.10% |        4762      5.40%     67.51% |        4907      5.57%     73.08% |        4796      5.44%     78.52% |        4687      5.32%     83.84% |        4771      5.41%     89.26% |        4785      5.43%     94.69% |        4681      5.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else::total        88108                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack |       13858     94.98%     94.98% |          80      0.55%     95.52% |          69      0.47%     96.00% |          61      0.42%     96.42% |          69      0.47%     96.89% |          87      0.60%     97.48% |          58      0.40%     97.88% |          64      0.44%     98.32% |          31      0.21%     98.53% |          30      0.21%     98.74% |          20      0.14%     98.88% |          41      0.28%     99.16% |          35      0.24%     99.40% |          30      0.21%     99.60% |          30      0.21%     99.81% |          28      0.19%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack::total        14591                       (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.Fwd_GETX::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.Fwd_GETS::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.L0_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.L0_Ack::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else |           0      0.00%      0.00% |           9     27.27%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           2      6.06%     45.45% |           4     12.12%     57.58% |           3      9.09%     66.67% |           5     15.15%     81.82% |           0      0.00%     81.82% |           3      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      3.03%     93.94% |           0      0.00%     93.94% |           2      6.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else::total           33                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack |           0      0.00%      0.00% |           9     27.27%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           2      6.06%     45.45% |           4     12.12%     57.58% |           3      9.09%     66.67% |           5     15.15%     81.82% |           0      0.00%     81.82% |           3      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      3.03%     93.94% |           0      0.00%     93.94% |           2      6.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack::total           33                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        9649993      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        4181564      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE        20299      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX       10327353      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old            6      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement      1078336      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean       581046      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       2052596      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1659382      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          68796      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean       122116      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack             369614      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all          83547      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock         143636      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock     11581152      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS      1301342      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       751256      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS      2119640      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX        39230      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE        20265      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement        26001      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean        56605      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS      6081359      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX      2346314      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement      1030323      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       498236      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS       143636      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX      1041497      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX     10327347      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old            6      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement        22012      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean        26205      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS            4      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1659382      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data        11198      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data_clean        10647      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all          167      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data         6213      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean        19218      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all          774      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack         224959      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all        56605      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack         144655      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all        26001      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS          109      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data      1301231      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS          675      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data          109      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETS            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX            5      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       751256      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS           48      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX          283      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE           33      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock        59495      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS         2311      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX         2959      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX            6      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock     11521657      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS          868      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX           19      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data        50278      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean        90067      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock         3291      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data         1107      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean         2184      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock       140345      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples    377800882                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     2.755854                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.137621                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    18.664045                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |   377723162     99.98%     99.98% |       66402      0.02%    100.00% |       10408      0.00%    100.00% |         812      0.00%    100.00% |          93      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total    377800882                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples    362102404                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000007                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.051159                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |   362102400    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total    362102404                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples     15698478                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    43.256380                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    22.265850                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    81.681531                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |    15620759     99.50%     99.50% |       66401      0.42%     99.93% |       10408      0.07%     99.99% |         812      0.01%    100.00% |          93      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total     15698478                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    138753987                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.443903                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.048890                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    12.211308                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   138740524     99.99%     99.99% |       10098      0.01%    100.00% |        3031      0.00%    100.00% |         240      0.00%    100.00% |          91      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    138753987                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    138400031                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.054061                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.037288                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.732384                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   138399969    100.00%    100.00% |          16      0.00%    100.00% |          10      0.00%    100.00% |          22      0.00%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    138400031                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples       353956                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   153.875646                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    81.174517                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   186.950157                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |      340539     96.21%     96.21% |       10066      2.84%     99.05% |        3017      0.85%     99.91% |         240      0.07%     99.97% |          91      0.03%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total       353956                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    445792286                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.012640                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.001199                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     1.068803                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   445791317    100.00%    100.00% |         696      0.00%    100.00% |         155      0.00%    100.00% |          77      0.00%    100.00% |          31      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    445792286                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    445634126                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   445634126    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    445634126                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples       158160                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    36.625993                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    29.294674                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    44.170930                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |      157191     99.39%     99.39% |         696      0.44%     99.83% |         155      0.10%     99.93% |          77      0.05%     99.97% |          31      0.02%     99.99% |           6      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total       158160                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples       717179                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.035582                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.007652                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     1.329785                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |      717163    100.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           5      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total       717179                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples       714705                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.001482                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000161                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.583915                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |      714702    100.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total       714705                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2474                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    10.886823                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean     8.700387                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    17.800602                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |        2461     99.47%     99.47% |           4      0.16%     99.64% |           0      0.00%     99.64% |           5      0.20%     99.84% |           3      0.12%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         2474                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples     10137072                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    17.031188                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     3.379491                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    42.227026                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |    10066975     99.31%     99.31% |       57381      0.57%     99.87% |        9797      0.10%     99.97% |        1978      0.02%     99.99% |         654      0.01%    100.00% |         170      0.00%    100.00% |          97      0.00%    100.00% |          20      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total     10137072                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples      6789823                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |     6789823    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total      6789823                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples      3347249                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    49.550108                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    39.959022                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    61.817064                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |     3277152     97.91%     97.91% |       57381      1.71%     99.62% |        9797      0.29%     99.91% |        1978      0.06%     99.97% |         654      0.02%     99.99% |         170      0.01%    100.00% |          97      0.00%    100.00% |          20      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total      3347249                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples     10137072                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |    10137072    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total     10137072                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples     10137072                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |    10137072    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total     10137072                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count      2052598                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000883                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count      3137147                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.001358                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time     10328000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time     3.292163                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count      3711979                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.001596                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count      3137146                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.001647                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count      1659382                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000714                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.delayHistogram::samples     15862951                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::mean     0.992304                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::stdev     0.087388                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::0        122079      0.77%      0.77% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::1      15740872     99.23%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::total     15862951                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_hits    440633458                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_misses     13976695                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_accesses    454610153                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_hits    402033390                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_misses       122823                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_accesses    402156213                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.bufferFromL1.m_msg_count     15862951                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferFromL1.m_buf_msgs     0.015559                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferFromL1.m_stall_time   2226867780                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferFromL1.m_avg_stall_time   140.381684                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.bufferToL1.m_msg_count     29784068                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferToL1.m_buf_msgs     0.022495                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_stall_time   8641023874                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferToL1.m_stall_count       719473                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.bufferToL1.m_avg_stall_time   290.122352                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.mandatoryQueue.m_msg_count    856766366                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_buf_msgs     0.216657                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.mandatoryQueue.m_stall_time      9357138                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.mandatoryQueue.m_stall_count          120                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_avg_stall_time     0.010921                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl0.prefetchQueue.m_msg_count      1108227                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.prefetchQueue.m_buf_msgs     0.000280                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissObserved     14032282                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams         7947                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested      1108227                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numHits      1020085                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPartialHits        57590                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed        43733                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.delayHistogram::samples       453654                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::mean     0.991687                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::stdev     0.090793                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::0          3771      0.83%      0.83% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::1        449883     99.17%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::total       453654                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_hits      5184429                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_misses       363465                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_accesses      5547894                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_hits      3052591                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_misses          901                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_accesses      3053492                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.bufferFromL1.m_msg_count       453654                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferFromL1.m_buf_msgs     0.388250                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferFromL1.m_stall_time     64108988                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferFromL1.m_avg_stall_time   141.316924                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.bufferToL1.m_msg_count       659868                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferToL1.m_buf_msgs     0.000579                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_stall_time    285388134                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferToL1.m_stall_count        61884                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl1.bufferToL1.m_avg_stall_time   432.492762                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.mandatoryQueue.m_msg_count      8601386                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_buf_msgs     0.002175                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.prefetchQueue.m_msg_count         8079                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.prefetchQueue.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissObserved       363806                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams          317                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested         8079                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numHits         6706                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPartialHits          108                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed           97                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.delayHistogram::samples       529171                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::mean     0.822262                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::stdev     0.382293                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::0        94054     17.77%     17.77% # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::1       435117     82.23%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::total       529171                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_hits      5196655                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_misses       365902                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_accesses      5562557                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_hits      2802020                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_misses         3654                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_accesses      2805674                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.bufferFromL1.m_msg_count       529171                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.bufferFromL1.m_buf_msgs     1.551627                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.bufferFromL1.m_stall_time     85549300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.bufferFromL1.m_avg_stall_time   161.666645                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.bufferToL1.m_msg_count       736812                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.bufferToL1.m_buf_msgs     0.000890                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.bufferToL1.m_stall_time    444862800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.bufferToL1.m_stall_count       142192                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl10.bufferToL1.m_avg_stall_time   603.767040                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.mandatoryQueue.m_msg_count      8368231                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.mandatoryQueue.m_buf_msgs     0.002879                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.prefetchQueue.m_msg_count        10033                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissObserved       368974                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams          318                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested        10033                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numHits         8714                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPartialHits           50                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed          145                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.delayHistogram::samples       523539                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::mean     0.821902                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::stdev     0.382595                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::0        93241     17.81%     17.81% # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::1       430298     82.19%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::total       523539                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_hits      5162012                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_misses       361677                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_accesses      5523689                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_hits      2776690                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_misses         3731                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_accesses      2780421                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.bufferFromL1.m_msg_count       523539                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.bufferFromL1.m_buf_msgs     1.138680                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.bufferFromL1.m_stall_time     84766800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl11.bufferFromL1.m_avg_stall_time   161.911147                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl11.bufferToL1.m_msg_count       728928                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.bufferToL1.m_buf_msgs     0.000881                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.bufferToL1.m_stall_time    441197100                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl11.bufferToL1.m_stall_count       140898                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl11.bufferToL1.m_avg_stall_time   605.268422                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl11.mandatoryQueue.m_msg_count      8304110                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.mandatoryQueue.m_buf_msgs     0.002857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.prefetchQueue.m_msg_count        10057                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissObserved       364840                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams          318                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested        10057                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numHits         8741                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPartialHits           46                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed          161                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.delayHistogram::samples       529539                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::mean     0.822685                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::stdev     0.381935                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::0        93895     17.73%     17.73% # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::1       435644     82.27%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::total       529539                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_hits      5195982                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_misses       366063                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_accesses      5562045                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_hits      2804680                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_misses         3647                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_accesses      2808327                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.bufferFromL1.m_msg_count       529539                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.bufferFromL1.m_buf_msgs     0.000529                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.bufferFromL1.m_stall_time     85654200                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl12.bufferFromL1.m_avg_stall_time   161.752392                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl12.bufferToL1.m_msg_count       737092                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.bufferToL1.m_buf_msgs     0.000891                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.bufferToL1.m_stall_time    446469600                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl12.bufferToL1.m_stall_count       142739                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl12.bufferToL1.m_avg_stall_time   605.717604                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl12.mandatoryQueue.m_msg_count      8370372                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.mandatoryQueue.m_buf_msgs     0.002880                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.prefetchQueue.m_msg_count         9993                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissObserved       369131                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams          318                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested         9993                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numHits         8675                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPartialHits           49                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed          164                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.delayHistogram::samples       524666                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::mean     0.822451                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::stdev     0.382133                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::0        93154     17.75%     17.75% # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::1       431512     82.25%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::total       524666                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_hits      5168940                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_misses       362866                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_accesses      5531806                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_hits      2803937                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_misses         3721                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_accesses      2807658                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.bufferFromL1.m_msg_count       524666                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.bufferFromL1.m_buf_msgs     2.708604                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.bufferFromL1.m_stall_time     84988300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl13.bufferFromL1.m_avg_stall_time   161.985530                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl13.bufferToL1.m_msg_count       730695                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.bufferToL1.m_buf_msgs     0.000882                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.bufferToL1.m_stall_time    440963000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl13.bufferToL1.m_stall_count       140806                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl13.bufferToL1.m_avg_stall_time   603.484354                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl13.mandatoryQueue.m_msg_count      8339464                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.mandatoryQueue.m_buf_msgs     0.002869                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.prefetchQueue.m_msg_count        10062                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissObserved       365996                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams          323                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested        10062                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numHits         8718                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPartialHits           54                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed          166                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.delayHistogram::samples       519927                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::mean     0.821812                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::stdev     0.382672                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::0        92645     17.82%     17.82% # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::1       427282     82.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::total       519927                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_hits      5133747                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_misses       359413                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_accesses      5493160                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_hits      2763096                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_misses         3612                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_accesses      2766708                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.bufferFromL1.m_msg_count       519927                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.bufferFromL1.m_buf_msgs     0.000520                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.bufferFromL1.m_stall_time     84115100                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl14.bufferFromL1.m_avg_stall_time   161.782519                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl14.bufferToL1.m_msg_count       723646                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.bufferToL1.m_buf_msgs     0.000874                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.bufferToL1.m_stall_time    437682800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl14.bufferToL1.m_stall_count       139823                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl14.bufferToL1.m_avg_stall_time   604.829986                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl14.mandatoryQueue.m_msg_count      8259868                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.mandatoryQueue.m_buf_msgs     0.002842                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.prefetchQueue.m_msg_count         9814                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissObserved       362465                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams          293                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested         9814                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numHits         8591                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPartialHits           54                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed          160                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.delayHistogram::samples       524569                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::mean     0.822306                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::stdev     0.382256                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::0        93213     17.77%     17.77% # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::1       431356     82.23%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::total       524569                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_hits      5164007                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_misses       362745                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_accesses      5526752                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_hits      2789106                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_misses         3749                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_accesses      2792855                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.bufferFromL1.m_msg_count       524569                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.bufferFromL1.m_buf_msgs     1.186265                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.bufferFromL1.m_stall_time     84996100                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl15.bufferFromL1.m_avg_stall_time   162.030353                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl15.bufferToL1.m_msg_count       730537                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.bufferToL1.m_buf_msgs     0.000882                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.bufferToL1.m_stall_time    441454100                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl15.bufferToL1.m_stall_count       141029                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl15.bufferToL1.m_avg_stall_time   604.287120                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl15.mandatoryQueue.m_msg_count      8319607                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.mandatoryQueue.m_buf_msgs     0.002862                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.prefetchQueue.m_msg_count         9994                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissObserved       365881                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams          318                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested         9994                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numHits         8671                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPartialHits           54                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed          156                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.delayHistogram::samples       447139                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::mean     0.991888                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::stdev     0.089698                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::0          3627      0.81%      0.81% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::1        443512     99.19%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::total       447139                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_hits      5146871                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_misses       358329                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_accesses      5505200                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_hits      3024174                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_misses          813                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_accesses      3024987                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.bufferFromL1.m_msg_count       447139                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferFromL1.m_buf_msgs     0.000439                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferFromL1.m_stall_time     63188242                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferFromL1.m_avg_stall_time   141.316776                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.bufferToL1.m_msg_count       650922                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferToL1.m_buf_msgs     0.000571                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_stall_time    281149240                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferToL1.m_stall_count        60668                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl2.bufferToL1.m_avg_stall_time   431.924624                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.mandatoryQueue.m_msg_count      8530187                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_buf_msgs     0.002157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.prefetchQueue.m_msg_count         8347                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.prefetchQueue.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissObserved       358563                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams          316                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested         8347                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numHits         6985                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPartialHits          101                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed           94                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.delayHistogram::samples       453109                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::mean     0.991708                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::stdev     0.090680                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::0          3757      0.83%      0.83% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::1        449352     99.17%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::total       453109                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_hits      5184043                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_misses       362640                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_accesses      5546683                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_hits      3046494                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_misses          835                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_accesses      3047329                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.bufferFromL1.m_msg_count       453109                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferFromL1.m_buf_msgs     1.297714                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferFromL1.m_stall_time     64082074                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferFromL1.m_avg_stall_time   141.427502                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.bufferToL1.m_msg_count       658778                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferToL1.m_buf_msgs     0.000579                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_stall_time    285446426                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferToL1.m_stall_count        62006                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl3.bufferToL1.m_avg_stall_time   433.296841                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.mandatoryQueue.m_msg_count      8594012                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_buf_msgs     0.002173                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.prefetchQueue.m_msg_count         8326                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.prefetchQueue.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissObserved       362854                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams          317                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested         8326                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numHits         6953                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPartialHits          109                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed           94                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.delayHistogram::samples       445285                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::mean     0.991796                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::stdev     0.090202                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::0          3653      0.82%      0.82% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::1        441632     99.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::total       445285                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_hits      5136359                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_misses       356612                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_accesses      5492971                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_hits      3014355                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_misses          807                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_accesses      3015162                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.bufferFromL1.m_msg_count       445285                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferFromL1.m_buf_msgs     3.517404                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferFromL1.m_stall_time     62908174                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferFromL1.m_avg_stall_time   141.276203                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.bufferToL1.m_msg_count       647618                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferToL1.m_buf_msgs     0.000569                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferToL1.m_stall_time    280172542                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferToL1.m_stall_count        60558                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl4.bufferToL1.m_avg_stall_time   432.620066                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.mandatoryQueue.m_msg_count      8508133                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_buf_msgs     0.002151                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.prefetchQueue.m_msg_count         8269                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.prefetchQueue.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissObserved       356820                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams          224                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested         8269                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numHits         7249                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPartialHits          127                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed           97                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.delayHistogram::samples       449026                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::mean     0.991669                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::stdev     0.090895                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::0          3741      0.83%      0.83% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::1        445285     99.17%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::total       449026                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_hits      5162420                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_misses       359441                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_accesses      5521861                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_hits      3046439                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_misses          839                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_accesses      3047278                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.bufferFromL1.m_msg_count       449026                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferFromL1.m_buf_msgs     2.021899                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferFromL1.m_stall_time     63505208                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferFromL1.m_avg_stall_time   141.428799                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.bufferToL1.m_msg_count       653302                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferToL1.m_buf_msgs     0.000574                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferToL1.m_stall_time    282869002                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferToL1.m_stall_count        61214                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl5.bufferToL1.m_avg_stall_time   432.983524                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.mandatoryQueue.m_msg_count      8569139                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.mandatoryQueue.m_buf_msgs     0.002167                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.prefetchQueue.m_msg_count         8599                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.prefetchQueue.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissObserved       359671                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams          234                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested         8599                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numHits         7559                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPartialHits          107                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed           99                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.delayHistogram::samples       450193                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::mean     0.991832                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::stdev     0.090005                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::0          3677      0.82%      0.82% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::1        446516     99.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::total       450193                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_hits      5164916                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_misses       360207                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_accesses      5525123                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_hits      3033977                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_misses          812                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_accesses      3034789                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.bufferFromL1.m_msg_count       450193                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferFromL1.m_buf_msgs     1.353918                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferFromL1.m_stall_time     63760234                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferFromL1.m_avg_stall_time   141.628666                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.bufferToL1.m_msg_count       654573                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferToL1.m_buf_msgs     0.000575                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferToL1.m_stall_time    283076352                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferToL1.m_stall_count        61362                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl6.bufferToL1.m_avg_stall_time   432.459561                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.mandatoryQueue.m_msg_count      8559912                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.mandatoryQueue.m_buf_msgs     0.002165                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.prefetchQueue.m_msg_count         8556                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.prefetchQueue.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissObserved       360391                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams          229                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested         8556                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numHits         7533                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPartialHits          109                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed           92                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.delayHistogram::samples       448677                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::mean     0.991310                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::stdev     0.092814                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::0          3899      0.87%      0.87% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::1        444778     99.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::total       448677                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_hits      5161706                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_misses       359393                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_accesses      5521099                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_hits      3033084                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_misses          841                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_accesses      3033925                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.bufferFromL1.m_msg_count       448677                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferFromL1.m_buf_msgs     0.253800                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferFromL1.m_stall_time     63480366                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferFromL1.m_avg_stall_time   141.483441                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.bufferToL1.m_msg_count       652792                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferToL1.m_buf_msgs     0.000573                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferToL1.m_stall_time    282152908                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferToL1.m_stall_count        61003                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl7.bufferToL1.m_avg_stall_time   432.224825                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.mandatoryQueue.m_msg_count      8555024                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.mandatoryQueue.m_buf_msgs     0.002163                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.prefetchQueue.m_msg_count         8477                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.prefetchQueue.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissObserved       359611                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams          241                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested         8477                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numHits         7399                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPartialHits          118                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed          108                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.delayHistogram::samples       525439                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::mean     0.822495                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::stdev     0.382096                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::0         93268     17.75%     17.75% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::1        432171     82.25%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::total       525439                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_hits      5179095                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_misses       363588                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_accesses      5542683                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_hits      2810204                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_misses         3598                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_accesses      2813802                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.bufferFromL1.m_msg_count       525439                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferFromL1.m_buf_msgs     0.000525                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferFromL1.m_stall_time     85039600                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferFromL1.m_avg_stall_time   161.844857                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.bufferToL1.m_msg_count       732079                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferToL1.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferToL1.m_stall_time    441981900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferToL1.m_stall_count       141192                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl8.bufferToL1.m_avg_stall_time   603.735253                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.mandatoryQueue.m_msg_count      8356485                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.mandatoryQueue.m_buf_msgs     0.002875                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.prefetchQueue.m_msg_count        10049                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissObserved       366591                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams          325                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested        10049                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numHits         8697                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPartialHits           55                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed          195                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.delayHistogram::samples       525356                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::mean     0.822532                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::stdev     0.382065                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::0         93234     17.75%     17.75% # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::1        432122     82.25%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::total       525356                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_hits      5169395                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_misses       363121                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_accesses      5532516                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_hits      2799889                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_misses         3777                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_accesses      2803666                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.bufferFromL1.m_msg_count       525356                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.bufferFromL1.m_buf_msgs     0.000525                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.bufferFromL1.m_stall_time     85188200                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.bufferFromL1.m_avg_stall_time   162.153283                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.bufferToL1.m_msg_count       731634                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.bufferToL1.m_buf_msgs     0.000883                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.bufferToL1.m_stall_time    441862600                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.bufferToL1.m_stall_count       141065                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl9.bufferToL1.m_avg_stall_time   603.939401                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.mandatoryQueue.m_msg_count      8336182                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.mandatoryQueue.m_buf_msgs     0.002868                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.prefetchQueue.m_msg_count        10153                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissObserved       366315                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams          321                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested        10153                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numHits         8824                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPartialHits           47                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed          167                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples     17929059                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.037037                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     0.656606                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15     17917897     99.94%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31        10295      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47          863      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::80-95            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total     17929059                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_hits      5905754                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_misses      9237245                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_accesses     15142999                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_msg_count        59926                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL2.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL2.m_stall_time      2692000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_stall_count         1346                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.requestFromL2.m_avg_stall_time    44.922071                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL2.m_msg_count     17837616                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL2.m_buf_msgs     0.015342                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL2.m_msg_count     17869133                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL2.m_buf_msgs     0.007685                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_msg_count        63131                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL2.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.unblockToL2.m_msg_count      8651890                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockToL2.m_buf_msgs     0.003721                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples       509553                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     1.421308                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     3.758363                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-31       509120     99.92%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-63          375      0.07%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-95           40      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-127           16      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total       509553                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_hits       103223                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_misses       268468                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_accesses       371691                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_msg_count       170929                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL2.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL2.m_stall_time     40159000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_stall_count        20079                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.requestFromL2.m_avg_stall_time   234.945504                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL2.m_msg_count       332815                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL2.m_buf_msgs     0.000286                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL2.m_msg_count       338624                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL2.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_msg_count       187048                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL2.m_buf_msgs     0.000161                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.unblockToL2.m_msg_count       203177                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockToL2.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.delayHistogram::samples       583327                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean     1.767007                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev     4.240453                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-31       582678     99.89%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::32-63          587      0.10%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-95           34      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::96-127           13      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-159            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-223            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::224-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total       583327                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_hits        33025                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_misses       345665                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_accesses       378690                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.requestFromL2.m_msg_count        69199                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL2.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL2.m_stall_time     17789500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL2.m_stall_count         8291                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.requestFromL2.m_avg_stall_time   257.077414                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL2.m_msg_count       508067                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL2.m_buf_msgs     0.000437                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL2.m_msg_count       514128                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL2.m_buf_msgs     0.000221                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseToL2.m_msg_count        73010                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL2.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.unblockToL2.m_msg_count       209600                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockToL2.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.delayHistogram::samples       577135                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean     1.658385                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev     4.092634                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-31       576555     99.90%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::32-63          534      0.09%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-95           17      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::96-127           11      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-159           11      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-223            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total       577135                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_hits        32463                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_misses       342110                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_accesses       374573                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.requestFromL2.m_msg_count        69142                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL2.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL2.m_stall_time     17320000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL2.m_stall_count         8070                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.requestFromL2.m_avg_stall_time   250.498973                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL2.m_msg_count       502207                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL2.m_buf_msgs     0.000432                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL2.m_msg_count       507993                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL2.m_buf_msgs     0.000218                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseToL2.m_msg_count        72864                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL2.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.unblockToL2.m_msg_count       207385                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockToL2.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.delayHistogram::samples       583525                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean     1.789447                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev     4.222029                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-31       582831     99.88%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::32-63          634      0.11%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-95           41      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::96-127           14      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total       583525                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_hits        32786                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_misses       346025                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_accesses       378811                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.requestFromL2.m_msg_count        69299                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL2.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL2.m_stall_time     17129500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL2.m_stall_count         7989                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.requestFromL2.m_avg_stall_time   247.182499                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL2.m_msg_count       508224                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL2.m_buf_msgs     0.000437                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL2.m_msg_count       514226                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL2.m_buf_msgs     0.000221                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseToL2.m_msg_count        73016                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL2.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.unblockToL2.m_msg_count       209589                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockToL2.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.delayHistogram::samples       578082                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean     1.684458                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev     4.123328                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-31       577491     99.90%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::32-63          541      0.09%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-95           23      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::96-127           15      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-159            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::160-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-223            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total       578082                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_hits        33359                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_misses       342402                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_accesses       375761                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.requestFromL2.m_msg_count        69590                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL2.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL2.m_stall_time     17383000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL2.m_stall_count         8102                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.requestFromL2.m_avg_stall_time   249.791637                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL2.m_msg_count       502479                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL2.m_buf_msgs     0.000432                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL2.m_msg_count       508492                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL2.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseToL2.m_msg_count        73421                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL2.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.unblockToL2.m_msg_count       207731                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockToL2.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.delayHistogram::samples       572911                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean     1.838306                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev     4.392606                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-31       572209     99.88%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::32-63          626      0.11%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-95           39      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::96-127           18      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-159            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-223            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::224-255            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total       572911                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_hits        32767                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_misses       339262                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_accesses       372029                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.requestFromL2.m_msg_count        69165                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL2.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL2.m_stall_time     17316000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL2.m_stall_count         8075                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.requestFromL2.m_avg_stall_time   250.357840                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL2.m_msg_count       497786                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL2.m_buf_msgs     0.000428                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL2.m_msg_count       503746                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL2.m_buf_msgs     0.000217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseToL2.m_msg_count        72806                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL2.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.unblockToL2.m_msg_count       205780                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockToL2.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.delayHistogram::samples       577916                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean     1.699896                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev     4.141134                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-31       577305     99.89%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::32-63          571      0.10%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-95           14      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::96-127           16      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-223            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total       577916                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_hits        33023                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_misses       342578                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_accesses       375601                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.requestFromL2.m_msg_count        68683                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL2.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL2.m_stall_time     17044500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL2.m_stall_count         7944                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.requestFromL2.m_avg_stall_time   248.161845                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL2.m_msg_count       503457                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL2.m_buf_msgs     0.000433                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL2.m_msg_count       509233                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL2.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseToL2.m_msg_count        72378                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL2.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.unblockToL2.m_msg_count       207689                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockToL2.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.delayHistogram::samples       503071                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     1.501422                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     3.944155                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-31       502596     99.91%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-63          417      0.08%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-95           30      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-127           17      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-159            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::160-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-223            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total       503071                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_hits       102058                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_misses       264691                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_accesses       366749                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_msg_count       169819                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL2.m_buf_msgs     0.000107                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL2.m_stall_time     39446000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_stall_count        19723                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.requestFromL2.m_avg_stall_time   232.282607                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL2.m_msg_count       327225                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL2.m_buf_msgs     0.000281                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL2.m_msg_count       333252                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL2.m_buf_msgs     0.000143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_msg_count       185545                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL2.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.unblockToL2.m_msg_count       200432                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockToL2.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples       508543                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     1.420267                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     3.786883                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-31       508112     99.92%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-63          364      0.07%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-95           55      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-127            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total       508543                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_hits       102835                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_misses       268195                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_accesses       371030                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_msg_count       170654                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL2.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL2.m_stall_time     40148500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_stall_count        20073                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.requestFromL2.m_avg_stall_time   235.262578                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL2.m_msg_count       332068                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL2.m_buf_msgs     0.000286                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL2.m_msg_count       337889                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL2.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_msg_count       186239                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL2.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.unblockToL2.m_msg_count       202493                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockToL2.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples       501017                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean     1.519054                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev     3.954322                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-31       500557     99.91%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-63          401      0.08%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-95           30      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-127           14      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-159           11      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::160-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total       501017                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_hits       101086                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_misses       263814                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_accesses       364900                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_msg_count       169974                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL2.m_buf_msgs     0.000107                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL2.m_stall_time     39662000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_stall_count        19827                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.requestFromL2.m_avg_stall_time   233.341570                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL2.m_msg_count       325459                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL2.m_buf_msgs     0.000280                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL2.m_msg_count       331043                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL2.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL2.m_msg_count       185663                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL2.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.unblockToL2.m_msg_count       199574                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockToL2.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples       505437                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean     1.437137                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev     3.813887                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-31       504994     99.91%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-63          394      0.08%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-95           26      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-127           17      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::160-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total       505437                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_hits       101998                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_misses       266105                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_accesses       368103                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_msg_count       170740                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL2.m_buf_msgs     0.000107                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL2.m_stall_time     39424000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_stall_count        19710                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.requestFromL2.m_avg_stall_time   230.900785                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL2.m_msg_count       328708                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL2.m_buf_msgs     0.000283                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL2.m_msg_count       334697                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL2.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL2.m_msg_count       186666                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL2.m_buf_msgs     0.000161                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.unblockToL2.m_msg_count       201084                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockToL2.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples       506025                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean     1.535853                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev     3.949049                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-31       505548     99.91%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-63          417      0.08%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-95           35      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-127           16      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-159            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total       506025                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_hits       102158                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_misses       266664                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_accesses       368822                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_msg_count       170076                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL2.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL2.m_stall_time     40021000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_stall_count        20010                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.requestFromL2.m_avg_stall_time   235.312449                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL2.m_msg_count       330039                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL2.m_buf_msgs     0.000284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL2.m_msg_count       335949                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL2.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL2.m_msg_count       185714                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL2.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.unblockToL2.m_msg_count       201288                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockToL2.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples       504654                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean     1.440648                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev     3.796685                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-31       504236     99.92%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-63          365      0.07%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-95           30      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-127           17      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::160-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total       504654                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_hits       102089                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_misses       265800                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_accesses       367889                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_msg_count       170203                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL2.m_buf_msgs     0.000107                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL2.m_stall_time     39570500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_stall_count        19785                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.requestFromL2.m_avg_stall_time   232.490027                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL2.m_msg_count       328574                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL2.m_buf_msgs     0.000283                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL2.m_msg_count       334451                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL2.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL2.m_msg_count       185800                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL2.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.unblockToL2.m_msg_count       200918                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockToL2.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples       579369                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean     1.756970                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev     4.222633                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-31       578730     99.89%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-63          585      0.10%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-95           29      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-127            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-159            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::160-191            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::224-255            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total       579369                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_hits        33028                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_misses       343289                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_accesses       376317                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_msg_count        69031                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL2.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL2.m_stall_time     17015000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_stall_count         7931                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.requestFromL2.m_avg_stall_time   246.483464                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL2.m_msg_count       504287                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL2.m_buf_msgs     0.000434                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL2.m_msg_count       510338                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL2.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL2.m_msg_count        72893                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL2.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.unblockToL2.m_msg_count       208104                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockToL2.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.delayHistogram::samples       578970                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean     1.639133                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev     4.055524                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-31       578412     99.90%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::32-63          513      0.09%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-95           21      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::96-127           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-159            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::160-191            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::224-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total       578970                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_hits        33133                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_misses       343010                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_accesses       376143                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.requestFromL2.m_msg_count        69315                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL2.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL2.m_stall_time     17491500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL2.m_stall_count         8155                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.requestFromL2.m_avg_stall_time   252.347977                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL2.m_msg_count       503665                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL2.m_buf_msgs     0.000433                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL2.m_msg_count       509655                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL2.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseToL2.m_msg_count        73187                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL2.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.unblockToL2.m_msg_count       208054                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockToL2.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles            4535                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     40253515                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     1.399789                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     5.936305                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-255     40252879    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-511          147      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-767           99      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::768-1023           88      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1024-1279           64      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1280-1535           63      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1536-1791           87      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1792-2047           58      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::2048-2303           30      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     40253515                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      2052598                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.001765                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count      1375451                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000592                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count     24172676                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.010466                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time     81537500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count         6539                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     3.373127                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits     10606808                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      3238515                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses     13845323                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count     24646139                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.015865                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      4356051                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.001873                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count     11724788                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.005042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        47693763                       (Unspecified)
system.ruby.network.msg_byte.Control        381550104                       (Unspecified)
system.ruby.network.msg_count.Request_Control      4986941                       (Unspecified)
system.ruby.network.msg_byte.Request_Control     39895528                       (Unspecified)
system.ruby.network.msg_count.Response_Data     51316727                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   3694804344                       (Unspecified)
system.ruby.network.msg_count.Response_Control     74639871                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    597118968                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data     15715905                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data   1131545160                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control     15407982                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control    123263856                       (Unspecified)
system.ruby.network.int_links16.buffers0.m_msg_count     17837616                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers0.m_buf_msgs     0.007671                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers1.m_msg_count        63131                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers1.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers2.m_msg_count      8651890                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers2.m_buf_msgs     0.003721                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers0.m_msg_count       332815                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers0.m_buf_msgs     0.000143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers1.m_msg_count       187048                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers1.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers2.m_msg_count       203177                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers2.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers0.m_msg_count       327225                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers0.m_buf_msgs     0.000141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers1.m_msg_count       185545                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers1.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers2.m_msg_count       200432                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers2.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers0.m_msg_count       332068                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers0.m_buf_msgs     0.000143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers1.m_msg_count       186239                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers1.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers2.m_msg_count       202493                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers2.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers0.m_msg_count       325459                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers0.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers1.m_msg_count       185663                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers1.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers2.m_msg_count       199574                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers2.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers0.m_msg_count       328708                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers0.m_buf_msgs     0.000141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers1.m_msg_count       186666                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers1.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers2.m_msg_count       201084                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers2.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers0.m_msg_count       330039                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers0.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers1.m_msg_count       185714                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers1.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers2.m_msg_count       201288                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers2.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers0.m_msg_count       328574                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers0.m_buf_msgs     0.000141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers1.m_msg_count       185800                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers1.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers2.m_msg_count       200918                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers2.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers0.m_msg_count       504287                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers0.m_buf_msgs     0.000217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers1.m_msg_count        72893                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers1.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers2.m_msg_count       208104                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers2.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers0.m_msg_count       503665                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers0.m_buf_msgs     0.000217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers1.m_msg_count        73187                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers1.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers2.m_msg_count       208054                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers2.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers0.m_msg_count       508067                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers0.m_buf_msgs     0.000218                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers1.m_msg_count        73010                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers1.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers2.m_msg_count       209600                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers2.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers0.m_msg_count       502207                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers0.m_buf_msgs     0.000216                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers1.m_msg_count        72864                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers1.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers2.m_msg_count       207385                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers2.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers0.m_msg_count       508224                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers0.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers1.m_msg_count        73016                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers1.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers2.m_msg_count       209589                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers2.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers0.m_msg_count       502479                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers0.m_buf_msgs     0.000216                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers1.m_msg_count        73421                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers1.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers2.m_msg_count       207731                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers2.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers0.m_msg_count       497786                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers0.m_buf_msgs     0.000214                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers1.m_msg_count        72806                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers1.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers2.m_msg_count       205780                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers2.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers0.m_msg_count       503457                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers0.m_buf_msgs     0.000217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers1.m_msg_count        72378                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers1.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers2.m_msg_count       207689                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers2.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers0.m_msg_count      2052598                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers0.m_buf_msgs     0.000883                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers1.m_msg_count     24646139                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers1.m_buf_msgs     0.010599                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers2.m_msg_count      1375451                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers2.m_buf_msgs     0.000592                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links33.buffers1.m_msg_count      3711978                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links33.buffers1.m_buf_msgs     0.001596                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers1.m_msg_count     17869133                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers1.m_buf_msgs     0.007685                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers2.m_msg_count        59926                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers1.m_msg_count       338624                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers1.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers2.m_msg_count       170929                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers2.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers1.m_msg_count       333252                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers1.m_buf_msgs     0.000143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers2.m_msg_count       169819                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers1.m_msg_count       337889                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers1.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers2.m_msg_count       170654                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers1.m_msg_count       331043                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers1.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers2.m_msg_count       169974                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers1.m_msg_count       334697                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers1.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers2.m_msg_count       170740                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers1.m_msg_count       335949                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers1.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers2.m_msg_count       170076                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers1.m_msg_count       334451                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers1.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers2.m_msg_count       170203                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers1.m_msg_count       510338                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers1.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers2.m_msg_count        69031                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links59.buffers1.m_msg_count       509655                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links59.buffers1.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links59.buffers2.m_msg_count        69315                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links59.buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links60.buffers1.m_msg_count       514128                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links60.buffers1.m_buf_msgs     0.000221                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links60.buffers2.m_msg_count        69199                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links60.buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links61.buffers1.m_msg_count       507993                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links61.buffers1.m_buf_msgs     0.000218                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links61.buffers2.m_msg_count        69142                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links61.buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links62.buffers1.m_msg_count       514226                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links62.buffers1.m_buf_msgs     0.000221                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links62.buffers2.m_msg_count        69299                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links62.buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links63.buffers1.m_msg_count       508492                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links63.buffers1.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links63.buffers2.m_msg_count        69590                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links63.buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links64.buffers1.m_msg_count       503746                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links64.buffers1.m_buf_msgs     0.000217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links64.buffers2.m_msg_count        69165                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links64.buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links65.buffers1.m_msg_count       509233                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links65.buffers1.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links65.buffers2.m_msg_count        68683                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links65.buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers0.m_msg_count     24172676                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers0.m_buf_msgs     0.010395                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers1.m_msg_count      4356051                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers1.m_buf_msgs     0.001873                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers2.m_msg_count     11724788                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers2.m_buf_msgs     0.005042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers0.m_msg_count      2052598                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers0.m_buf_msgs     0.000883                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers1.m_msg_count      1659382                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers1.m_buf_msgs     0.000714                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.percent_links_utilized     1.617803                       (Unspecified)
system.ruby.network.routers16.msg_count.Control::0      9237245                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Control::0     73897960                       (Unspecified)
system.ruby.network.routers16.msg_count.Request_Control::2        59926                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Request_Control::2       479408                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Data::1      9235574                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Data::1    664961328                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::1      8686126                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::2      8651890                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::1     69489008                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::2     69215120                       (Unspecified)
system.ruby.network.routers16.msg_count.Writeback_Data::0      4003190                       (Unspecified)
system.ruby.network.routers16.msg_count.Writeback_Data::1        10564                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Writeback_Data::0    288229680                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Writeback_Data::1       760608                       (Unspecified)
system.ruby.network.routers16.msg_count.Writeback_Control::0      4597181                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Writeback_Control::0     36777448                       (Unspecified)
system.ruby.network.routers16.port_buffers1.m_msg_count     17869133                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers1.m_buf_msgs     0.007685                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers2.m_msg_count        59926                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_msg_count     17837616                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers3.m_buf_msgs     0.014742                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_stall_time   8221237500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers3.m_avg_stall_time   460.893289                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers4.m_msg_count        63131                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers4.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers4.m_stall_time      6870000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers4.m_avg_stall_time   108.821340                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers5.m_msg_count      8651890                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers5.m_buf_msgs     0.003721                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers5.m_stall_time       312000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers5.m_avg_stall_time     0.036061                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.throttle00.acc_link_utilization 45874521.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle00.link_utilization     1.972828                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle00.total_msg_count     17929059                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle00.total_msg_bytes    733992344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_data_msg_bytes    590559872                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle00.total_bw_sat_cy     36910006                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle00.avg_bandwidth         0.59                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.msg_count.Request_Control::2        59926                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Request_Control::2       479408                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Data::1      9227498                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Data::1    664379856                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Control::1      8641635                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Control::1     69133080                       (Unspecified)
system.ruby.network.routers16.throttle01.acc_link_utilization 29363638.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle01.link_utilization     1.262779                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle01.total_msg_count     26552637                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle01.total_msg_bytes    469818216                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_data_msg_bytes    257397120                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_msg_wait_time   8228419500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle01.total_bw_sat_cy     16226016                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle01.avg_msg_wait_time   309.890859                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle01.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.avg_useful_bandwidth         0.21                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.msg_count.Control::0      9237245                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Control::0     73897960                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Data::1         8076                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Data::1       581472                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::1        44491                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::2      8651890                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::1       355928                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::2     69215120                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Writeback_Data::0      4003190                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Writeback_Data::1        10564                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Writeback_Data::0    288229680                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Writeback_Data::1       760608                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Writeback_Control::0      4597181                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Writeback_Control::0     36777448                       (Unspecified)
system.ruby.network.routers17.percent_links_utilized     0.051853                       (Unspecified)
system.ruby.network.routers17.msg_count.Control::0       268468                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Control::0      2147744                       (Unspecified)
system.ruby.network.routers17.msg_count.Request_Control::2       170929                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Request_Control::2      1367432                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Data::1       409774                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Data::1     29503728                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::1       111239                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::2       203177                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::1       889912                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::2      1625416                       (Unspecified)
system.ruby.network.routers17.msg_count.Writeback_Data::0        34366                       (Unspecified)
system.ruby.network.routers17.msg_count.Writeback_Data::1         4659                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Writeback_Data::0      2474352                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Writeback_Data::1       335448                       (Unspecified)
system.ruby.network.routers17.msg_count.Writeback_Control::0        29981                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Writeback_Control::0       239848                       (Unspecified)
system.ruby.network.routers17.port_buffers1.m_msg_count       338624                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers1.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers2.m_msg_count       170929                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers2.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_msg_count       332815                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers3.m_buf_msgs     0.000209                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_stall_time     76742000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers3.m_avg_stall_time   230.584559                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers4.m_msg_count       187048                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers4.m_buf_msgs     0.000111                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers4.m_stall_time     35608000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers4.m_avg_stall_time   190.368248                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers5.m_msg_count       203177                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers5.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers5.m_stall_time         8500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers5.m_avg_stall_time     0.041835                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.throttle00.acc_link_utilization 1325632.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle00.link_utilization     0.057009                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle00.total_msg_count       509553                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle00.total_msg_bytes     21210120                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_data_msg_bytes     17133696                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle00.total_bw_sat_cy      1070923                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.msg_count.Request_Control::2       170929                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Request_Control::2      1367432                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Data::1       267714                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Data::1     19275408                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Control::1        70910                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Control::1       567280                       (Unspecified)
system.ruby.network.routers17.throttle01.acc_link_utilization      1085860                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle01.link_utilization     0.046697                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle01.total_msg_count       723040                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle01.total_msg_bytes     17373760                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_data_msg_bytes     11589440                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_msg_wait_time    112358500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle01.total_bw_sat_cy       727626                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle01.avg_msg_wait_time   155.397350                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.msg_count.Control::0       268468                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Control::0      2147744                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Data::1       142060                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Data::1     10228320                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::1        40329                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::2       203177                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::1       322632                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::2      1625416                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Writeback_Data::0        34366                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Writeback_Data::1         4659                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Writeback_Data::0      2474352                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Writeback_Data::1       335448                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Writeback_Control::0        29981                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Writeback_Control::0       239848                       (Unspecified)
system.ruby.network.routers18.percent_links_utilized     0.051143                       (Unspecified)
system.ruby.network.routers18.msg_count.Control::0       264691                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Control::0      2117528                       (Unspecified)
system.ruby.network.routers18.msg_count.Request_Control::2       169819                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Request_Control::2      1358552                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Data::1       404311                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Data::1     29110392                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::1       109606                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::2       200432                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::1       876848                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::2      1603456                       (Unspecified)
system.ruby.network.routers18.msg_count.Writeback_Data::0        33396                       (Unspecified)
system.ruby.network.routers18.msg_count.Writeback_Data::1         4880                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Writeback_Data::0      2404512                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Writeback_Data::1       351360                       (Unspecified)
system.ruby.network.routers18.msg_count.Writeback_Control::0        29138                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Writeback_Control::0       233104                       (Unspecified)
system.ruby.network.routers18.port_buffers1.m_msg_count       333252                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers1.m_buf_msgs     0.000143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers2.m_msg_count       169819                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_msg_count       327225                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers3.m_buf_msgs     0.000205                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_stall_time     74730000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers3.m_avg_stall_time   228.374971                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers4.m_msg_count       185545                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers4.m_buf_msgs     0.000109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers4.m_stall_time     34083500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers4.m_avg_stall_time   183.693983                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers5.m_msg_count       200432                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers5.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers5.m_stall_time        11500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers5.m_avg_stall_time     0.057376                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.throttle00.acc_link_utilization 1306979.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle00.link_utilization     0.056206                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle00.total_msg_count       503071                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle00.total_msg_bytes     20911672                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_data_msg_bytes     16887104                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle00.total_bw_sat_cy      1055500                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.msg_count.Request_Control::2       169819                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Request_Control::2      1358552                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Data::1       263861                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Data::1     18997992                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Control::1        69391                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Control::1       555128                       (Unspecified)
system.ruby.network.routers18.throttle01.acc_link_utilization      1071505                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle01.link_utilization     0.046080                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle01.total_msg_count       713202                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle01.total_msg_bytes     17144080                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_data_msg_bytes     11438464                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_msg_wait_time    108825000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle01.total_bw_sat_cy       718054                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle01.avg_msg_wait_time   152.586504                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.msg_count.Control::0       264691                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Control::0      2117528                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Data::1       140450                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Data::1     10112400                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::1        40215                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::2       200432                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::1       321720                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::2      1603456                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Writeback_Data::0        33396                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Writeback_Data::1         4880                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Writeback_Data::0      2404512                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Writeback_Data::1       351360                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Writeback_Control::0        29138                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Writeback_Control::0       233104                       (Unspecified)
system.ruby.network.routers19.percent_links_utilized     0.051701                       (Unspecified)
system.ruby.network.routers19.msg_count.Control::0       268195                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Control::0      2145560                       (Unspecified)
system.ruby.network.routers19.msg_count.Request_Control::2       170654                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Request_Control::2      1365232                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Data::1       408632                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Data::1     29421504                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::1       110817                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::2       202493                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::1       886536                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::2      1619944                       (Unspecified)
system.ruby.network.routers19.msg_count.Writeback_Data::0        34131                       (Unspecified)
system.ruby.network.routers19.msg_count.Writeback_Data::1         4679                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Writeback_Data::0      2457432                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Writeback_Data::1       336888                       (Unspecified)
system.ruby.network.routers19.msg_count.Writeback_Control::0        29742                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Writeback_Control::0       237936                       (Unspecified)
system.ruby.network.routers19.port_buffers1.m_msg_count       337889                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers1.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers2.m_msg_count       170654                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_msg_count       332068                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers3.m_buf_msgs     0.000209                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_stall_time     76452000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers3.m_avg_stall_time   230.229953                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers4.m_msg_count       186239                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers4.m_buf_msgs     0.000109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers4.m_stall_time     34121500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers4.m_avg_stall_time   183.213505                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers5.m_msg_count       202493                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers5.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers5.m_stall_time        12500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers5.m_avg_stall_time     0.061731                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.throttle00.acc_link_utilization 1323815.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle00.link_utilization     0.056931                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle00.total_msg_count       508543                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle00.total_msg_bytes     21181048                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_data_msg_bytes     17112704                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle00.total_bw_sat_cy      1069606                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.msg_count.Request_Control::2       170654                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Request_Control::2      1365232                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Data::1       267386                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Data::1     19251792                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Control::1        70503                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Control::1       564024                       (Unspecified)
system.ruby.network.routers19.throttle01.acc_link_utilization      1080624                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle01.link_utilization     0.046472                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle01.total_msg_count       720800                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle01.total_msg_bytes     17289984                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_data_msg_bytes     11523584                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_msg_wait_time    110586000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle01.total_bw_sat_cy       723482                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle01.avg_msg_wait_time   153.421199                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.msg_count.Control::0       268195                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Control::0      2145560                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Data::1       141246                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Data::1     10169712                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::1        40314                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::2       202493                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::1       322512                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::2      1619944                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Writeback_Data::0        34131                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Writeback_Data::1         4679                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Writeback_Data::0      2457432                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Writeback_Data::1       336888                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Writeback_Control::0        29742                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Writeback_Control::0       237936                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.percent_links_utilized     0.050954                       (Unspecified)
system.ruby.network.routers20.msg_count.Control::0       263814                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Control::0      2110512                       (Unspecified)
system.ruby.network.routers20.msg_count.Request_Control::2       169974                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Request_Control::2      1359792                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Data::1       403446                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Data::1     29048112                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::1       108455                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::2       199574                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::1       867640                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::2      1596592                       (Unspecified)
system.ruby.network.routers20.msg_count.Writeback_Data::0        32707                       (Unspecified)
system.ruby.network.routers20.msg_count.Writeback_Data::1         4805                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Writeback_Data::0      2354904                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Writeback_Data::1       345960                       (Unspecified)
system.ruby.network.routers20.msg_count.Writeback_Control::0        28938                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Writeback_Control::0       231504                       (Unspecified)
system.ruby.network.routers20.port_buffers1.m_msg_count       331043                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers1.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers2.m_msg_count       169974                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_msg_count       325459                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers3.m_buf_msgs     0.000203                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_stall_time     73048500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers3.m_avg_stall_time   224.447626                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers4.m_msg_count       185663                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers4.m_buf_msgs     0.000109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers4.m_stall_time     34096000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers4.m_avg_stall_time   183.644560                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers5.m_msg_count       199574                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers5.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers5.m_stall_time         6500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers5.m_avg_stall_time     0.032569                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.throttle00.acc_link_utilization 1302600.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle00.link_utilization     0.056018                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle00.total_msg_count       501017                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle00.total_msg_bytes     20841608                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_data_msg_bytes     16833472                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle00.total_bw_sat_cy      1052158                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.msg_count.Request_Control::2       169974                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Request_Control::2      1359792                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Data::1       263023                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Data::1     18937656                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Control::1        68020                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Control::1       544160                       (Unspecified)
system.ruby.network.routers20.throttle01.acc_link_utilization      1067088                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle01.link_utilization     0.045890                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle01.total_msg_count       710696                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle01.total_msg_bytes     17073408                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_data_msg_bytes     11387840                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_msg_wait_time    107151000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle01.total_bw_sat_cy       714912                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle01.avg_msg_wait_time   150.769105                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.msg_count.Control::0       263814                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Control::0      2110512                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Data::1       140423                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Data::1     10110456                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::1        40435                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::2       199574                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::1       323480                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::2      1596592                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Writeback_Data::0        32707                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Writeback_Data::1         4805                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Writeback_Data::0      2354904                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Writeback_Data::1       345960                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Writeback_Control::0        28938                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Writeback_Control::0       231504                       (Unspecified)
system.ruby.network.routers21.percent_links_utilized     0.051408                       (Unspecified)
system.ruby.network.routers21.msg_count.Control::0       266105                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Control::0      2128840                       (Unspecified)
system.ruby.network.routers21.msg_count.Request_Control::2       170740                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Request_Control::2      1365920                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Data::1       406889                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Data::1     29296008                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::1       109815                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::2       201084                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::1       878520                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::2      1608672                       (Unspecified)
system.ruby.network.routers21.msg_count.Writeback_Data::0        33411                       (Unspecified)
system.ruby.network.routers21.msg_count.Writeback_Data::1         4659                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Writeback_Data::0      2405592                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Writeback_Data::1       335448                       (Unspecified)
system.ruby.network.routers21.msg_count.Writeback_Control::0        29192                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Writeback_Control::0       233536                       (Unspecified)
system.ruby.network.routers21.port_buffers1.m_msg_count       334697                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers1.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers2.m_msg_count       170740                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_msg_count       328708                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers3.m_buf_msgs     0.000206                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_stall_time     74851000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers3.m_avg_stall_time   227.712742                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers4.m_msg_count       186666                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers4.m_buf_msgs     0.000110                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers4.m_stall_time     34461500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers4.m_avg_stall_time   184.615838                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers5.m_msg_count       201084                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers5.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers5.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers5.m_avg_stall_time     0.044757                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.throttle00.acc_link_utilization 1313730.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle00.link_utilization     0.056497                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle00.total_msg_count       505437                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle00.total_msg_bytes     21019688                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_data_msg_bytes     16976192                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle00.total_bw_sat_cy      1061076                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.msg_count.Request_Control::2       170740                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Request_Control::2      1365920                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Data::1       265253                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Data::1     19098216                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Control::1        69444                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Control::1       555552                       (Unspecified)
system.ruby.network.routers21.throttle01.acc_link_utilization      1077053                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle01.link_utilization     0.046319                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle01.total_msg_count       716458                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle01.total_msg_bytes     17232848                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_data_msg_bytes     11501184                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_msg_wait_time    109321500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle01.total_bw_sat_cy       721931                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle01.avg_msg_wait_time   152.586055                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.msg_count.Control::0       266105                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Control::0      2128840                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Data::1       141636                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Data::1     10197792                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::1        40371                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::2       201084                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::1       322968                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::2      1608672                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Writeback_Data::0        33411                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Writeback_Data::1         4659                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Writeback_Data::0      2405592                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Writeback_Data::1       335448                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Writeback_Control::0        29192                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Writeback_Control::0       233536                       (Unspecified)
system.ruby.network.routers22.percent_links_utilized     0.051435                       (Unspecified)
system.ruby.network.routers22.msg_count.Control::0       266664                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Control::0      2133312                       (Unspecified)
system.ruby.network.routers22.msg_count.Request_Control::2       170076                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Request_Control::2      1360608                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Data::1       406398                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Data::1     29260656                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::1       110452                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::2       201288                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::1       883616                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::2      1610304                       (Unspecified)
system.ruby.network.routers22.msg_count.Writeback_Data::0        33921                       (Unspecified)
system.ruby.network.routers22.msg_count.Writeback_Data::1         4813                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Writeback_Data::0      2442312                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Writeback_Data::1       346536                       (Unspecified)
system.ruby.network.routers22.msg_count.Writeback_Control::0        29454                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Writeback_Control::0       235632                       (Unspecified)
system.ruby.network.routers22.port_buffers1.m_msg_count       335949                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers1.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers2.m_msg_count       170076                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_msg_count       330039                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers3.m_buf_msgs     0.000207                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_stall_time     75664000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers3.m_avg_stall_time   229.257754                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers4.m_msg_count       185714                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers4.m_buf_msgs     0.000109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers4.m_stall_time     33930000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers4.m_avg_stall_time   182.700281                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers5.m_msg_count       201288                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers5.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers5.m_stall_time         8000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers5.m_avg_stall_time     0.039744                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.throttle00.acc_link_utilization 1316272.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle00.link_utilization     0.056606                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle00.total_msg_count       506025                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle00.total_msg_bytes     21060360                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_data_msg_bytes     17012160                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle00.total_bw_sat_cy      1063310                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.msg_count.Request_Control::2       170076                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Request_Control::2      1360608                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Data::1       265815                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Data::1     19138680                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Control::1        70134                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Control::1       561072                       (Unspecified)
system.ruby.network.routers22.throttle01.acc_link_utilization 1075788.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle01.link_utilization     0.046264                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle01.total_msg_count       717041                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle01.total_msg_bytes     17212616                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_data_msg_bytes     11476288                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_msg_wait_time    109602000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle01.total_bw_sat_cy       720297                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle01.avg_msg_wait_time   152.853184                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.msg_count.Control::0       266664                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Control::0      2133312                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Data::1       140583                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Data::1     10121976                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::1        40318                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::2       201288                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::1       322544                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::2      1610304                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Writeback_Data::0        33921                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Writeback_Data::1         4813                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Writeback_Data::0      2442312                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Writeback_Data::1       346536                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Writeback_Control::0        29454                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Writeback_Control::0       235632                       (Unspecified)
system.ruby.network.routers23.percent_links_utilized     0.051307                       (Unspecified)
system.ruby.network.routers23.msg_count.Control::0       265800                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Control::0      2126400                       (Unspecified)
system.ruby.network.routers23.msg_count.Request_Control::2       170203                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Request_Control::2      1361624                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Data::1       405624                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Data::1     29204928                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::1       109679                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::2       200918                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::1       877432                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::2      1607344                       (Unspecified)
system.ruby.network.routers23.msg_count.Writeback_Data::0        33458                       (Unspecified)
system.ruby.network.routers23.msg_count.Writeback_Data::1         4948                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Writeback_Data::0      2408976                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Writeback_Data::1       356256                       (Unspecified)
system.ruby.network.routers23.msg_count.Writeback_Control::0        29316                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Writeback_Control::0       234528                       (Unspecified)
system.ruby.network.routers23.port_buffers1.m_msg_count       334451                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers1.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers2.m_msg_count       170203                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_msg_count       328574                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers3.m_buf_msgs     0.000206                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_stall_time     74804500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers3.m_avg_stall_time   227.664088                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers4.m_msg_count       185800                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers4.m_buf_msgs     0.000109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers4.m_stall_time     33872500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers4.m_avg_stall_time   182.306243                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers5.m_msg_count       200918                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers5.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers5.m_stall_time        11000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers5.m_avg_stall_time     0.054749                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.throttle00.acc_link_utilization      1312279                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle00.link_utilization     0.056434                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle00.total_msg_count       504654                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle00.total_msg_bytes     20996464                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_data_msg_bytes     16959232                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle00.total_bw_sat_cy      1060005                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.msg_count.Request_Control::2       170203                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Request_Control::2      1361624                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Data::1       264988                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Data::1     19079136                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Control::1        69463                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Control::1       555704                       (Unspecified)
system.ruby.network.routers23.throttle01.acc_link_utilization      1073814                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle01.link_utilization     0.046179                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle01.total_msg_count       715292                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle01.total_msg_bytes     17181024                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_data_msg_bytes     11458688                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_msg_wait_time    108688000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle01.total_bw_sat_cy       719226                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle01.avg_msg_wait_time   151.949134                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.msg_count.Control::0       265800                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Control::0      2126400                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Data::1       140636                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Data::1     10125792                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::1        40216                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::2       200918                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::1       321728                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::2      1607344                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Writeback_Data::0        33458                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Writeback_Data::1         4948                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Writeback_Data::0      2408976                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Writeback_Data::1       356256                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Writeback_Control::0        29316                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Writeback_Control::0       234528                       (Unspecified)
system.ruby.network.routers24.percent_links_utilized     0.058048                       (Unspecified)
system.ruby.network.routers24.msg_count.Control::0       343289                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Control::0      2746312                       (Unspecified)
system.ruby.network.routers24.msg_count.Request_Control::2        69031                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Request_Control::2       552248                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Data::1       384527                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Data::1     27685944                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::1       198268                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::2       208104                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::1      1586144                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::2      1664832                       (Unspecified)
system.ruby.network.routers24.msg_count.Writeback_Data::0       119361                       (Unspecified)
system.ruby.network.routers24.msg_count.Writeback_Data::1          436                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Writeback_Data::0      8593992                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Writeback_Data::1        31392                       (Unspecified)
system.ruby.network.routers24.msg_count.Writeback_Control::0        41637                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Writeback_Control::0       333096                       (Unspecified)
system.ruby.network.routers24.port_buffers1.m_msg_count       510338                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers1.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers2.m_msg_count        69031                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_msg_count       504287                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers3.m_buf_msgs     0.000426                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_stall_time    243165500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers3.m_avg_stall_time   482.196646                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers4.m_msg_count        72893                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers4.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers4.m_stall_time      7976000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers4.m_avg_stall_time   109.420658                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers5.m_msg_count       208104                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers5.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers5.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers5.m_avg_stall_time     0.009611                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.throttle00.acc_link_utilization 1660420.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle00.link_utilization     0.071406                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle00.total_msg_count       579369                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle00.total_msg_bytes     26566728                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_data_msg_bytes     21931776                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle00.total_bw_sat_cy      1370755                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.msg_count.Request_Control::2        69031                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Request_Control::2       552248                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Data::1       342684                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Data::1     24673248                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Control::1       167654                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Control::1      1341232                       (Unspecified)
system.ruby.network.routers24.throttle01.acc_link_utilization      1039202                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle01.link_utilization     0.044691                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle01.total_msg_count       785284                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle01.total_msg_bytes     16627232                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_data_msg_bytes     10344960                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_msg_wait_time    251143500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle01.total_bw_sat_cy       648155                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle01.avg_msg_wait_time   319.812323                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.msg_count.Control::0       343289                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Control::0      2746312                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Data::1        41843                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Data::1      3012696                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::1        30614                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::2       208104                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::1       244912                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::2      1664832                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Writeback_Data::0       119361                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Writeback_Data::1          436                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Writeback_Data::0      8593992                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Writeback_Data::1        31392                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Writeback_Control::0        41637                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Writeback_Control::0       333096                       (Unspecified)
system.ruby.network.routers25.percent_links_utilized     0.057989                       (Unspecified)
system.ruby.network.routers25.msg_count.Control::0       343010                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Control::0      2744080                       (Unspecified)
system.ruby.network.routers25.msg_count.Request_Control::2        69315                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Request_Control::2       554520                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Data::1       384412                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Data::1     27677664                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Control::1       198037                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Control::2       208054                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Control::1      1584296                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Control::2      1664432                       (Unspecified)
system.ruby.network.routers25.msg_count.Writeback_Data::0       118924                       (Unspecified)
system.ruby.network.routers25.msg_count.Writeback_Data::1          393                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Writeback_Data::0      8562528                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Writeback_Data::1        28296                       (Unspecified)
system.ruby.network.routers25.msg_count.Writeback_Control::0        41731                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Writeback_Control::0       333848                       (Unspecified)
system.ruby.network.routers25.port_buffers1.m_msg_count       509655                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers1.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers2.m_msg_count        69315                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers3.m_msg_count       503665                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers3.m_buf_msgs     0.000425                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers3.m_stall_time    242130000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers3.m_avg_stall_time   480.736204                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.port_buffers4.m_msg_count        73187                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers4.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers4.m_stall_time      8015000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers4.m_avg_stall_time   109.513985                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.port_buffers5.m_msg_count       208054                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers5.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers5.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers5.m_avg_stall_time     0.012016                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.throttle00.acc_link_utilization      1659093                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle00.link_utilization     0.071349                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle00.total_msg_count       578970                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle00.total_msg_bytes     26545488                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_data_msg_bytes     21913728                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle00.total_bw_sat_cy      1369624                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.msg_count.Request_Control::2        69315                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Request_Control::2       554520                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_count.Response_Data::1       342402                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Response_Data::1     24652944                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_count.Response_Control::1       167253                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Response_Control::1      1338024                       (Unspecified)
system.ruby.network.routers25.throttle01.acc_link_utilization      1037761                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle01.link_utilization     0.044629                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle01.total_msg_count       784906                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle01.total_msg_bytes     16604176                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_data_msg_bytes     10324928                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_msg_wait_time    250147500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle01.total_bw_sat_cy       646907                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle01.avg_msg_wait_time   318.697398                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.msg_count.Control::0       343010                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Control::0      2744080                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Data::1        42010                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Data::1      3024720                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Control::1        30784                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Control::2       208054                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Control::1       246272                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Control::2      1664432                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Writeback_Data::0       118924                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Writeback_Data::1          393                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Writeback_Data::0      8562528                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Writeback_Data::1        28296                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Writeback_Control::0        41731                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Writeback_Control::0       333848                       (Unspecified)
system.ruby.network.routers26.percent_links_utilized     0.058430                       (Unspecified)
system.ruby.network.routers26.msg_count.Control::0       345665                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Control::0      2765320                       (Unspecified)
system.ruby.network.routers26.msg_count.Request_Control::2        69199                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Request_Control::2       553592                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Data::1       386802                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Data::1     27849744                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Control::1       199953                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Control::2       209600                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Control::1      1599624                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Control::2      1676800                       (Unspecified)
system.ruby.network.routers26.msg_count.Writeback_Data::0       120403                       (Unspecified)
system.ruby.network.routers26.msg_count.Writeback_Data::1          383                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Writeback_Data::0      8669016                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Writeback_Data::1        27576                       (Unspecified)
system.ruby.network.routers26.msg_count.Writeback_Control::0        41999                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Writeback_Control::0       335992                       (Unspecified)
system.ruby.network.routers26.port_buffers1.m_msg_count       514128                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers1.m_buf_msgs     0.000221                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers2.m_msg_count        69199                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers3.m_msg_count       508067                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers3.m_buf_msgs     0.000429                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers3.m_stall_time    245145500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers3.m_avg_stall_time   482.506244                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.port_buffers4.m_msg_count        73010                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers4.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers4.m_stall_time      7879500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers4.m_avg_stall_time   107.923572                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.port_buffers5.m_msg_count       209600                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers5.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers5.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers5.m_avg_stall_time     0.016698                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.throttle00.acc_link_utilization 1671931.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle00.link_utilization     0.071901                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle00.total_msg_count       583327                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle00.total_msg_bytes     26750904                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_data_msg_bytes     22084288                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle00.total_bw_sat_cy      1380293                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.msg_count.Request_Control::2        69199                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Request_Control::2       553592                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_count.Response_Data::1       345067                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Response_Data::1     24844824                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_count.Response_Control::1       169061                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Response_Control::1      1352488                       (Unspecified)
system.ruby.network.routers26.throttle01.acc_link_utilization 1045422.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle01.link_utilization     0.044958                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle01.total_msg_count       790677                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle01.total_msg_bytes     16726760                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_data_msg_bytes     10401344                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_msg_wait_time    253028500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle01.total_bw_sat_cy       651675                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle01.avg_msg_wait_time   320.015000                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.msg_count.Control::0       345665                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Control::0      2765320                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Data::1        41735                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Data::1      3004920                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Control::1        30892                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Control::2       209600                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Control::1       247136                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Control::2      1676800                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Writeback_Data::0       120403                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Writeback_Data::1          383                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Writeback_Data::0      8669016                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Writeback_Data::1        27576                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Writeback_Control::0        41999                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Writeback_Control::0       335992                       (Unspecified)
system.ruby.network.routers27.percent_links_utilized     0.057808                       (Unspecified)
system.ruby.network.routers27.msg_count.Control::0       342110                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Control::0      2736880                       (Unspecified)
system.ruby.network.routers27.msg_count.Request_Control::2        69142                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Request_Control::2       553136                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Data::1       383274                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Data::1     27595728                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Control::1       197194                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Control::2       207385                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Control::1      1577552                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Control::2      1659080                       (Unspecified)
system.ruby.network.routers27.msg_count.Writeback_Data::0       118495                       (Unspecified)
system.ruby.network.routers27.msg_count.Writeback_Data::1          389                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Writeback_Data::0      8531640                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Writeback_Data::1        28008                       (Unspecified)
system.ruby.network.routers27.msg_count.Writeback_Control::0        41602                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Writeback_Control::0       332816                       (Unspecified)
system.ruby.network.routers27.port_buffers1.m_msg_count       507993                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers1.m_buf_msgs     0.000218                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers2.m_msg_count        69142                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers3.m_msg_count       502207                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers3.m_buf_msgs     0.000423                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers3.m_stall_time    241172500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers3.m_avg_stall_time   480.225286                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.port_buffers4.m_msg_count        72864                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers4.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers4.m_stall_time      7697500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers4.m_avg_stall_time   105.642018                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.port_buffers5.m_msg_count       207385                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers5.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers5.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers5.m_avg_stall_time     0.004822                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers27.throttle00.acc_link_utilization 1654615.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle00.link_utilization     0.071157                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle00.total_msg_count       577135                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle00.total_msg_bytes     26473848                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_data_msg_bytes     21856768                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle00.total_bw_sat_cy      1366062                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.msg_count.Request_Control::2        69142                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Request_Control::2       553136                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_count.Response_Data::1       341512                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Response_Data::1     24588864                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_count.Response_Control::1       166481                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Response_Control::1      1331848                       (Unspecified)
system.ruby.network.routers27.throttle01.acc_link_utilization      1033812                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle01.link_utilization     0.044459                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle01.total_msg_count       782456                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle01.total_msg_bytes     16540992                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_data_msg_bytes     10281344                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_msg_wait_time    248871000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle01.total_bw_sat_cy       644126                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle01.avg_msg_wait_time   318.063891                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.msg_count.Control::0       342110                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Control::0      2736880                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Data::1        41762                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Data::1      3006864                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Control::1        30713                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Control::2       207385                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Control::1       245704                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Control::2      1659080                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Writeback_Data::0       118495                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Writeback_Data::1          389                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Writeback_Data::0      8531640                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Writeback_Data::1        28008                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Writeback_Control::0        41602                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Writeback_Control::0       332816                       (Unspecified)
system.ruby.network.routers28.percent_links_utilized     0.058463                       (Unspecified)
system.ruby.network.routers28.msg_count.Control::0       346025                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Control::0      2768200                       (Unspecified)
system.ruby.network.routers28.msg_count.Request_Control::2        69299                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Request_Control::2       554392                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Data::1       387067                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Data::1     27868824                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Control::1       199798                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Control::2       209589                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Control::1      1598384                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Control::2      1676712                       (Unspecified)
system.ruby.network.routers28.msg_count.Writeback_Data::0       120489                       (Unspecified)
system.ruby.network.routers28.msg_count.Writeback_Data::1          377                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Writeback_Data::0      8675208                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Writeback_Data::1        27144                       (Unspecified)
system.ruby.network.routers28.msg_count.Writeback_Control::0        41710                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Writeback_Control::0       333680                       (Unspecified)
system.ruby.network.routers28.port_buffers1.m_msg_count       514226                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers1.m_buf_msgs     0.000221                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers2.m_msg_count        69299                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers3.m_msg_count       508224                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers3.m_buf_msgs     0.000430                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers3.m_stall_time    245381500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers3.m_avg_stall_time   482.821551                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.port_buffers4.m_msg_count        73016                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers4.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers4.m_stall_time      7747500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers4.m_avg_stall_time   106.106881                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.port_buffers5.m_msg_count       209589                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers5.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers5.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers5.m_avg_stall_time     0.009542                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers28.throttle00.acc_link_utilization 1673490.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle00.link_utilization     0.071968                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle00.total_msg_count       583525                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle00.total_msg_bytes     26775848                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_data_msg_bytes     22107648                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle00.total_bw_sat_cy      1381749                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.msg_count.Request_Control::2        69299                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Request_Control::2       554392                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_count.Response_Data::1       345432                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Response_Data::1     24871104                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_count.Response_Control::1       168794                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Response_Control::1      1350352                       (Unspecified)
system.ruby.network.routers28.throttle01.acc_link_utilization 1045418.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle01.link_utilization     0.044958                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle01.total_msg_count       790829                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle01.total_msg_bytes     16726696                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_data_msg_bytes     10400064                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_msg_wait_time    253131000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle01.total_bw_sat_cy       651568                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle01.avg_msg_wait_time   320.083103                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.msg_count.Control::0       346025                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Control::0      2768200                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Data::1        41635                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Data::1      2997720                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Control::1        31004                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Control::2       209589                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Control::1       248032                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Control::2      1676712                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Writeback_Data::0       120489                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Writeback_Data::1          377                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Writeback_Data::0      8675208                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Writeback_Data::1        27144                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Writeback_Control::0        41710                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Writeback_Control::0       333680                       (Unspecified)
system.ruby.network.routers29.percent_links_utilized     0.057884                       (Unspecified)
system.ruby.network.routers29.msg_count.Control::0       342402                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Control::0      2739216                       (Unspecified)
system.ruby.network.routers29.msg_count.Request_Control::2        69590                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Request_Control::2       556720                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Data::1       383878                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Data::1     27639216                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Control::1       197604                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Control::2       207731                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Control::1      1580832                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Control::2      1661848                       (Unspecified)
system.ruby.network.routers29.msg_count.Writeback_Data::0       118475                       (Unspecified)
system.ruby.network.routers29.msg_count.Writeback_Data::1          431                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Writeback_Data::0      8530200                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Writeback_Data::1        31032                       (Unspecified)
system.ruby.network.routers29.msg_count.Writeback_Control::0        41602                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Writeback_Control::0       332816                       (Unspecified)
system.ruby.network.routers29.port_buffers1.m_msg_count       508492                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers1.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers2.m_msg_count        69590                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers3.m_msg_count       502479                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers3.m_buf_msgs     0.000424                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers3.m_stall_time    241384000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers3.m_avg_stall_time   480.386245                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.port_buffers4.m_msg_count        73421                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers4.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers4.m_stall_time      7883500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers4.m_avg_stall_time   107.373912                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.port_buffers5.m_msg_count       207731                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers5.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers5.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers5.m_avg_stall_time     0.016849                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers29.throttle00.acc_link_utilization      1656169                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle00.link_utilization     0.071223                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle00.total_msg_count       578082                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle00.total_msg_bytes     26498704                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_data_msg_bytes     21874048                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle00.total_bw_sat_cy      1367149                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.msg_count.Request_Control::2        69590                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Request_Control::2       556720                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_count.Response_Data::1       341782                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Response_Data::1     24608304                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_count.Response_Control::1       166710                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Response_Control::1      1333680                       (Unspecified)
system.ruby.network.routers29.throttle01.acc_link_utilization 1035823.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle01.link_utilization     0.044545                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle01.total_msg_count       783631                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle01.total_msg_bytes     16573176                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_data_msg_bytes     10304128                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_msg_wait_time    249271000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle01.total_bw_sat_cy       645612                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle01.avg_msg_wait_time   318.097421                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.msg_count.Control::0       342402                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Control::0      2739216                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Data::1        42096                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Data::1      3030912                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Control::1        30894                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Control::2       207731                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Control::1       247152                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Control::2      1661848                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Writeback_Data::0       118475                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Writeback_Data::1          431                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Writeback_Data::0      8530200                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Writeback_Data::1        31032                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Writeback_Control::0        41602                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Writeback_Control::0       332816                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.percent_links_utilized     0.057337                       (Unspecified)
system.ruby.network.routers30.msg_count.Control::0       339262                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Control::0      2714096                       (Unspecified)
system.ruby.network.routers30.msg_count.Request_Control::2        69165                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Request_Control::2       553320                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Data::1       380083                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Data::1     27365976                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Control::1       196055                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Control::2       205780                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Control::1      1568440                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Control::2      1646240                       (Unspecified)
system.ruby.network.routers30.msg_count.Writeback_Data::0       117471                       (Unspecified)
system.ruby.network.routers30.msg_count.Writeback_Data::1          414                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Writeback_Data::0      8457912                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Writeback_Data::1        29808                       (Unspecified)
system.ruby.network.routers30.msg_count.Writeback_Control::0        41053                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Writeback_Control::0       328424                       (Unspecified)
system.ruby.network.routers30.port_buffers1.m_msg_count       503746                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers1.m_buf_msgs     0.000217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers2.m_msg_count        69165                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers3.m_msg_count       497786                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers3.m_buf_msgs     0.000420                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers3.m_stall_time    239410500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers3.m_avg_stall_time   480.950649                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.port_buffers4.m_msg_count        72806                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers4.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers4.m_stall_time      7556500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers4.m_avg_stall_time   103.789523                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.port_buffers5.m_msg_count       205780                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers5.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers5.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers5.m_avg_stall_time     0.017008                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers30.throttle00.acc_link_utilization 1641179.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle00.link_utilization     0.070579                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle00.total_msg_count       572911                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle00.total_msg_bytes     26258872                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_data_msg_bytes     21675584                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle00.total_bw_sat_cy      1354748                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.msg_count.Request_Control::2        69165                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Request_Control::2       553320                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_count.Response_Data::1       338681                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Response_Data::1     24385032                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_count.Response_Control::1       165065                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Response_Control::1      1320520                       (Unspecified)
system.ruby.network.routers30.throttle01.acc_link_utilization      1025334                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle01.link_utilization     0.044094                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle01.total_msg_count       776372                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle01.total_msg_bytes     16405344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_data_msg_bytes     10194368                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_msg_wait_time    246970500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle01.total_bw_sat_cy       638733                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle01.avg_msg_wait_time   318.108458                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.msg_count.Control::0       339262                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Control::0      2714096                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Data::1        41402                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Data::1      2980944                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Control::1        30990                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Control::2       205780                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Control::1       247920                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Control::2      1646240                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Writeback_Data::0       117471                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Writeback_Data::1          414                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Writeback_Data::0      8457912                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Writeback_Data::1        29808                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Writeback_Control::0        41053                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Writeback_Control::0       328424                       (Unspecified)
system.ruby.network.routers31.percent_links_utilized     0.057878                       (Unspecified)
system.ruby.network.routers31.msg_count.Control::0       342578                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Control::0      2740624                       (Unspecified)
system.ruby.network.routers31.msg_count.Request_Control::2        68683                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Request_Control::2       549464                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Data::1       383134                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Data::1     27585648                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Control::1       198031                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Control::2       207689                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Control::1      1584248                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Control::2      1661512                       (Unspecified)
system.ruby.network.routers31.msg_count.Writeback_Data::0       119161                       (Unspecified)
system.ruby.network.routers31.msg_count.Writeback_Data::1          446                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Writeback_Data::0      8579592                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Writeback_Data::1        32112                       (Unspecified)
system.ruby.network.routers31.msg_count.Writeback_Control::0        41718                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Writeback_Control::0       333744                       (Unspecified)
system.ruby.network.routers31.port_buffers1.m_msg_count       509233                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers1.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers2.m_msg_count        68683                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers3.m_msg_count       503457                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers3.m_buf_msgs     0.000425                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers3.m_stall_time    242766500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers31.port_buffers3.m_avg_stall_time   482.199076                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers31.port_buffers4.m_msg_count        72378                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers4.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers4.m_stall_time      7700500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers31.port_buffers4.m_avg_stall_time   106.392827                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers31.port_buffers5.m_msg_count       207689                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers5.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers5.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers31.port_buffers5.m_avg_stall_time     0.019260                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers31.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers31.throttle00.acc_link_utilization      1656790                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle00.link_utilization     0.071250                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle00.total_msg_count       577916                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle00.total_msg_bytes     26508640                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_data_msg_bytes     21885312                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle00.total_bw_sat_cy      1367859                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.msg_count.Request_Control::2        68683                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Request_Control::2       549464                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_count.Response_Data::1       341958                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Response_Data::1     24620976                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_count.Response_Control::1       167275                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Response_Control::1      1338200                       (Unspecified)
system.ruby.network.routers31.throttle01.acc_link_utilization      1034894                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle01.link_utilization     0.044505                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle01.total_msg_count       783524                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle01.total_msg_bytes     16558304                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_data_msg_bytes     10290112                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_msg_wait_time    250471000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle01.total_bw_sat_cy       644774                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle01.avg_msg_wait_time   319.672403                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.msg_count.Control::0       342578                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Control::0      2740624                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Data::1        41176                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Data::1      2964672                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Control::1        30756                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Control::2       207689                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Control::1       246048                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Control::2      1661512                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Writeback_Data::0       119161                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Writeback_Data::1          446                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Writeback_Data::0      8579592                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Writeback_Data::1        32112                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Writeback_Control::0        41718                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Writeback_Control::0       333744                       (Unspecified)
system.ruby.network.routers32.percent_links_utilized     2.554448                       (Unspecified)
system.ruby.network.routers32.msg_count.Control::0     15897921                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Control::0    127183368                       (Unspecified)
system.ruby.network.routers32.msg_count.Request_Control::2      1375451                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Request_Control::2     11003608                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Data::1     15919920                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Data::1   1146234240                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::1     13034994                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::2     11724788                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::1    104279952                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::2     93798304                       (Unspecified)
system.ruby.network.routers32.msg_count.Writeback_Data::0      5191359                       (Unspecified)
system.ruby.network.routers32.msg_count.Writeback_Data::1        47276                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Writeback_Data::0    373777848                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Writeback_Data::1      3403872                       (Unspecified)
system.ruby.network.routers32.msg_count.Writeback_Control::0      5135994                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Writeback_Control::0     41087952                       (Unspecified)
system.ruby.network.routers32.port_buffers0.m_msg_count     24172676                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers0.m_buf_msgs     0.010395                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers1.m_msg_count      4356051                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers1.m_buf_msgs     0.001873                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers2.m_msg_count     11724788                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers2.m_buf_msgs     0.005042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_msg_count      2052598                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers3.m_buf_msgs     0.003372                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_stall_time   2894737500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers3.m_avg_stall_time  1410.279802                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers4.m_msg_count     24646139                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers4.m_buf_msgs     0.013569                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers4.m_stall_time   3452513000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers4.m_avg_stall_time   140.083321                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers5.m_msg_count      1375451                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers5.m_buf_msgs     0.000593                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers5.m_stall_time      1443500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers5.m_avg_stall_time     1.049474                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers32.throttle00.acc_link_utilization 49866225.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle00.link_utilization     2.144490                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle00.total_msg_count     40253515                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle00.total_msg_bytes    797859608                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_data_msg_bytes    475831488                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle00.total_bw_sat_cy     29930841                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle00.avg_bandwidth         0.64                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.msg_count.Control::0     13845323                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Control::0    110762584                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Data::1      2196232                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Data::1    158128704                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::1      2112543                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::2     11724788                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::1     16900344                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::2     93798304                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Writeback_Data::0      5191359                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Writeback_Data::1        47276                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Writeback_Data::0    373777848                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Writeback_Data::1      3403872                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Writeback_Control::0      5135994                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Writeback_Control::0     41087952                       (Unspecified)
system.ruby.network.routers32.throttle01.acc_link_utilization     68931846                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle01.link_utilization     2.964405                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle01.total_msg_count     28074188                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle01.total_msg_bytes   1102909536                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_data_msg_bytes    878316032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_msg_wait_time   6348694000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle01.total_bw_sat_cy     55807967                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle01.avg_msg_wait_time   226.139898                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle01.avg_bandwidth         0.88                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.avg_useful_bandwidth         0.70                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.msg_count.Control::0      2052598                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Control::0     16420784                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Request_Control::2      1375451                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Request_Control::2     11003608                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Data::1     13723688                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Data::1    988105536                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Control::1     10922451                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Control::1     87379608                       (Unspecified)
system.ruby.network.routers33.percent_links_utilized     0.349642                       (Unspecified)
system.ruby.network.routers33.msg_count.Control::0      2052598                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Control::0     16420784                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Data::1      3137145                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Data::1    225874440                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Control::1      2234215                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Control::1     17873720                       (Unspecified)
system.ruby.network.routers33.port_buffers0.m_msg_count      2052598                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers0.m_buf_msgs     0.000883                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers1.m_msg_count      1659382                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers1.m_buf_msgs     0.000714                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_msg_count      3711978                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers4.m_buf_msgs     0.001614                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_stall_time     20980000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers33.port_buffers4.m_avg_stall_time     5.651973                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers33.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers33.throttle00.acc_link_utilization      6194186                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle00.link_utilization     0.266380                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle00.total_msg_count      3711980                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle00.total_msg_bytes     99106976                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_data_msg_bytes     69411136                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle00.total_bw_sat_cy      4338215                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle00.avg_bandwidth         0.08                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.msg_count.Control::0      2052598                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Control::0     16420784                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_count.Response_Data::1      1084549                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Response_Data::1     78087528                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_count.Response_Control::1       574833                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Response_Control::1      4598664                       (Unspecified)
system.ruby.network.routers33.throttle01.acc_link_utilization     10066373                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle01.link_utilization     0.432903                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle01.total_msg_count      3711978                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle01.total_msg_bytes    161061968                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_data_msg_bytes    131366144                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_msg_wait_time     20980000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle01.total_bw_sat_cy      8210683                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle01.avg_msg_wait_time     5.651973                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle01.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.avg_useful_bandwidth         0.11                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.msg_count.Response_Data::1      2052596                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Data::1    147786912                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_count.Response_Control::1      1659382                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Control::1     13275056                       (Unspecified)
system.ruby.network.routers34.percent_links_utilized     0.157360                       (Unspecified)
system.ruby.network.routers34.msg_count.Control::0     15897921                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Control::0    127183368                       (Unspecified)
system.ruby.network.routers34.msg_count.Request_Control::2      1805745                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Request_Control::2     14445960                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Data::1     17105837                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Data::1   1231620264                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::1     13155169                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::2     11724788                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::1    105241352                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::2     93798304                       (Unspecified)
system.ruby.network.routers34.msg_count.Writeback_Data::0      5191359                       (Unspecified)
system.ruby.network.routers34.msg_count.Writeback_Data::1        47276                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Writeback_Data::0    373777848                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Writeback_Data::1      3403872                       (Unspecified)
system.ruby.network.routers34.msg_count.Writeback_Control::0      5135994                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Writeback_Control::0     41087952                       (Unspecified)
system.ruby.network.routers34.port_buffers100.m_msg_count      1659382                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers100.m_buf_msgs     0.000714                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_msg_count     17869133                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers49.m_buf_msgs     0.007694                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_stall_time     11413000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers49.m_avg_stall_time     0.638699                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers50.m_msg_count        59926                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers50.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers50.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers50.m_avg_stall_time     0.008344                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers52.m_msg_count       338624                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers52.m_buf_msgs     0.000147                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_stall_time      1416500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers52.m_avg_stall_time     4.183106                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers53.m_msg_count       170929                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers53.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers53.m_stall_time        19500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers53.m_avg_stall_time     0.114082                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers55.m_msg_count       333252                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers55.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_stall_time      1662000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers55.m_avg_stall_time     4.987217                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers56.m_msg_count       169819                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers56.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers56.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers56.m_avg_stall_time     0.052998                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers58.m_msg_count       337889                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers58.m_buf_msgs     0.000147                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_stall_time      1460500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers58.m_avg_stall_time     4.322425                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers59.m_msg_count       170654                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers59.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers59.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers59.m_avg_stall_time     0.052738                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers61.m_msg_count       331043                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers61.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_stall_time      1484500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers61.m_avg_stall_time     4.484312                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers62.m_msg_count       169974                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers62.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers62.m_stall_time         7500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers62.m_avg_stall_time     0.044124                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers64.m_msg_count       334697                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers64.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_stall_time      1457500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers64.m_avg_stall_time     4.354685                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers65.m_msg_count       170740                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers65.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers65.m_stall_time        14000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers65.m_avg_stall_time     0.081996                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers67.m_msg_count       335949                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers67.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_stall_time      1473500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers67.m_avg_stall_time     4.386082                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers68.m_msg_count       170076                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers68.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers68.m_stall_time        12500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers68.m_avg_stall_time     0.073497                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers70.m_msg_count       334451                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers70.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_stall_time      1446000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers70.m_avg_stall_time     4.323503                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers71.m_msg_count       170203                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers71.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers71.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers71.m_avg_stall_time     0.052878                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers73.m_msg_count       510338                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers73.m_buf_msgs     0.000221                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_stall_time      1334500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers73.m_avg_stall_time     2.614934                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers74.m_msg_count        69031                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers74.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers74.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers74.m_avg_stall_time     0.050702                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers76.m_msg_count       509655                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers76.m_buf_msgs     0.000220                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers76.m_stall_time      1164000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers76.m_avg_stall_time     2.283898                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers77.m_msg_count        69315                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers77.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers77.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers77.m_avg_stall_time     0.050494                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers79.m_msg_count       514128                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers79.m_buf_msgs     0.000222                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers79.m_stall_time      1436500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers79.m_avg_stall_time     2.794051                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers80.m_msg_count        69199                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers80.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers80.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers80.m_avg_stall_time     0.021677                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers82.m_msg_count       507993                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers82.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers82.m_stall_time      1180500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers82.m_avg_stall_time     2.323851                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers83.m_msg_count        69142                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers83.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers83.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers83.m_avg_stall_time     0.050620                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers85.m_msg_count       514226                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers85.m_buf_msgs     0.000222                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers85.m_stall_time      1390000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers85.m_avg_stall_time     2.703092                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers86.m_msg_count        69299                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers86.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers86.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers86.m_avg_stall_time     0.101012                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers88.m_msg_count       508492                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers88.m_buf_msgs     0.000220                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers88.m_stall_time      1363000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers88.m_avg_stall_time     2.680475                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers89.m_msg_count        69590                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers89.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers89.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers89.m_avg_stall_time     0.035925                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers91.m_msg_count       503746                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers91.m_buf_msgs     0.000218                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers91.m_stall_time      1341500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers91.m_avg_stall_time     2.663048                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers92.m_msg_count        69165                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers92.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers92.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers92.m_avg_stall_time     0.057833                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers94.m_msg_count       509233                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers94.m_buf_msgs     0.000220                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers94.m_stall_time      1311500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers94.m_avg_stall_time     2.575442                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers95.m_msg_count        68683                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers95.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers95.m_stall_time         7500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers95.m_avg_stall_time     0.109197                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers96.m_msg_count     24172676                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers96.m_buf_msgs     0.012566                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_stall_time   2524066500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers96.m_avg_stall_time   104.418166                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers97.m_msg_count      4356051                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers97.m_buf_msgs     0.002198                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers97.m_stall_time    377494500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers97.m_avg_stall_time    86.659798                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers98.m_msg_count     11724788                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers98.m_buf_msgs     0.005045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers98.m_stall_time      3385000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers98.m_avg_stall_time     0.288705                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers99.m_msg_count      2052598                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers99.m_buf_msgs     0.000917                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers99.m_stall_time     39999500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers99.m_avg_stall_time    19.487255                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers34.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle02.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle03.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle04.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle05.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle06.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle08.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle08.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle08.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle08.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle08.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle08.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle09.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle09.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle09.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle09.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle09.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle09.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle10.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle10.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle10.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle10.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle10.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle10.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle11.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle11.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle11.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle11.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle11.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle11.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle12.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle12.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle12.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle12.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle12.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle12.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle13.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle13.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle13.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle13.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle13.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle13.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle14.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle14.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle14.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle14.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle14.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle14.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle15.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle15.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle15.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle15.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle15.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle15.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.acc_link_utilization 45874521.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle16.link_utilization     1.972828                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle16.total_msg_count     17929059                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle16.total_msg_bytes    733992344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_data_msg_bytes    590559872                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_msg_wait_time     11413500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle16.total_bw_sat_cy     36917083                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle16.avg_msg_wait_time     0.636592                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle16.avg_bandwidth         0.59                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2        59926                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2       479408                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1      9227498                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1    664379856                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1      8641635                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1     69133080                       (Unspecified)
system.ruby.network.routers34.throttle17.acc_link_utilization 1325632.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle17.link_utilization     0.057009                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle17.total_msg_count       509553                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle17.total_msg_bytes     21210120                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_data_msg_bytes     17133696                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_msg_wait_time      1436000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle17.total_bw_sat_cy      1071469                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle17.avg_msg_wait_time     2.818156                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle17.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2       170929                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2      1367432                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1       267714                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1     19275408                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1        70910                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1       567280                       (Unspecified)
system.ruby.network.routers34.throttle18.acc_link_utilization 1306979.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle18.link_utilization     0.056206                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle18.total_msg_count       503071                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle18.total_msg_bytes     20911672                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_data_msg_bytes     16887104                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_msg_wait_time      1671000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle18.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle18.total_bw_sat_cy      1056068                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle18.avg_msg_wait_time     3.321599                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle18.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2       169819                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2      1358552                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1       263861                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1     18997992                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1        69391                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1       555128                       (Unspecified)
system.ruby.network.routers34.throttle19.acc_link_utilization 1323815.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle19.link_utilization     0.056931                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle19.total_msg_count       508543                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle19.total_msg_bytes     21181048                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_data_msg_bytes     17112704                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_msg_wait_time      1469500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle19.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle19.total_bw_sat_cy      1070098                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle19.avg_msg_wait_time     2.889628                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle19.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2       170654                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2      1365232                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1       267386                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1     19251792                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1        70503                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1       564024                       (Unspecified)
system.ruby.network.routers34.throttle20.acc_link_utilization 1302600.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle20.link_utilization     0.056018                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle20.total_msg_count       501017                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle20.total_msg_bytes     20841608                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_data_msg_bytes     16833472                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_msg_wait_time      1492000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle20.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle20.total_bw_sat_cy      1052648                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle20.avg_msg_wait_time     2.977943                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle20.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2       169974                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2      1359792                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1       263023                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1     18937656                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1        68020                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1       544160                       (Unspecified)
system.ruby.network.routers34.throttle21.acc_link_utilization 1313730.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle21.link_utilization     0.056497                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle21.total_msg_count       505437                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle21.total_msg_bytes     21019688                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_data_msg_bytes     16976192                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_msg_wait_time      1471500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle21.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle21.total_bw_sat_cy      1061621                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle21.avg_msg_wait_time     2.911342                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle21.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2       170740                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2      1365920                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1       265253                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1     19098216                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1        69444                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1       555552                       (Unspecified)
system.ruby.network.routers34.throttle22.acc_link_utilization 1316272.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle22.link_utilization     0.056606                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle22.total_msg_count       506025                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle22.total_msg_bytes     21060360                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_data_msg_bytes     17012160                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_msg_wait_time      1486000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle22.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle22.total_bw_sat_cy      1063805                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle22.avg_msg_wait_time     2.936614                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle22.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2       170076                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2      1360608                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1       265815                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1     19138680                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1        70134                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1       561072                       (Unspecified)
system.ruby.network.routers34.throttle23.acc_link_utilization      1312279                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle23.link_utilization     0.056434                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle23.total_msg_count       504654                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle23.total_msg_bytes     20996464                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_data_msg_bytes     16959232                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_msg_wait_time      1455000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle23.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle23.total_bw_sat_cy      1060533                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle23.avg_msg_wait_time     2.883164                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle23.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2       170203                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2      1361624                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1       264988                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1     19079136                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1        69463                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1       555704                       (Unspecified)
system.ruby.network.routers34.throttle24.acc_link_utilization 1660420.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle24.link_utilization     0.071406                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle24.total_msg_count       579369                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle24.total_msg_bytes     26566728                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_data_msg_bytes     21931776                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_msg_wait_time      1338000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle24.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle24.total_bw_sat_cy      1371205                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle24.avg_msg_wait_time     2.309409                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle24.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.msg_count.Request_Control::2        69031                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Request_Control::2       552248                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Data::1       342684                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Data::1     24673248                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Control::1       167654                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Control::1      1341232                       (Unspecified)
system.ruby.network.routers34.throttle25.acc_link_utilization      1659093                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle25.link_utilization     0.071349                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle25.total_msg_count       578970                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle25.total_msg_bytes     26545488                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_data_msg_bytes     21913728                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_msg_wait_time      1167500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle25.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle25.total_bw_sat_cy      1370042                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle25.avg_msg_wait_time     2.016512                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle25.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.msg_count.Request_Control::2        69315                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Request_Control::2       554520                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_count.Response_Data::1       342402                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Response_Data::1     24652944                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_count.Response_Control::1       167253                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Response_Control::1      1338024                       (Unspecified)
system.ruby.network.routers34.throttle26.acc_link_utilization 1671931.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle26.link_utilization     0.071901                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle26.total_msg_count       583327                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle26.total_msg_bytes     26750904                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_data_msg_bytes     22084288                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_msg_wait_time      1438000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle26.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle26.total_bw_sat_cy      1380750                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle26.avg_msg_wait_time     2.465170                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle26.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.msg_count.Request_Control::2        69199                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Request_Control::2       553592                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_count.Response_Data::1       345067                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Response_Data::1     24844824                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_count.Response_Control::1       169061                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Response_Control::1      1352488                       (Unspecified)
system.ruby.network.routers34.throttle27.acc_link_utilization 1654615.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle27.link_utilization     0.071157                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle27.total_msg_count       577135                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle27.total_msg_bytes     26473848                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_data_msg_bytes     21856768                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_msg_wait_time      1184000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle27.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle27.total_bw_sat_cy      1366458                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle27.avg_msg_wait_time     2.051513                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle27.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.msg_count.Request_Control::2        69142                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Request_Control::2       553136                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_count.Response_Data::1       341512                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Response_Data::1     24588864                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_count.Response_Control::1       166481                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Response_Control::1      1331848                       (Unspecified)
system.ruby.network.routers34.throttle28.acc_link_utilization 1673490.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle28.link_utilization     0.071968                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle28.total_msg_count       583525                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle28.total_msg_bytes     26775848                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_data_msg_bytes     22107648                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_msg_wait_time      1397000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle28.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle28.total_bw_sat_cy      1382207                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle28.avg_msg_wait_time     2.394071                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle28.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.msg_count.Request_Control::2        69299                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Request_Control::2       554392                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_count.Response_Data::1       345432                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Response_Data::1     24871104                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_count.Response_Control::1       168794                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Response_Control::1      1350352                       (Unspecified)
system.ruby.network.routers34.throttle29.acc_link_utilization      1656169                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle29.link_utilization     0.071223                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle29.total_msg_count       578082                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle29.total_msg_bytes     26498704                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_data_msg_bytes     21874048                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_msg_wait_time      1365500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle29.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle29.total_bw_sat_cy      1367592                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle29.avg_msg_wait_time     2.362122                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle29.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.msg_count.Request_Control::2        69590                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Request_Control::2       556720                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_count.Response_Data::1       341782                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Response_Data::1     24608304                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_count.Response_Control::1       166710                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Response_Control::1      1333680                       (Unspecified)
system.ruby.network.routers34.throttle30.acc_link_utilization 1641179.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle30.link_utilization     0.070579                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle30.total_msg_count       572911                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle30.total_msg_bytes     26258872                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_data_msg_bytes     21675584                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_msg_wait_time      1345500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle30.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle30.total_bw_sat_cy      1355184                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle30.avg_msg_wait_time     2.348532                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle30.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.msg_count.Request_Control::2        69165                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Request_Control::2       553320                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_count.Response_Data::1       338681                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Response_Data::1     24385032                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_count.Response_Control::1       165065                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Response_Control::1      1320520                       (Unspecified)
system.ruby.network.routers34.throttle31.acc_link_utilization      1656790                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle31.link_utilization     0.071250                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle31.total_msg_count       577916                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle31.total_msg_bytes     26508640                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_data_msg_bytes     21885312                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_msg_wait_time      1319000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle31.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle31.total_bw_sat_cy      1368231                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle31.avg_msg_wait_time     2.282339                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle31.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.msg_count.Request_Control::2        68683                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Request_Control::2       549464                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_count.Response_Data::1       341958                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Response_Data::1     24620976                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_count.Response_Control::1       167275                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Response_Control::1      1338200                       (Unspecified)
system.ruby.network.routers34.throttle32.acc_link_utilization 49866225.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle32.link_utilization     2.144490                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle32.total_msg_count     40253515                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle32.total_msg_bytes    797859608                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_data_msg_bytes    475831488                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_msg_wait_time   2904946000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle32.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle32.total_bw_sat_cy     31100479                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle32.avg_msg_wait_time    72.166269                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle32.avg_bandwidth         0.64                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.msg_count.Control::0     13845323                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Control::0    110762584                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1      2196232                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1    158128704                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::1      2112543                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2     11724788                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::1     16900344                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2     93798304                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Writeback_Data::0      5191359                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Writeback_Data::1        47276                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Data::0    373777848                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Data::1      3403872                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Writeback_Control::0      5135994                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Control::0     41087952                       (Unspecified)
system.ruby.network.routers34.throttle33.acc_link_utilization      6194186                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle33.link_utilization     0.266380                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle33.total_msg_count      3711980                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle33.total_msg_bytes     99106976                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_data_msg_bytes     69411136                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_msg_wait_time     39999500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle33.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle33.total_bw_sat_cy      4339267                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle33.avg_msg_wait_time    10.775785                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle33.avg_bandwidth         0.08                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.msg_count.Control::0      2052598                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Control::0     16420784                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_count.Response_Data::1      1084549                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Response_Data::1     78087528                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_count.Response_Control::1       574833                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Response_Control::1      4598664                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 1162659134364                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
