{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695854492889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695854492889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 19:41:32 2023 " "Processing started: Wed Sep 27 19:41:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695854492889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695854492889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695854492889 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1695854493219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_ram " "Found entity 1: mem_ram" {  } { { "mem_ram.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/mem_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pratica2.v(120) " "Verilog HDL information at pratica2.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pratica2.v(298) " "Verilog HDL warning at pratica2.v(298): extended using \"x\" or \"z\"" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 298 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pratica2.v(305) " "Verilog HDL warning at pratica2.v(305): extended using \"x\" or \"z\"" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "pratica2.v(358) " "Verilog HDL Event Control warning at pratica2.v(358): Event Control contains a complex event expression" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 358 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pratica2.v(543) " "Verilog HDL warning at pratica2.v(543): extended using \"x\" or \"z\"" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 543 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pratica2.v(539) " "Verilog HDL information at pratica2.v(539): always construct contains both blocking and non-blocking assignments" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 539 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pratica2.v(570) " "Verilog HDL information at pratica2.v(570): always construct contains both blocking and non-blocking assignments" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 570 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2.v 14 14 " "Found 14 design units, including 14 entities, in source file pratica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica2 " "Found entity 1: pratica2" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc " "Found entity 2: proc" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "3 ControlUnit " "Found entity 3: ControlUnit" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "4 RegUpcode " "Found entity 4: RegUpcode" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "6 Counter " "Found entity 6: Counter" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "7 RegN_pc " "Found entity 7: RegN_pc" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "8 RegN " "Found entity 8: RegN" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "9 Reg0 " "Found entity 9: Reg0" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "10 Reg1 " "Found entity 10: Reg1" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "11 Reg2 " "Found entity 11: Reg2" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "12 RegIR " "Found entity 12: RegIR" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "13 RegN_addr " "Found entity 13: RegN_addr" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""} { "Info" "ISGN_ENTITY_NAME" "14 RegN_W " "Found entity 14: RegN_W" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 587 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC pratica2placa.v(33) " "Verilog HDL Declaration information at pratica2placa.v(33): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "pratica2placa.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2placa.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr Addr pratica2placa.v(34) " "Verilog HDL Declaration information at pratica2placa.v(34): object \"addr\" differs only in case from object \"Addr\" in the same scope" {  } { { "pratica2placa.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2placa.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "counter Counter pratica2placa.v(36) " "Verilog HDL Declaration information at pratica2placa.v(36): object \"counter\" differs only in case from object \"Counter\" in the same scope" {  } { { "pratica2placa.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2placa.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2placa.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica2placa.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica2placa " "Found entity 1: pratica2placa" {  } { { "pratica2placa.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2placa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695854493266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp7seg " "Found entity 1: disp7seg" {  } { { "disp7seg.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/disp7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695854493282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluop pratica2.v(29) " "Verilog HDL Implicit Net warning at pratica2.v(29): created implicit net for \"aluop\"" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695854493282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica2 " "Elaborating entity \"pratica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695854493329 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aluOp pratica2.v(19) " "Output port \"aluOp\" at pratica2.v(19) has no driver" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:processador " "Elaborating entity \"proc\" for hierarchy \"proc:processador\"" {  } { { "pratica2.v" "processador" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493329 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN pratica2.v(124) " "Verilog HDL Always Construct warning at pratica2.v(124): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G_output pratica2.v(125) " "Verilog HDL Always Construct warning at pratica2.v(125): variable \"G_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0_output pratica2.v(126) " "Verilog HDL Always Construct warning at pratica2.v(126): variable \"R0_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1_output pratica2.v(127) " "Verilog HDL Always Construct warning at pratica2.v(127): variable \"R1_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2_output pratica2.v(128) " "Verilog HDL Always Construct warning at pratica2.v(128): variable \"R2_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3_output pratica2.v(129) " "Verilog HDL Always Construct warning at pratica2.v(129): variable \"R3_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4_output pratica2.v(130) " "Verilog HDL Always Construct warning at pratica2.v(130): variable \"R4_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5_output pratica2.v(131) " "Verilog HDL Always Construct warning at pratica2.v(131): variable \"R5_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6_output pratica2.v(132) " "Verilog HDL Always Construct warning at pratica2.v(132): variable \"R6_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7_output pratica2.v(133) " "Verilog HDL Always Construct warning at pratica2.v(133): variable \"R7_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(123) " "Verilog HDL Case Statement warning at pratica2.v(123): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pratica2.v(123) " "Verilog HDL Case Statement information at pratica2.v(123): all case item expressions in this case statement are onehot" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWires pratica2.v(120) " "Verilog HDL Always Construct warning at pratica2.v(120): inferring latch(es) for variable \"BusWires\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[0\] pratica2.v(120) " "Inferred latch for \"BusWires\[0\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[1\] pratica2.v(120) " "Inferred latch for \"BusWires\[1\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[2\] pratica2.v(120) " "Inferred latch for \"BusWires\[2\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[3\] pratica2.v(120) " "Inferred latch for \"BusWires\[3\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[4\] pratica2.v(120) " "Inferred latch for \"BusWires\[4\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[5\] pratica2.v(120) " "Inferred latch for \"BusWires\[5\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[6\] pratica2.v(120) " "Inferred latch for \"BusWires\[6\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[7\] pratica2.v(120) " "Inferred latch for \"BusWires\[7\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[8\] pratica2.v(120) " "Inferred latch for \"BusWires\[8\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[9\] pratica2.v(120) " "Inferred latch for \"BusWires\[9\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[10\] pratica2.v(120) " "Inferred latch for \"BusWires\[10\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[11\] pratica2.v(120) " "Inferred latch for \"BusWires\[11\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[12\] pratica2.v(120) " "Inferred latch for \"BusWires\[12\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[13\] pratica2.v(120) " "Inferred latch for \"BusWires\[13\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[14\] pratica2.v(120) " "Inferred latch for \"BusWires\[14\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[15\] pratica2.v(120) " "Inferred latch for \"BusWires\[15\]\" at pratica2.v(120)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493329 "|pratica2|proc:processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter proc:processador\|Counter:C " "Elaborating entity \"Counter\" for hierarchy \"proc:processador\|Counter:C\"" {  } { { "pratica2.v" "C" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegUpcode proc:processador\|RegUpcode:X " "Elaborating entity \"RegUpcode\" for hierarchy \"proc:processador\|RegUpcode:X\"" {  } { { "pratica2.v" "X" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit proc:processador\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"proc:processador\|ControlUnit:CU\"" {  } { { "pratica2.v" "CU" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493345 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADD pratica2.v(209) " "Verilog HDL Always Construct warning at pratica2.v(209): variable \"ADD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SUB pratica2.v(209) " "Verilog HDL Always Construct warning at pratica2.v(209): variable \"SUB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OR pratica2.v(209) " "Verilog HDL Always Construct warning at pratica2.v(209): variable \"OR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLT pratica2.v(209) " "Verilog HDL Always Construct warning at pratica2.v(209): variable \"SLT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLL pratica2.v(213) " "Verilog HDL Always Construct warning at pratica2.v(213): variable \"SLL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRL pratica2.v(218) " "Verilog HDL Always Construct warning at pratica2.v(218): variable \"SRL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MV pratica2.v(223) " "Verilog HDL Always Construct warning at pratica2.v(223): variable \"MV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MVI pratica2.v(227) " "Verilog HDL Always Construct warning at pratica2.v(227): variable \"MVI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MVNZ pratica2.v(233) " "Verilog HDL Always Construct warning at pratica2.v(233): variable \"MVNZ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G_output pratica2.v(234) " "Verilog HDL Always Construct warning at pratica2.v(234): variable \"G_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SD pratica2.v(239) " "Verilog HDL Always Construct warning at pratica2.v(239): variable \"SD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LD pratica2.v(243) " "Verilog HDL Always Construct warning at pratica2.v(243): variable \"LD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "pratica2.v(208) " "Verilog HDL warning at pratica2.v(208): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 208 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(208) " "Verilog HDL Case Statement warning at pratica2.v(208): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 208 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADD pratica2.v(254) " "Verilog HDL Always Construct warning at pratica2.v(254): variable \"ADD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SUB pratica2.v(259) " "Verilog HDL Always Construct warning at pratica2.v(259): variable \"SUB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OR pratica2.v(264) " "Verilog HDL Always Construct warning at pratica2.v(264): variable \"OR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLT pratica2.v(269) " "Verilog HDL Always Construct warning at pratica2.v(269): variable \"SLT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLL pratica2.v(274) " "Verilog HDL Always Construct warning at pratica2.v(274): variable \"SLL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRL pratica2.v(274) " "Verilog HDL Always Construct warning at pratica2.v(274): variable \"SRL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MV pratica2.v(278) " "Verilog HDL Always Construct warning at pratica2.v(278): variable \"MV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MVNZ pratica2.v(278) " "Verilog HDL Always Construct warning at pratica2.v(278): variable \"MVNZ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SD pratica2.v(282) " "Verilog HDL Always Construct warning at pratica2.v(282): variable \"SD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "pratica2.v(253) " "Verilog HDL warning at pratica2.v(253): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 253 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(253) " "Verilog HDL Case Statement warning at pratica2.v(253): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 253 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADD pratica2.v(293) " "Verilog HDL Always Construct warning at pratica2.v(293): variable \"ADD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SUB pratica2.v(293) " "Verilog HDL Always Construct warning at pratica2.v(293): variable \"SUB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OR pratica2.v(293) " "Verilog HDL Always Construct warning at pratica2.v(293): variable \"OR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLT pratica2.v(293) " "Verilog HDL Always Construct warning at pratica2.v(293): variable \"SLT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRL pratica2.v(300) " "Verilog HDL Always Construct warning at pratica2.v(300): variable \"SRL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLL pratica2.v(300) " "Verilog HDL Always Construct warning at pratica2.v(300): variable \"SLL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "pratica2.v(292) " "Verilog HDL warning at pratica2.v(292): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 292 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(292) " "Verilog HDL Case Statement warning at pratica2.v(292): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 292 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LD pratica2.v(313) " "Verilog HDL Always Construct warning at pratica2.v(313): variable \"LD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SD pratica2.v(319) " "Verilog HDL Always Construct warning at pratica2.v(319): variable \"SD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MVI pratica2.v(324) " "Verilog HDL Always Construct warning at pratica2.v(324): variable \"MVI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MVI pratica2.v(328) " "Verilog HDL Always Construct warning at pratica2.v(328): variable \"MVI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "pratica2.v(312) " "Verilog HDL warning at pratica2.v(312): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 312 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(312) " "Verilog HDL Case Statement warning at pratica2.v(312): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 312 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MVI pratica2.v(338) " "Verilog HDL Always Construct warning at pratica2.v(338): variable \"MVI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(337) " "Verilog HDL Case Statement warning at pratica2.v(337): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 337 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp pratica2.v(171) " "Verilog HDL Always Construct warning at pratica2.v(171): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_mvi pratica2.v(171) " "Verilog HDL Always Construct warning at pratica2.v(171): inferring latch(es) for variable \"is_mvi\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_Load pratica2.v(171) " "Verilog HDL Always Construct warning at pratica2.v(171): inferring latch(es) for variable \"is_Load\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_Load pratica2.v(171) " "Inferred latch for \"is_Load\" at pratica2.v(171)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_mvi pratica2.v(171) " "Inferred latch for \"is_mvi\" at pratica2.v(171)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] pratica2.v(171) " "Inferred latch for \"ALUOp\[0\]\" at pratica2.v(171)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] pratica2.v(171) " "Inferred latch for \"ALUOp\[1\]\" at pratica2.v(171)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] pratica2.v(171) " "Inferred latch for \"ALUOp\[2\]\" at pratica2.v(171)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU proc:processador\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"proc:processador\|ALU:alu\"" {  } { { "pratica2.v" "alu" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pratica2.v(385) " "Verilog HDL assignment warning at pratica2.v(385): truncated value with size 32 to match size of target (16)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(381) " "Verilog HDL Case Statement warning at pratica2.v(381): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 381 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_output pratica2.v(380) " "Verilog HDL Always Construct warning at pratica2.v(380): inferring latch(es) for variable \"ALU_output\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[0\] pratica2.v(380) " "Inferred latch for \"ALU_output\[0\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[1\] pratica2.v(380) " "Inferred latch for \"ALU_output\[1\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[2\] pratica2.v(380) " "Inferred latch for \"ALU_output\[2\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[3\] pratica2.v(380) " "Inferred latch for \"ALU_output\[3\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[4\] pratica2.v(380) " "Inferred latch for \"ALU_output\[4\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[5\] pratica2.v(380) " "Inferred latch for \"ALU_output\[5\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[6\] pratica2.v(380) " "Inferred latch for \"ALU_output\[6\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[7\] pratica2.v(380) " "Inferred latch for \"ALU_output\[7\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[8\] pratica2.v(380) " "Inferred latch for \"ALU_output\[8\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[9\] pratica2.v(380) " "Inferred latch for \"ALU_output\[9\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[10\] pratica2.v(380) " "Inferred latch for \"ALU_output\[10\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[11\] pratica2.v(380) " "Inferred latch for \"ALU_output\[11\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[12\] pratica2.v(380) " "Inferred latch for \"ALU_output\[12\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[13\] pratica2.v(380) " "Inferred latch for \"ALU_output\[13\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[14\] pratica2.v(380) " "Inferred latch for \"ALU_output\[14\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[15\] pratica2.v(380) " "Inferred latch for \"ALU_output\[15\]\" at pratica2.v(380)" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695854493345 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegN proc:processador\|RegN:A_reg " "Elaborating entity \"RegN\" for hierarchy \"proc:processador\|RegN:A_reg\"" {  } { { "pratica2.v" "A_reg" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg1 proc:processador\|Reg1:G_reg " "Elaborating entity \"Reg1\" for hierarchy \"proc:processador\|Reg1:G_reg\"" {  } { { "pratica2.v" "G_reg" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegIR proc:processador\|RegIR:IR_reg " "Elaborating entity \"RegIR\" for hierarchy \"proc:processador\|RegIR:IR_reg\"" {  } { { "pratica2.v" "IR_reg" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg0 proc:processador\|Reg0:R0 " "Elaborating entity \"Reg0\" for hierarchy \"proc:processador\|Reg0:R0\"" {  } { { "pratica2.v" "R0" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg2 proc:processador\|Reg2:R2 " "Elaborating entity \"Reg2\" for hierarchy \"proc:processador\|Reg2:R2\"" {  } { { "pratica2.v" "R2" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegN_pc proc:processador\|RegN_pc:R7 " "Elaborating entity \"RegN_pc\" for hierarchy \"proc:processador\|RegN_pc:R7\"" {  } { { "pratica2.v" "R7" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegN_addr proc:processador\|RegN_addr:reg_addr " "Elaborating entity \"RegN_addr\" for hierarchy \"proc:processador\|RegN_addr:reg_addr\"" {  } { { "pratica2.v" "reg_addr" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegN_W proc:processador\|RegN_W:reg_W " "Elaborating entity \"RegN_W\" for hierarchy \"proc:processador\|RegN_W:reg_W\"" {  } { { "pratica2.v" "reg_W" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ram mem_ram:mem_data " "Elaborating entity \"mem_ram\" for hierarchy \"mem_ram:mem_data\"" {  } { { "pratica2.v" "mem_data" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_ram:mem_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_ram:mem_data\|altsyncram:altsyncram_component\"" {  } { { "mem_ram.v" "altsyncram_component" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/mem_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_ram:mem_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_ram:mem_data\|altsyncram:altsyncram_component\"" {  } { { "mem_ram.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/mem_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_ram:mem_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_ram:mem_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_ram.mif " "Parameter \"init_file\" = \"mem_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493392 ""}  } { { "mem_ram.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/mem_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695854493392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35e1 " "Found entity 1: altsyncram_35e1" {  } { { "db/altsyncram_35e1.tdf" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/db/altsyncram_35e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695854493440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695854493440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35e1 mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated " "Elaborating entity \"altsyncram_35e1\" for hierarchy \"mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695854493440 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1695854494042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[0\] " "Latch proc:processador\|BusWires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_35e1.tdf" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/db/altsyncram_35e1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494073 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[1\] " "Latch proc:processador\|BusWires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_35e1.tdf" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/db/altsyncram_35e1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494073 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[2\] " "Latch proc:processador\|BusWires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_35e1.tdf" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/db/altsyncram_35e1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494073 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[3\] " "Latch proc:processador\|BusWires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_35e1.tdf" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/db/altsyncram_35e1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494073 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[4\] " "Latch proc:processador\|BusWires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_35e1.tdf" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/db/altsyncram_35e1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494073 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[5\] " "Latch proc:processador\|BusWires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal mem_ram:mem_data\|altsyncram:altsyncram_component\|altsyncram_35e1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_35e1.tdf" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/db/altsyncram_35e1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494073 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[6\] " "Latch proc:processador\|BusWires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494073 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[7\] " "Latch proc:processador\|BusWires\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494073 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[8\] " "Latch proc:processador\|BusWires\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494073 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[9\] " "Latch proc:processador\|BusWires\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494073 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[10\] " "Latch proc:processador\|BusWires\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494073 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[11\] " "Latch proc:processador\|BusWires\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494073 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[12\] " "Latch proc:processador\|BusWires\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[13\] " "Latch proc:processador\|BusWires\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[14\] " "Latch proc:processador\|BusWires\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[15\] " "Latch proc:processador\|BusWires\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[4\] " "Latch proc:processador\|ALU:alu\|ALU_output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[3\] " "Latch proc:processador\|ALU:alu\|ALU_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[2\] " "Latch proc:processador\|ALU:alu\|ALU_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[1\] " "Latch proc:processador\|ALU:alu\|ALU_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[0\] " "Latch proc:processador\|ALU:alu\|ALU_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[5\] " "Latch proc:processador\|ALU:alu\|ALU_output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[6\] " "Latch proc:processador\|ALU:alu\|ALU_output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[7\] " "Latch proc:processador\|ALU:alu\|ALU_output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[8\] " "Latch proc:processador\|ALU:alu\|ALU_output\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[9\] " "Latch proc:processador\|ALU:alu\|ALU_output\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[10\] " "Latch proc:processador\|ALU:alu\|ALU_output\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[11\] " "Latch proc:processador\|ALU:alu\|ALU_output\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[12\] " "Latch proc:processador\|ALU:alu\|ALU_output\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[13\] " "Latch proc:processador\|ALU:alu\|ALU_output\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[14\] " "Latch proc:processador\|ALU:alu\|ALU_output\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[15\] " "Latch proc:processador\|ALU:alu\|ALU_output\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Latch proc:processador\|ControlUnit:CU\|ALUOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ControlUnit:CU\|ALUOp\[1\] " "Latch proc:processador\|ControlUnit:CU\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Latch proc:processador\|ControlUnit:CU\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695854494081 ""}  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695854494081 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "aluOp\[0\] GND " "Pin \"aluOp\[0\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695854494278 "|pratica2|aluOp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluOp\[1\] GND " "Pin \"aluOp\[1\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695854494278 "|pratica2|aluOp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluOp\[2\] GND " "Pin \"aluOp\[2\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/pratica2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695854494278 "|pratica2|aluOp[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1695854494278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/output_files/pratica2.map.smsg " "Generated suppressed messages file C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas AOC2/Prática 2/pratica02/output_files/pratica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1695854494640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695854494782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695854494782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "944 " "Implemented 944 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695854494876 ""} { "Info" "ICUT_CUT_TM_OPINS" "176 " "Implemented 176 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695854494876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "750 " "Implemented 750 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695854494876 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1695854494876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695854494876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695854494892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 19:41:34 2023 " "Processing ended: Wed Sep 27 19:41:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695854494892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695854494892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695854494892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695854494892 ""}
