[dram_structure]
protocol = HBM
bankgroups = 4
banks_per_group = 4
rows = 8192
columns = 128
device_width = 64
BL = 4
num_dies = 4

[timing]
tCK = 1
CL = 14
CWL = 4
tRCDRD = 14
tRCDWR = 14
tRP = 14
tRAS = 34
tRFC = 260
tREFI = 1450
tREFIb = 64
tRPRE = 1
tWPRE = 1
tRRD_S = 4
tRRD_L = 6
tWTR_S = 3
tWTR_L = 4
tFAW = 30
tWR = 16
tCCD_S = 2
tCCD_L = 2
tXS = 134
tCKE = 4
tCKSRE = 5
tXP = 4
tRTP_L = 6
tRTP_S = 4

[power]
VDD = 1.2
IDD0 = 85
IDD2P = 7
IDD2N = 40
IDD3P = 40
IDD3N = 55
IDD4W = 135
IDD4R = 135
IDD5AB = 215
IDD6x = 31

[system]
channel_size = 256
channels = 8
bus_width = 64
address_mapping = rorabgbacoch
queue_structure = PER_BANK
row_buf_policy = OPEN_PAGE
cmd_queue_size = 8
trans_queue_size = 32
unified_queue = False

[other]
epoch_period = 1000000
output_level = 1

