
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	c0 21 00 20 59 1e 00 00 b3 6c 00 00 2d 1e 00 00     .!. Y....l..-...
  10:	2d 1e 00 00 2d 1e 00 00 2d 1e 00 00 00 00 00 00     -...-...-.......
	...
  2c:	89 1a 00 00 2d 1e 00 00 00 00 00 00 35 1a 00 00     ....-.......5...
  3c:	2d 1e 00 00                                         -...

00000040 <_irq_vector_table>:
  40:	39 1b 00 00 39 1b 00 00 39 1b 00 00 39 1b 00 00     9...9...9...9...
  50:	39 1b 00 00 39 1b 00 00 39 1b 00 00 39 1b 00 00     9...9...9...9...
  60:	39 1b 00 00 39 1b 00 00 39 1b 00 00 39 1b 00 00     9...9...9...9...
  70:	39 1b 00 00 39 1b 00 00 39 1b 00 00 39 1b 00 00     9...9...9...9...
  80:	39 1b 00 00 39 1b 00 00 39 1b 00 00 39 1b 00 00     9...9...9...9...
  90:	39 1b 00 00 39 1b 00 00 39 1b 00 00 39 1b 00 00     9...9...9...9...
  a0:	39 1b 00 00 39 1b 00 00 39 1b 00 00 39 1b 00 00     9...9...9...9...
  b0:	39 1b 00 00 39 1b 00 00 39 1b 00 00 39 1b 00 00     9...9...9...9...
  c0:	39 1b 00 00 39 1b 00 00 39 1b 00 00 39 1b 00 00     9...9...9...9...
  d0:	39 1b 00 00 39 1b 00 00 39 1b 00 00 39 1b 00 00     9...9...9...9...
  e0:	39 1b 00 00 39 1b 00 00 39 1b 00 00 39 1b 00 00     9...9...9...9...
  f0:	39 1b 00 00 39 1b 00 00 39 1b 00 00 39 1b 00 00     9...9...9...9...

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     110:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     114:	f000 b80c 	b.w	130 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f808 	bl	134 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__aeabi_idiv0>:
     130:	4770      	bx	lr
     132:	bf00      	nop

00000134 <__udivmoddi4>:
     134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     138:	4607      	mov	r7, r0
     13a:	468c      	mov	ip, r1
     13c:	4608      	mov	r0, r1
     13e:	9e09      	ldr	r6, [sp, #36]	; 0x24
     140:	4615      	mov	r5, r2
     142:	463c      	mov	r4, r7
     144:	4619      	mov	r1, r3
     146:	2b00      	cmp	r3, #0
     148:	f040 80c6 	bne.w	2d8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x16b>
     14c:	4282      	cmp	r2, r0
     14e:	fab2 f782 	clz	r7, r2
     152:	d946      	bls.n	1e2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x75>
     154:	b14f      	cbz	r7, 16a <CONFIG_IDLE_STACK_SIZE+0x2a>
     156:	f1c7 0e20 	rsb	lr, r7, #32
     15a:	fa24 fe0e 	lsr.w	lr, r4, lr
     15e:	fa00 f307 	lsl.w	r3, r0, r7
     162:	40bd      	lsls	r5, r7
     164:	ea4e 0c03 	orr.w	ip, lr, r3
     168:	40bc      	lsls	r4, r7
     16a:	ea4f 4815 	mov.w	r8, r5, lsr #16
     16e:	fa1f fe85 	uxth.w	lr, r5
     172:	fbbc f9f8 	udiv	r9, ip, r8
     176:	0c22      	lsrs	r2, r4, #16
     178:	fb08 c319 	mls	r3, r8, r9, ip
     17c:	fb09 fa0e 	mul.w	sl, r9, lr
     180:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     184:	459a      	cmp	sl, r3
     186:	d928      	bls.n	1da <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6d>
     188:	18eb      	adds	r3, r5, r3
     18a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     18e:	d204      	bcs.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     190:	459a      	cmp	sl, r3
     192:	d902      	bls.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     194:	f1a9 0002 	sub.w	r0, r9, #2
     198:	442b      	add	r3, r5
     19a:	eba3 030a 	sub.w	r3, r3, sl
     19e:	b2a4      	uxth	r4, r4
     1a0:	fbb3 f2f8 	udiv	r2, r3, r8
     1a4:	fb08 3312 	mls	r3, r8, r2, r3
     1a8:	fb02 fe0e 	mul.w	lr, r2, lr
     1ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1b0:	45a6      	cmp	lr, r4
     1b2:	d914      	bls.n	1de <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x71>
     1b4:	192c      	adds	r4, r5, r4
     1b6:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
     1ba:	d203      	bcs.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1bc:	45a6      	cmp	lr, r4
     1be:	d901      	bls.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1c0:	1e93      	subs	r3, r2, #2
     1c2:	442c      	add	r4, r5
     1c4:	eba4 040e 	sub.w	r4, r4, lr
     1c8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     1cc:	b11e      	cbz	r6, 1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     1ce:	40fc      	lsrs	r4, r7
     1d0:	2300      	movs	r3, #0
     1d2:	6034      	str	r4, [r6, #0]
     1d4:	6073      	str	r3, [r6, #4]
     1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     1da:	4648      	mov	r0, r9
     1dc:	e7dd      	b.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     1de:	4613      	mov	r3, r2
     1e0:	e7f0      	b.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1e2:	b902      	cbnz	r2, 1e6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x79>
     1e4:	deff      	udf	#255	; 0xff
     1e6:	bb87      	cbnz	r7, 24a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xdd>
     1e8:	1a83      	subs	r3, r0, r2
     1ea:	2101      	movs	r1, #1
     1ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1f0:	b2aa      	uxth	r2, r5
     1f2:	fbb3 fcfe 	udiv	ip, r3, lr
     1f6:	0c20      	lsrs	r0, r4, #16
     1f8:	fb0e 331c 	mls	r3, lr, ip, r3
     1fc:	fb0c f802 	mul.w	r8, ip, r2
     200:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     204:	4598      	cmp	r8, r3
     206:	d963      	bls.n	2d0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x163>
     208:	18eb      	adds	r3, r5, r3
     20a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     20e:	d204      	bcs.n	21a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xad>
     210:	4598      	cmp	r8, r3
     212:	d902      	bls.n	21a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xad>
     214:	f1ac 0002 	sub.w	r0, ip, #2
     218:	442b      	add	r3, r5
     21a:	eba3 0308 	sub.w	r3, r3, r8
     21e:	b2a4      	uxth	r4, r4
     220:	fbb3 fcfe 	udiv	ip, r3, lr
     224:	fb0e 331c 	mls	r3, lr, ip, r3
     228:	fb0c f202 	mul.w	r2, ip, r2
     22c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     230:	42a2      	cmp	r2, r4
     232:	d94f      	bls.n	2d4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x167>
     234:	192c      	adds	r4, r5, r4
     236:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     23a:	d204      	bcs.n	246 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd9>
     23c:	42a2      	cmp	r2, r4
     23e:	d902      	bls.n	246 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd9>
     240:	f1ac 0302 	sub.w	r3, ip, #2
     244:	442c      	add	r4, r5
     246:	1aa4      	subs	r4, r4, r2
     248:	e7be      	b.n	1c8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x5b>
     24a:	f1c7 0c20 	rsb	ip, r7, #32
     24e:	fa20 f80c 	lsr.w	r8, r0, ip
     252:	fa00 f307 	lsl.w	r3, r0, r7
     256:	fa24 fc0c 	lsr.w	ip, r4, ip
     25a:	40bd      	lsls	r5, r7
     25c:	ea4c 0203 	orr.w	r2, ip, r3
     260:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     264:	b2ab      	uxth	r3, r5
     266:	fbb8 fcfe 	udiv	ip, r8, lr
     26a:	0c11      	lsrs	r1, r2, #16
     26c:	fb0e 801c 	mls	r0, lr, ip, r8
     270:	fb0c f903 	mul.w	r9, ip, r3
     274:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     278:	4581      	cmp	r9, r0
     27a:	fa04 f407 	lsl.w	r4, r4, r7
     27e:	d923      	bls.n	2c8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x15b>
     280:	1828      	adds	r0, r5, r0
     282:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     286:	d204      	bcs.n	292 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x125>
     288:	4581      	cmp	r9, r0
     28a:	d902      	bls.n	292 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x125>
     28c:	f1ac 0102 	sub.w	r1, ip, #2
     290:	4428      	add	r0, r5
     292:	eba0 0009 	sub.w	r0, r0, r9
     296:	b292      	uxth	r2, r2
     298:	fbb0 fcfe 	udiv	ip, r0, lr
     29c:	fb0e 001c 	mls	r0, lr, ip, r0
     2a0:	fb0c f803 	mul.w	r8, ip, r3
     2a4:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     2a8:	4598      	cmp	r8, r3
     2aa:	d90f      	bls.n	2cc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x15f>
     2ac:	18eb      	adds	r3, r5, r3
     2ae:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
     2b2:	d204      	bcs.n	2be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x151>
     2b4:	4598      	cmp	r8, r3
     2b6:	d902      	bls.n	2be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x151>
     2b8:	f1ac 0202 	sub.w	r2, ip, #2
     2bc:	442b      	add	r3, r5
     2be:	eba3 0308 	sub.w	r3, r3, r8
     2c2:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     2c6:	e791      	b.n	1ec <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7f>
     2c8:	4661      	mov	r1, ip
     2ca:	e7e2      	b.n	292 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x125>
     2cc:	4662      	mov	r2, ip
     2ce:	e7f6      	b.n	2be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x151>
     2d0:	4660      	mov	r0, ip
     2d2:	e7a2      	b.n	21a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xad>
     2d4:	4663      	mov	r3, ip
     2d6:	e7b6      	b.n	246 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd9>
     2d8:	4283      	cmp	r3, r0
     2da:	d905      	bls.n	2e8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x17b>
     2dc:	b10e      	cbz	r6, 2e2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x175>
     2de:	e9c6 7000 	strd	r7, r0, [r6]
     2e2:	2100      	movs	r1, #0
     2e4:	4608      	mov	r0, r1
     2e6:	e776      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     2e8:	fab3 f183 	clz	r1, r3
     2ec:	b981      	cbnz	r1, 310 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1a3>
     2ee:	4283      	cmp	r3, r0
     2f0:	d301      	bcc.n	2f6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x189>
     2f2:	42ba      	cmp	r2, r7
     2f4:	d80a      	bhi.n	30c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x19f>
     2f6:	1abc      	subs	r4, r7, r2
     2f8:	eb60 0303 	sbc.w	r3, r0, r3
     2fc:	2001      	movs	r0, #1
     2fe:	469c      	mov	ip, r3
     300:	2e00      	cmp	r6, #0
     302:	d068      	beq.n	3d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x269>
     304:	e9c6 4c00 	strd	r4, ip, [r6]
     308:	2100      	movs	r1, #0
     30a:	e764      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     30c:	4608      	mov	r0, r1
     30e:	e7f7      	b.n	300 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x193>
     310:	f1c1 0c20 	rsb	ip, r1, #32
     314:	408b      	lsls	r3, r1
     316:	fa22 f40c 	lsr.w	r4, r2, ip
     31a:	431c      	orrs	r4, r3
     31c:	fa02 f501 	lsl.w	r5, r2, r1
     320:	fa00 f301 	lsl.w	r3, r0, r1
     324:	fa27 f20c 	lsr.w	r2, r7, ip
     328:	fa20 fb0c 	lsr.w	fp, r0, ip
     32c:	ea4f 4914 	mov.w	r9, r4, lsr #16
     330:	4313      	orrs	r3, r2
     332:	fbbb f8f9 	udiv	r8, fp, r9
     336:	fa1f fe84 	uxth.w	lr, r4
     33a:	fb09 bb18 	mls	fp, r9, r8, fp
     33e:	0c1a      	lsrs	r2, r3, #16
     340:	fb08 fa0e 	mul.w	sl, r8, lr
     344:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     348:	4592      	cmp	sl, r2
     34a:	fa07 f701 	lsl.w	r7, r7, r1
     34e:	d93e      	bls.n	3ce <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x261>
     350:	18a2      	adds	r2, r4, r2
     352:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     356:	d204      	bcs.n	362 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f5>
     358:	4592      	cmp	sl, r2
     35a:	d902      	bls.n	362 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f5>
     35c:	f1a8 0002 	sub.w	r0, r8, #2
     360:	4422      	add	r2, r4
     362:	eba2 020a 	sub.w	r2, r2, sl
     366:	b29b      	uxth	r3, r3
     368:	fbb2 f8f9 	udiv	r8, r2, r9
     36c:	fb09 2218 	mls	r2, r9, r8, r2
     370:	fb08 fe0e 	mul.w	lr, r8, lr
     374:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     378:	4596      	cmp	lr, r2
     37a:	d92a      	bls.n	3d2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x265>
     37c:	18a2      	adds	r2, r4, r2
     37e:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     382:	d204      	bcs.n	38e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x221>
     384:	4596      	cmp	lr, r2
     386:	d902      	bls.n	38e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x221>
     388:	f1a8 0302 	sub.w	r3, r8, #2
     38c:	4422      	add	r2, r4
     38e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     392:	fba0 9305 	umull	r9, r3, r0, r5
     396:	eba2 020e 	sub.w	r2, r2, lr
     39a:	429a      	cmp	r2, r3
     39c:	46ce      	mov	lr, r9
     39e:	4698      	mov	r8, r3
     3a0:	d302      	bcc.n	3a8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x23b>
     3a2:	d106      	bne.n	3b2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x245>
     3a4:	454f      	cmp	r7, r9
     3a6:	d204      	bcs.n	3b2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x245>
     3a8:	ebb9 0e05 	subs.w	lr, r9, r5
     3ac:	eb63 0804 	sbc.w	r8, r3, r4
     3b0:	3801      	subs	r0, #1
     3b2:	b186      	cbz	r6, 3d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x269>
     3b4:	ebb7 030e 	subs.w	r3, r7, lr
     3b8:	eb62 0708 	sbc.w	r7, r2, r8
     3bc:	fa07 fc0c 	lsl.w	ip, r7, ip
     3c0:	40cb      	lsrs	r3, r1
     3c2:	ea4c 0303 	orr.w	r3, ip, r3
     3c6:	40cf      	lsrs	r7, r1
     3c8:	e9c6 3700 	strd	r3, r7, [r6]
     3cc:	e79c      	b.n	308 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x19b>
     3ce:	4640      	mov	r0, r8
     3d0:	e7c7      	b.n	362 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f5>
     3d2:	4643      	mov	r3, r8
     3d4:	e7db      	b.n	38e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x221>
     3d6:	4631      	mov	r1, r6
     3d8:	e6fd      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
	...

000003dc <thread_C_code>:
        k_msleep(thread_B_period);
  }
}

void thread_C_code(void *argA , void *argB, void *argC)
{
     3dc:	b508      	push	{r3, lr}
  
    printk("Thread C init (not quite periodic!) \n");
     3de:	4808      	ldr	r0, [pc, #32]	; (400 <CONFIG_FLASH_SIZE>)
    while(1) {
        printk("Thread C instance released at time: %lld (ms) \n",k_uptime_get());  
     3e0:	4c08      	ldr	r4, [pc, #32]	; (404 <CONFIG_FLASH_SIZE+0x4>)
    printk("Thread C init (not quite periodic!) \n");
     3e2:	f006 fb50 	bl	6a86 <printk>
        printk("Thread C instance released at time: %lld (ms) \n",k_uptime_get());  
     3e6:	f006 fb1a 	bl	6a1e <k_uptime_get>
     3ea:	4602      	mov	r2, r0
     3ec:	460b      	mov	r3, r1
     3ee:	4620      	mov	r0, r4
     3f0:	f006 fb49 	bl	6a86 <printk>
        k_msleep(thread_C_period);
     3f4:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
     3f8:	f006 fb1f 	bl	6a3a <k_msleep.isra.0>
    while(1) {
     3fc:	e7f3      	b.n	3e6 <thread_C_code+0xa>
     3fe:	bf00      	nop
     400:	0000781c 	.word	0x0000781c
     404:	00007842 	.word	0x00007842

00000408 <thread_B_code>:
{
     408:	b508      	push	{r3, lr}
    printk("Thread B init (not quite periodic!)\n");
     40a:	4808      	ldr	r0, [pc, #32]	; (42c <thread_B_code+0x24>)
        printk("Thread B instance released at time: %lld (ms) \n",k_uptime_get());          
     40c:	4c08      	ldr	r4, [pc, #32]	; (430 <thread_B_code+0x28>)
    printk("Thread B init (not quite periodic!)\n");
     40e:	f006 fb3a 	bl	6a86 <printk>
        printk("Thread B instance released at time: %lld (ms) \n",k_uptime_get());          
     412:	f006 fb04 	bl	6a1e <k_uptime_get>
     416:	4602      	mov	r2, r0
     418:	460b      	mov	r3, r1
     41a:	4620      	mov	r0, r4
     41c:	f006 fb33 	bl	6a86 <printk>
        k_msleep(thread_B_period);
     420:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     424:	f006 fb09 	bl	6a3a <k_msleep.isra.0>
    while(1) {
     428:	e7f3      	b.n	412 <thread_B_code+0xa>
     42a:	bf00      	nop
     42c:	00007872 	.word	0x00007872
     430:	00007897 	.word	0x00007897

00000434 <thread_A_code>:
{
     434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    printk("Thread A init (periodic)\n");
     438:	481c      	ldr	r0, [pc, #112]	; (4ac <thread_A_code+0x78>)
        printk("Thread A instance released at time: %lld (ms). Last instance exec time was %lld (ns) \n",k_uptime_get(),total_ns);  
     43a:	f8df 8074 	ldr.w	r8, [pc, #116]	; 4b0 <thread_A_code+0x7c>
{
     43e:	b086      	sub	sp, #24
    printk("Thread A init (periodic)\n");
     440:	f006 fb21 	bl	6a86 <printk>
    timing_init();
     444:	f001 ff60 	bl	2308 <timing_init>
    timing_start();
     448:	f001 ff6a 	bl	2320 <timing_start>
    release_time = k_uptime_get() + thread_A_period;
     44c:	f006 fae7 	bl	6a1e <k_uptime_get>
    uint64_t total_ns=0;
     450:	2600      	movs	r6, #0
    release_time = k_uptime_get() + thread_A_period;
     452:	f510 747a 	adds.w	r4, r0, #1000	; 0x3e8
     456:	f141 0500 	adc.w	r5, r1, #0
    uint64_t total_ns=0;
     45a:	4637      	mov	r7, r6
#if defined(CONFIG_BOARD_HAS_TIMING_FUNCTIONS)
	return board_timing_counter_get();
#elif defined(CONFIG_SOC_HAS_TIMING_FUNCTIONS)
	return soc_timing_counter_get();
#else
	return arch_timing_counter_get();
     45c:	f001 fdb8 	bl	1fd0 <arch_timing_counter_get>
        start_time = timing_counter_get(); 
     460:	e9cd 0102 	strd	r0, r1, [sp, #8]
        printk("Thread A instance released at time: %lld (ms). Last instance exec time was %lld (ns) \n",k_uptime_get(),total_ns);  
     464:	f006 fadb 	bl	6a1e <k_uptime_get>
     468:	e9cd 6700 	strd	r6, r7, [sp]
     46c:	4602      	mov	r2, r0
     46e:	460b      	mov	r3, r1
     470:	4640      	mov	r0, r8
     472:	f006 fb08 	bl	6a86 <printk>
     476:	f001 fdab 	bl	1fd0 <arch_timing_counter_get>
        end_time = timing_counter_get();
     47a:	e9cd 0104 	strd	r0, r1, [sp, #16]
#if defined(CONFIG_BOARD_HAS_TIMING_FUNCTIONS)
	return board_timing_cycles_get(start, end);
#elif defined(CONFIG_SOC_HAS_TIMING_FUNCTIONS)
	return soc_timing_cycles_get(start, end);
#else
	return arch_timing_cycles_get(start, end);
     47e:	a904      	add	r1, sp, #16
     480:	a802      	add	r0, sp, #8
     482:	f006 fc1d 	bl	6cc0 <arch_timing_cycles_get>
#if defined(CONFIG_BOARD_HAS_TIMING_FUNCTIONS)
	return board_timing_cycles_to_ns(cycles);
#elif defined(CONFIG_SOC_HAS_TIMING_FUNCTIONS)
	return soc_timing_cycles_to_ns(cycles);
#else
	return arch_timing_cycles_to_ns(cycles);
     486:	f006 fc24 	bl	6cd2 <arch_timing_cycles_to_ns>
     48a:	4606      	mov	r6, r0
     48c:	460f      	mov	r7, r1
        fin_time = k_uptime_get();
     48e:	f006 fac6 	bl	6a1e <k_uptime_get>
        if( fin_time < release_time) {
     492:	42a0      	cmp	r0, r4
     494:	eb71 0305 	sbcs.w	r3, r1, r5
     498:	dae0      	bge.n	45c <thread_A_code+0x28>
            k_msleep(release_time - fin_time); /* There are other variants, k_sleep(), k_usleep(), ... */
     49a:	1a20      	subs	r0, r4, r0
     49c:	f006 facd 	bl	6a3a <k_msleep.isra.0>
            release_time += thread_A_period;
     4a0:	f514 747a 	adds.w	r4, r4, #1000	; 0x3e8
     4a4:	f145 0500 	adc.w	r5, r5, #0
     4a8:	e7d8      	b.n	45c <thread_A_code+0x28>
     4aa:	bf00      	nop
     4ac:	000078c7 	.word	0x000078c7
     4b0:	000078e1 	.word	0x000078e1

000004b4 <main>:
void main(void) {
     4b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     4b8:	b08c      	sub	sp, #48	; 0x30
    int arg1=0, arg2=0, arg3=0; // Input args of tasks (actually not used in this case)
     4ba:	2400      	movs	r4, #0
     4bc:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
     4c0:	940b      	str	r4, [sp, #44]	; 0x2c
    thread_A_tid = k_thread_create(&thread_A_data, thread_A_stack,
     4c2:	2600      	movs	r6, #0
     4c4:	2700      	movs	r7, #0
		};
		return (k_tid_t) arch_syscall_invoke6(parm0.x, parm1.x, parm2.x, parm3.x, parm4.x, (uintptr_t) &more, K_SYSCALL_K_THREAD_CREATE);
	}
#endif
	compiler_barrier();
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
     4c6:	ab0b      	add	r3, sp, #44	; 0x2c
     4c8:	9302      	str	r3, [sp, #8]
     4ca:	ab0a      	add	r3, sp, #40	; 0x28
     4cc:	9301      	str	r3, [sp, #4]
     4ce:	2501      	movs	r5, #1
     4d0:	ab09      	add	r3, sp, #36	; 0x24
     4d2:	9300      	str	r3, [sp, #0]
     4d4:	e9cd 6706 	strd	r6, r7, [sp, #24]
     4d8:	4b17      	ldr	r3, [pc, #92]	; (538 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x50>)
     4da:	4918      	ldr	r1, [pc, #96]	; (53c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x54>)
     4dc:	9404      	str	r4, [sp, #16]
     4de:	9503      	str	r5, [sp, #12]
     4e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
     4e4:	4816      	ldr	r0, [pc, #88]	; (540 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x58>)
     4e6:	f004 f8f9 	bl	46dc <z_impl_k_thread_create>
     4ea:	4b16      	ldr	r3, [pc, #88]	; (544 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x5c>)
     4ec:	6018      	str	r0, [r3, #0]
     4ee:	4b16      	ldr	r3, [pc, #88]	; (548 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x60>)
     4f0:	4916      	ldr	r1, [pc, #88]	; (54c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x64>)
     4f2:	9400      	str	r4, [sp, #0]
     4f4:	e9cd 6706 	strd	r6, r7, [sp, #24]
     4f8:	e9cd 5403 	strd	r5, r4, [sp, #12]
     4fc:	e9cd 4401 	strd	r4, r4, [sp, #4]
     500:	f44f 6280 	mov.w	r2, #1024	; 0x400
     504:	4812      	ldr	r0, [pc, #72]	; (550 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x68>)
    thread_B_tid = k_thread_create(&thread_B_data, thread_B_stack,
     506:	f8df 804c 	ldr.w	r8, [pc, #76]	; 554 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6c>
     50a:	f004 f8e7 	bl	46dc <z_impl_k_thread_create>
     50e:	f8c8 0000 	str.w	r0, [r8]
     512:	4b11      	ldr	r3, [pc, #68]	; (558 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x70>)
     514:	4911      	ldr	r1, [pc, #68]	; (55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>)
     516:	9400      	str	r4, [sp, #0]
     518:	e9cd 6706 	strd	r6, r7, [sp, #24]
     51c:	e9cd 5403 	strd	r5, r4, [sp, #12]
     520:	e9cd 4401 	strd	r4, r4, [sp, #4]
     524:	f44f 6280 	mov.w	r2, #1024	; 0x400
     528:	480d      	ldr	r0, [pc, #52]	; (560 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x78>)
     52a:	f004 f8d7 	bl	46dc <z_impl_k_thread_create>
    thread_B_tid = k_thread_create(&thread_C_data, thread_C_stack,
     52e:	f8c8 0000 	str.w	r0, [r8]
} 
     532:	b00c      	add	sp, #48	; 0x30
     534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     538:	00000435 	.word	0x00000435
     53c:	20001160 	.word	0x20001160
     540:	200001c0 	.word	0x200001c0
     544:	20000468 	.word	0x20000468
     548:	00000409 	.word	0x00000409
     54c:	20001580 	.word	0x20001580
     550:	20000240 	.word	0x20000240
     554:	2000046c 	.word	0x2000046c
     558:	000003dd 	.word	0x000003dd
     55c:	200019a0 	.word	0x200019a0
     560:	200002c0 	.word	0x200002c0

00000564 <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
     564:	b538      	push	{r3, r4, r5, lr}
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
     566:	6844      	ldr	r4, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
     568:	6081      	str	r1, [r0, #8]

	return method & SYS_NOTIFY_METHOD_MASK;
     56a:	f004 0403 	and.w	r4, r4, #3
	switch (method) {
     56e:	2c03      	cmp	r4, #3
{
     570:	4605      	mov	r5, r0
	switch (method) {
     572:	d002      	beq.n	57a <sys_notify_finalize+0x16>
     574:	b12c      	cbz	r4, 582 <sys_notify_finalize+0x1e>
     576:	2000      	movs	r0, #0
     578:	e000      	b.n	57c <sys_notify_finalize+0x18>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
     57a:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
     57c:	2300      	movs	r3, #0
     57e:	606b      	str	r3, [r5, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
     580:	bd38      	pop	{r3, r4, r5, pc}
		__ASSERT_NO_MSG(false);
     582:	4a05      	ldr	r2, [pc, #20]	; (598 <sys_notify_finalize+0x34>)
     584:	4905      	ldr	r1, [pc, #20]	; (59c <sys_notify_finalize+0x38>)
     586:	4806      	ldr	r0, [pc, #24]	; (5a0 <sys_notify_finalize+0x3c>)
     588:	2345      	movs	r3, #69	; 0x45
     58a:	f006 fb76 	bl	6c7a <assert_print>
     58e:	4802      	ldr	r0, [pc, #8]	; (598 <sys_notify_finalize+0x34>)
     590:	2145      	movs	r1, #69	; 0x45
     592:	f006 fb6b 	bl	6c6c <assert_post_action>
     596:	e7ee      	b.n	576 <sys_notify_finalize+0x12>
     598:	00007938 	.word	0x00007938
     59c:	00007efd 	.word	0x00007efd
     5a0:	0000795b 	.word	0x0000795b

000005a4 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     5a4:	680b      	ldr	r3, [r1, #0]
     5a6:	3301      	adds	r3, #1
     5a8:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     5aa:	4b01      	ldr	r3, [pc, #4]	; (5b0 <char_out+0xc>)
     5ac:	681b      	ldr	r3, [r3, #0]
     5ae:	4718      	bx	r3
     5b0:	20000000 	.word	0x20000000

000005b4 <__printk_hook_install>:
	_char_out = fn;
     5b4:	4b01      	ldr	r3, [pc, #4]	; (5bc <__printk_hook_install+0x8>)
     5b6:	6018      	str	r0, [r3, #0]
}
     5b8:	4770      	bx	lr
     5ba:	bf00      	nop
     5bc:	20000000 	.word	0x20000000

000005c0 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
     5c0:	b507      	push	{r0, r1, r2, lr}
     5c2:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
     5c4:	2100      	movs	r1, #0
{
     5c6:	4602      	mov	r2, r0
		struct out_context ctx = { 0 };
     5c8:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
     5ca:	4803      	ldr	r0, [pc, #12]	; (5d8 <vprintk+0x18>)
     5cc:	a901      	add	r1, sp, #4
     5ce:	f000 fb53 	bl	c78 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     5d2:	b003      	add	sp, #12
     5d4:	f85d fb04 	ldr.w	pc, [sp], #4
     5d8:	000005a5 	.word	0x000005a5

000005dc <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     5dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     5e0:	f8b0 901c 	ldrh.w	r9, [r0, #28]
{
     5e4:	9200      	str	r2, [sp, #0]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     5e6:	f019 0f08 	tst.w	r9, #8
{
     5ea:	4604      	mov	r4, r0
	if (processing) {
     5ec:	d022      	beq.n	634 <process_event+0x58>
		if (evt == EVT_COMPLETE) {
     5ee:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     5f0:	bf0c      	ite	eq
     5f2:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     5f6:	f049 0920 	orrne.w	r9, r9, #32
     5fa:	f8a0 901c 	strh.w	r9, [r0, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
     5fe:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
     600:	4620      	mov	r0, r4
     602:	f004 f951 	bl	48a8 <z_spin_unlock_valid>
     606:	b968      	cbnz	r0, 624 <process_event+0x48>
     608:	4a9b      	ldr	r2, [pc, #620]	; (878 <CONFIG_ISR_STACK_SIZE+0x78>)
     60a:	499c      	ldr	r1, [pc, #624]	; (87c <CONFIG_ISR_STACK_SIZE+0x7c>)
     60c:	489c      	ldr	r0, [pc, #624]	; (880 <CONFIG_ISR_STACK_SIZE+0x80>)
     60e:	23b9      	movs	r3, #185	; 0xb9
     610:	f006 fb33 	bl	6c7a <assert_print>
     614:	489b      	ldr	r0, [pc, #620]	; (884 <CONFIG_ISR_STACK_SIZE+0x84>)
     616:	4621      	mov	r1, r4
     618:	f006 fb2f 	bl	6c7a <assert_print>
     61c:	4896      	ldr	r0, [pc, #600]	; (878 <CONFIG_ISR_STACK_SIZE+0x78>)
     61e:	21b9      	movs	r1, #185	; 0xb9
     620:	f006 fb24 	bl	6c6c <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     624:	9b00      	ldr	r3, [sp, #0]
     626:	f383 8811 	msr	BASEPRI, r3
     62a:	f3bf 8f6f 	isb	sy
}
     62e:	b003      	add	sp, #12
     630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(false);
     634:	4f94      	ldr	r7, [pc, #592]	; (888 <CONFIG_ISR_STACK_SIZE+0x88>)
     636:	f8df 8248 	ldr.w	r8, [pc, #584]	; 880 <CONFIG_ISR_STACK_SIZE+0x80>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     63a:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     63e:	2902      	cmp	r1, #2
     640:	d106      	bne.n	650 <process_event+0x74>
			evt = process_recheck(mgr);
     642:	4620      	mov	r0, r4
     644:	f006 fa2c 	bl	6aa0 <process_recheck>
		if (evt == EVT_NOP) {
     648:	2800      	cmp	r0, #0
     64a:	d0d8      	beq.n	5fe <process_event+0x22>
		if (evt == EVT_COMPLETE) {
     64c:	2801      	cmp	r0, #1
     64e:	d164      	bne.n	71a <process_event+0x13e>
			res = mgr->last_res;
     650:	f8d4 b018 	ldr.w	fp, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     654:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
     656:	f1bb 0f00 	cmp.w	fp, #0
     65a:	da19      	bge.n	690 <process_event+0xb4>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
     65c:	2600      	movs	r6, #0
		*clients = mgr->clients;
     65e:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     660:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
     664:	e9c4 6600 	strd	r6, r6, [r4]
     668:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     66c:	83a3      	strh	r3, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     66e:	8ba3      	ldrh	r3, [r4, #28]
     670:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     674:	454a      	cmp	r2, r9
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     676:	9201      	str	r2, [sp, #4]
				   && !sys_slist_is_empty(&mgr->monitors);
     678:	d003      	beq.n	682 <process_event+0xa6>
		if (do_monitors
     67a:	68a2      	ldr	r2, [r4, #8]
     67c:	2a00      	cmp	r2, #0
     67e:	f040 8113 	bne.w	8a8 <CONFIG_ISR_STACK_SIZE+0xa8>
		    || !sys_slist_is_empty(&clients)
     682:	b915      	cbnz	r5, 68a <process_event+0xae>
		    || (transit != NULL)) {
     684:	2e00      	cmp	r6, #0
     686:	f000 8159 	beq.w	93c <CONFIG_ISR_STACK_SIZE+0x13c>
     68a:	f04f 0a00 	mov.w	sl, #0
     68e:	e10d      	b.n	8ac <CONFIG_ISR_STACK_SIZE+0xac>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     690:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     694:	1f51      	subs	r1, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     696:	2901      	cmp	r1, #1
     698:	d820      	bhi.n	6dc <process_event+0x100>
	list->head = NULL;
     69a:	2100      	movs	r1, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     69c:	f023 0307 	bic.w	r3, r3, #7
		if (state == ONOFF_STATE_TO_ON) {
     6a0:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
     6a2:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     6a4:	b29b      	uxth	r3, r3
	list->tail = NULL;
     6a6:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     6aa:	d10a      	bne.n	6c2 <process_event+0xe6>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     6ac:	b13d      	cbz	r5, 6be <process_event+0xe2>
     6ae:	8be2      	ldrh	r2, [r4, #30]
     6b0:	4629      	mov	r1, r5

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
     6b2:	6809      	ldr	r1, [r1, #0]
				mgr->refs += 1U;
     6b4:	3201      	adds	r2, #1
     6b6:	b292      	uxth	r2, r2
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     6b8:	2900      	cmp	r1, #0
     6ba:	d1fa      	bne.n	6b2 <process_event+0xd6>
     6bc:	83e2      	strh	r2, [r4, #30]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     6be:	f043 0302 	orr.w	r3, r3, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     6c2:	83a3      	strh	r3, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
     6c4:	4620      	mov	r0, r4
     6c6:	f006 f9eb 	bl	6aa0 <process_recheck>
     6ca:	4606      	mov	r6, r0
     6cc:	2800      	cmp	r0, #0
     6ce:	d0ce      	beq.n	66e <process_event+0x92>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     6d0:	8ba3      	ldrh	r3, [r4, #28]
     6d2:	f043 0320 	orr.w	r3, r3, #32
     6d6:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
     6d8:	2600      	movs	r6, #0
     6da:	e7c8      	b.n	66e <process_event+0x92>
	} else if (state == ONOFF_STATE_TO_OFF) {
     6dc:	2a04      	cmp	r2, #4
     6de:	d10d      	bne.n	6fc <process_event+0x120>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     6e0:	f023 0307 	bic.w	r3, r3, #7
     6e4:	b29a      	uxth	r2, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
     6e6:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
     6e8:	4620      	mov	r0, r4
     6ea:	f006 f9d9 	bl	6aa0 <process_recheck>
     6ee:	4605      	mov	r5, r0
     6f0:	b188      	cbz	r0, 716 <process_event+0x13a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     6f2:	f042 0220 	orr.w	r2, r2, #32
     6f6:	83a2      	strh	r2, [r4, #28]
     6f8:	2500      	movs	r5, #0
     6fa:	e7ed      	b.n	6d8 <process_event+0xfc>
		__ASSERT_NO_MSG(false);
     6fc:	4963      	ldr	r1, [pc, #396]	; (88c <CONFIG_ISR_STACK_SIZE+0x8c>)
     6fe:	f240 131b 	movw	r3, #283	; 0x11b
     702:	463a      	mov	r2, r7
     704:	4640      	mov	r0, r8
     706:	f006 fab8 	bl	6c7a <assert_print>
     70a:	f240 111b 	movw	r1, #283	; 0x11b
     70e:	4638      	mov	r0, r7
     710:	f006 faac 	bl	6c6c <assert_post_action>
     714:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     716:	462e      	mov	r6, r5
     718:	e7a9      	b.n	66e <process_event+0x92>
		} else if (evt == EVT_START) {
     71a:	2803      	cmp	r0, #3
     71c:	d134      	bne.n	788 <process_event+0x1ac>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
     71e:	f1b9 0f00 	cmp.w	r9, #0
     722:	d00b      	beq.n	73c <process_event+0x160>
     724:	495a      	ldr	r1, [pc, #360]	; (890 <CONFIG_ISR_STACK_SIZE+0x90>)
     726:	4640      	mov	r0, r8
     728:	f44f 73ab 	mov.w	r3, #342	; 0x156
     72c:	463a      	mov	r2, r7
     72e:	f006 faa4 	bl	6c7a <assert_print>
     732:	f44f 71ab 	mov.w	r1, #342	; 0x156
     736:	4638      	mov	r0, r7
     738:	f006 fa98 	bl	6c6c <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
     73c:	6823      	ldr	r3, [r4, #0]
     73e:	b95b      	cbnz	r3, 758 <process_event+0x17c>
     740:	4954      	ldr	r1, [pc, #336]	; (894 <CONFIG_ISR_STACK_SIZE+0x94>)
     742:	4640      	mov	r0, r8
     744:	f240 1357 	movw	r3, #343	; 0x157
     748:	463a      	mov	r2, r7
     74a:	f006 fa96 	bl	6c7a <assert_print>
     74e:	f240 1157 	movw	r1, #343	; 0x157
     752:	4638      	mov	r0, r7
     754:	f006 fa8a 	bl	6c6c <assert_post_action>
			transit = mgr->transitions->start;
     758:	6923      	ldr	r3, [r4, #16]
     75a:	681e      	ldr	r6, [r3, #0]
			__ASSERT_NO_MSG(transit != NULL);
     75c:	b95e      	cbnz	r6, 776 <process_event+0x19a>
     75e:	494e      	ldr	r1, [pc, #312]	; (898 <CONFIG_ISR_STACK_SIZE+0x98>)
     760:	4640      	mov	r0, r8
     762:	f44f 73ad 	mov.w	r3, #346	; 0x15a
     766:	463a      	mov	r2, r7
     768:	f006 fa87 	bl	6c7a <assert_print>
     76c:	f44f 71ad 	mov.w	r1, #346	; 0x15a
     770:	4638      	mov	r0, r7
     772:	f006 fa7b 	bl	6c6c <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     776:	8ba3      	ldrh	r3, [r4, #28]
     778:	f023 0307 	bic.w	r3, r3, #7
     77c:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
     780:	83a3      	strh	r3, [r4, #28]
}
     782:	2500      	movs	r5, #0
		res = 0;
     784:	46ab      	mov	fp, r5
}
     786:	e772      	b.n	66e <process_event+0x92>
		} else if (evt == EVT_STOP) {
     788:	2804      	cmp	r0, #4
     78a:	d131      	bne.n	7f0 <process_event+0x214>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
     78c:	f1b9 0f02 	cmp.w	r9, #2
     790:	d00b      	beq.n	7aa <process_event+0x1ce>
     792:	4942      	ldr	r1, [pc, #264]	; (89c <CONFIG_ISR_STACK_SIZE+0x9c>)
     794:	4640      	mov	r0, r8
     796:	f240 135d 	movw	r3, #349	; 0x15d
     79a:	463a      	mov	r2, r7
     79c:	f006 fa6d 	bl	6c7a <assert_print>
     7a0:	f240 115d 	movw	r1, #349	; 0x15d
     7a4:	4638      	mov	r0, r7
     7a6:	f006 fa61 	bl	6c6c <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
     7aa:	8be3      	ldrh	r3, [r4, #30]
     7ac:	b15b      	cbz	r3, 7c6 <process_event+0x1ea>
     7ae:	493c      	ldr	r1, [pc, #240]	; (8a0 <CONFIG_ISR_STACK_SIZE+0xa0>)
     7b0:	4640      	mov	r0, r8
     7b2:	f44f 73af 	mov.w	r3, #350	; 0x15e
     7b6:	463a      	mov	r2, r7
     7b8:	f006 fa5f 	bl	6c7a <assert_print>
     7bc:	f44f 71af 	mov.w	r1, #350	; 0x15e
     7c0:	4638      	mov	r0, r7
     7c2:	f006 fa53 	bl	6c6c <assert_post_action>
			transit = mgr->transitions->stop;
     7c6:	6923      	ldr	r3, [r4, #16]
     7c8:	685e      	ldr	r6, [r3, #4]
			__ASSERT_NO_MSG(transit != NULL);
     7ca:	b95e      	cbnz	r6, 7e4 <process_event+0x208>
     7cc:	4932      	ldr	r1, [pc, #200]	; (898 <CONFIG_ISR_STACK_SIZE+0x98>)
     7ce:	4640      	mov	r0, r8
     7d0:	f240 1361 	movw	r3, #353	; 0x161
     7d4:	463a      	mov	r2, r7
     7d6:	f006 fa50 	bl	6c7a <assert_print>
     7da:	f240 1161 	movw	r1, #353	; 0x161
     7de:	4638      	mov	r0, r7
     7e0:	f006 fa44 	bl	6c6c <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     7e4:	8ba3      	ldrh	r3, [r4, #28]
     7e6:	f023 0307 	bic.w	r3, r3, #7
     7ea:	f043 0304 	orr.w	r3, r3, #4
     7ee:	e7c7      	b.n	780 <process_event+0x1a4>
		} else if (evt == EVT_RESET) {
     7f0:	2805      	cmp	r0, #5
     7f2:	d131      	bne.n	858 <CONFIG_ISR_STACK_SIZE+0x58>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
     7f4:	f1b9 0f01 	cmp.w	r9, #1
     7f8:	d00b      	beq.n	812 <CONFIG_ISR_STACK_SIZE+0x12>
     7fa:	492a      	ldr	r1, [pc, #168]	; (8a4 <CONFIG_ISR_STACK_SIZE+0xa4>)
     7fc:	4640      	mov	r0, r8
     7fe:	f44f 73b2 	mov.w	r3, #356	; 0x164
     802:	463a      	mov	r2, r7
     804:	f006 fa39 	bl	6c7a <assert_print>
     808:	f44f 71b2 	mov.w	r1, #356	; 0x164
     80c:	4638      	mov	r0, r7
     80e:	f006 fa2d 	bl	6c6c <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
     812:	6823      	ldr	r3, [r4, #0]
     814:	b95b      	cbnz	r3, 82e <CONFIG_ISR_STACK_SIZE+0x2e>
     816:	491f      	ldr	r1, [pc, #124]	; (894 <CONFIG_ISR_STACK_SIZE+0x94>)
     818:	4640      	mov	r0, r8
     81a:	f240 1365 	movw	r3, #357	; 0x165
     81e:	463a      	mov	r2, r7
     820:	f006 fa2b 	bl	6c7a <assert_print>
     824:	f240 1165 	movw	r1, #357	; 0x165
     828:	4638      	mov	r0, r7
     82a:	f006 fa1f 	bl	6c6c <assert_post_action>
			transit = mgr->transitions->reset;
     82e:	6923      	ldr	r3, [r4, #16]
     830:	689e      	ldr	r6, [r3, #8]
			__ASSERT_NO_MSG(transit != NULL);
     832:	b95e      	cbnz	r6, 84c <CONFIG_ISR_STACK_SIZE+0x4c>
     834:	4918      	ldr	r1, [pc, #96]	; (898 <CONFIG_ISR_STACK_SIZE+0x98>)
     836:	4640      	mov	r0, r8
     838:	f44f 73b4 	mov.w	r3, #360	; 0x168
     83c:	463a      	mov	r2, r7
     83e:	f006 fa1c 	bl	6c7a <assert_print>
     842:	f44f 71b4 	mov.w	r1, #360	; 0x168
     846:	4638      	mov	r0, r7
     848:	f006 fa10 	bl	6c6c <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     84c:	8ba3      	ldrh	r3, [r4, #28]
     84e:	f023 0307 	bic.w	r3, r3, #7
     852:	f043 0305 	orr.w	r3, r3, #5
     856:	e793      	b.n	780 <process_event+0x1a4>
			__ASSERT_NO_MSG(false);
     858:	490c      	ldr	r1, [pc, #48]	; (88c <CONFIG_ISR_STACK_SIZE+0x8c>)
     85a:	f240 136b 	movw	r3, #363	; 0x16b
     85e:	463a      	mov	r2, r7
     860:	4640      	mov	r0, r8
     862:	f006 fa0a 	bl	6c7a <assert_print>
     866:	2500      	movs	r5, #0
     868:	f240 116b 	movw	r1, #363	; 0x16b
     86c:	4638      	mov	r0, r7
     86e:	f006 f9fd 	bl	6c6c <assert_post_action>
		onoff_transition_fn transit = NULL;
     872:	462e      	mov	r6, r5
     874:	e786      	b.n	784 <process_event+0x1a8>
     876:	bf00      	nop
     878:	00007a1b 	.word	0x00007a1b
     87c:	00007a48 	.word	0x00007a48
     880:	0000795b 	.word	0x0000795b
     884:	00007a5f 	.word	0x00007a5f
     888:	00007978 	.word	0x00007978
     88c:	00007efd 	.word	0x00007efd
     890:	0000799a 	.word	0x0000799a
     894:	000079a6 	.word	0x000079a6
     898:	000079c9 	.word	0x000079c9
     89c:	000079e0 	.word	0x000079e0
     8a0:	000079f6 	.word	0x000079f6
     8a4:	00007a05 	.word	0x00007a05
				   && !sys_slist_is_empty(&mgr->monitors);
     8a8:	f04f 0a01 	mov.w	sl, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     8ac:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
     8b0:	f104 0914 	add.w	r9, r4, #20
			mgr->flags = flags;
     8b4:	83a3      	strh	r3, [r4, #28]
     8b6:	4648      	mov	r0, r9
     8b8:	f003 fff6 	bl	48a8 <z_spin_unlock_valid>
     8bc:	b968      	cbnz	r0, 8da <CONFIG_ISR_STACK_SIZE+0xda>
     8be:	4a38      	ldr	r2, [pc, #224]	; (9a0 <CONFIG_ISR_STACK_SIZE+0x1a0>)
     8c0:	4938      	ldr	r1, [pc, #224]	; (9a4 <CONFIG_ISR_STACK_SIZE+0x1a4>)
     8c2:	23b9      	movs	r3, #185	; 0xb9
     8c4:	4640      	mov	r0, r8
     8c6:	f006 f9d8 	bl	6c7a <assert_print>
     8ca:	4837      	ldr	r0, [pc, #220]	; (9a8 <CONFIG_ISR_STACK_SIZE+0x1a8>)
     8cc:	4649      	mov	r1, r9
     8ce:	f006 f9d4 	bl	6c7a <assert_print>
     8d2:	4833      	ldr	r0, [pc, #204]	; (9a0 <CONFIG_ISR_STACK_SIZE+0x1a0>)
     8d4:	21b9      	movs	r1, #185	; 0xb9
     8d6:	f006 f9c9 	bl	6c6c <assert_post_action>
     8da:	9b00      	ldr	r3, [sp, #0]
     8dc:	f383 8811 	msr	BASEPRI, r3
     8e0:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     8e4:	f1ba 0f00 	cmp.w	sl, #0
     8e8:	d137      	bne.n	95a <CONFIG_ISR_STACK_SIZE+0x15a>
	while (!sys_slist_is_empty(list)) {
     8ea:	2d00      	cmp	r5, #0
     8ec:	d147      	bne.n	97e <CONFIG_ISR_STACK_SIZE+0x17e>
			if (transit != NULL) {
     8ee:	b116      	cbz	r6, 8f6 <CONFIG_ISR_STACK_SIZE+0xf6>
				transit(mgr, transition_complete);
     8f0:	492e      	ldr	r1, [pc, #184]	; (9ac <CONFIG_ISR_STACK_SIZE+0x1ac>)
     8f2:	4620      	mov	r0, r4
     8f4:	47b0      	blx	r6
	__asm__ volatile(
     8f6:	f04f 0320 	mov.w	r3, #32
     8fa:	f3ef 8b11 	mrs	fp, BASEPRI
     8fe:	f383 8812 	msr	BASEPRI_MAX, r3
     902:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
     906:	4648      	mov	r0, r9
	k.key = arch_irq_lock();
     908:	f8cd b000 	str.w	fp, [sp]
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
     90c:	f003 ffbe 	bl	488c <z_spin_lock_valid>
     910:	b968      	cbnz	r0, 92e <CONFIG_ISR_STACK_SIZE+0x12e>
     912:	4a23      	ldr	r2, [pc, #140]	; (9a0 <CONFIG_ISR_STACK_SIZE+0x1a0>)
     914:	4926      	ldr	r1, [pc, #152]	; (9b0 <CONFIG_ISR_STACK_SIZE+0x1b0>)
     916:	238e      	movs	r3, #142	; 0x8e
     918:	4640      	mov	r0, r8
     91a:	f006 f9ae 	bl	6c7a <assert_print>
     91e:	4825      	ldr	r0, [pc, #148]	; (9b4 <CONFIG_ISR_STACK_SIZE+0x1b4>)
     920:	4649      	mov	r1, r9
     922:	f006 f9aa 	bl	6c7a <assert_print>
     926:	481e      	ldr	r0, [pc, #120]	; (9a0 <CONFIG_ISR_STACK_SIZE+0x1a0>)
     928:	218e      	movs	r1, #142	; 0x8e
     92a:	f006 f99f 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
     92e:	4648      	mov	r0, r9
     930:	f003 ffca 	bl	48c8 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     934:	8ba3      	ldrh	r3, [r4, #28]
     936:	f023 0308 	bic.w	r3, r3, #8
     93a:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     93c:	8ba3      	ldrh	r3, [r4, #28]
     93e:	06da      	lsls	r2, r3, #27
     940:	d525      	bpl.n	98e <CONFIG_ISR_STACK_SIZE+0x18e>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     942:	f023 0310 	bic.w	r3, r3, #16
     946:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
     948:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     94a:	f8b4 901c 	ldrh.w	r9, [r4, #28]
     94e:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
     952:	2900      	cmp	r1, #0
     954:	f47f ae73 	bne.w	63e <process_event+0x62>
out:
     958:	e651      	b.n	5fe <process_event+0x22>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     95a:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     95c:	2900      	cmp	r1, #0
     95e:	d0c4      	beq.n	8ea <CONFIG_ISR_STACK_SIZE+0xea>
	return node->next;
     960:	f8d1 a000 	ldr.w	sl, [r1]
		mon->callback(mgr, mon, state, res);
     964:	684b      	ldr	r3, [r1, #4]
     966:	9a01      	ldr	r2, [sp, #4]
     968:	469c      	mov	ip, r3
     96a:	4620      	mov	r0, r4
     96c:	465b      	mov	r3, fp
     96e:	47e0      	blx	ip
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     970:	f1ba 0f00 	cmp.w	sl, #0
     974:	d0b9      	beq.n	8ea <CONFIG_ISR_STACK_SIZE+0xea>
     976:	4651      	mov	r1, sl
     978:	f8da a000 	ldr.w	sl, [sl]
     97c:	e7f2      	b.n	964 <CONFIG_ISR_STACK_SIZE+0x164>
     97e:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
     980:	9a01      	ldr	r2, [sp, #4]
     982:	682d      	ldr	r5, [r5, #0]
     984:	465b      	mov	r3, fp
     986:	4620      	mov	r0, r4
     988:	f006 f8a6 	bl	6ad8 <notify_one>
     98c:	e7ad      	b.n	8ea <CONFIG_ISR_STACK_SIZE+0xea>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     98e:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     992:	bf1e      	ittt	ne
     994:	f023 0320 	bicne.w	r3, r3, #32
     998:	83a3      	strhne	r3, [r4, #28]
			evt = EVT_RECHECK;
     99a:	2102      	movne	r1, #2
     99c:	e7d5      	b.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>
     99e:	bf00      	nop
     9a0:	00007a1b 	.word	0x00007a1b
     9a4:	00007a48 	.word	0x00007a48
     9a8:	00007a5f 	.word	0x00007a5f
     9ac:	000009b9 	.word	0x000009b9
     9b0:	00007a74 	.word	0x00007a74
     9b4:	00007a89 	.word	0x00007a89

000009b8 <transition_complete>:
{
     9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     9ba:	4604      	mov	r4, r0
     9bc:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
     9be:	f100 0614 	add.w	r6, r0, #20
     9c2:	f04f 0320 	mov.w	r3, #32
     9c6:	f3ef 8711 	mrs	r7, BASEPRI
     9ca:	f383 8812 	msr	BASEPRI_MAX, r3
     9ce:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
     9d2:	4630      	mov	r0, r6
     9d4:	f003 ff5a 	bl	488c <z_spin_lock_valid>
     9d8:	b968      	cbnz	r0, 9f6 <transition_complete+0x3e>
     9da:	4a0c      	ldr	r2, [pc, #48]	; (a0c <transition_complete+0x54>)
     9dc:	490c      	ldr	r1, [pc, #48]	; (a10 <transition_complete+0x58>)
     9de:	480d      	ldr	r0, [pc, #52]	; (a14 <transition_complete+0x5c>)
     9e0:	238e      	movs	r3, #142	; 0x8e
     9e2:	f006 f94a 	bl	6c7a <assert_print>
     9e6:	480c      	ldr	r0, [pc, #48]	; (a18 <transition_complete+0x60>)
     9e8:	4631      	mov	r1, r6
     9ea:	f006 f946 	bl	6c7a <assert_print>
     9ee:	4807      	ldr	r0, [pc, #28]	; (a0c <transition_complete+0x54>)
     9f0:	218e      	movs	r1, #142	; 0x8e
     9f2:	f006 f93b 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
     9f6:	4630      	mov	r0, r6
     9f8:	f003 ff66 	bl	48c8 <z_spin_lock_set_owner>
	mgr->last_res = res;
     9fc:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
     9fe:	463a      	mov	r2, r7
     a00:	4620      	mov	r0, r4
     a02:	2101      	movs	r1, #1
}
     a04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
     a08:	f7ff bde8 	b.w	5dc <process_event>
     a0c:	00007a1b 	.word	0x00007a1b
     a10:	00007a74 	.word	0x00007a74
     a14:	0000795b 	.word	0x0000795b
     a18:	00007a89 	.word	0x00007a89

00000a1c <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
     a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     a20:	4604      	mov	r4, r0
     a22:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
     a24:	f006 f86e 	bl	6b04 <validate_args>

	if (rv < 0) {
     a28:	1e05      	subs	r5, r0, #0
     a2a:	db5e      	blt.n	aea <onoff_request+0xce>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
     a2c:	f104 0914 	add.w	r9, r4, #20
     a30:	f04f 0320 	mov.w	r3, #32
     a34:	f3ef 8a11 	mrs	sl, BASEPRI
     a38:	f383 8812 	msr	BASEPRI_MAX, r3
     a3c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
     a40:	4648      	mov	r0, r9
     a42:	f003 ff23 	bl	488c <z_spin_lock_valid>
     a46:	b968      	cbnz	r0, a64 <onoff_request+0x48>
     a48:	4a38      	ldr	r2, [pc, #224]	; (b2c <onoff_request+0x110>)
     a4a:	4939      	ldr	r1, [pc, #228]	; (b30 <onoff_request+0x114>)
     a4c:	4839      	ldr	r0, [pc, #228]	; (b34 <onoff_request+0x118>)
     a4e:	238e      	movs	r3, #142	; 0x8e
     a50:	f006 f913 	bl	6c7a <assert_print>
     a54:	4838      	ldr	r0, [pc, #224]	; (b38 <onoff_request+0x11c>)
     a56:	4649      	mov	r1, r9
     a58:	f006 f90f 	bl	6c7a <assert_print>
     a5c:	4833      	ldr	r0, [pc, #204]	; (b2c <onoff_request+0x110>)
     a5e:	218e      	movs	r1, #142	; 0x8e
     a60:	f006 f904 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
     a64:	4648      	mov	r0, r9
     a66:	f003 ff2f 	bl	48c8 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
     a6a:	8be3      	ldrh	r3, [r4, #30]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     a6c:	8ba2      	ldrh	r2, [r4, #28]
	if (mgr->refs == SERVICE_REFS_MAX) {
     a6e:	f64f 71ff 	movw	r1, #65535	; 0xffff
     a72:	428b      	cmp	r3, r1
     a74:	f002 0607 	and.w	r6, r2, #7
     a78:	d050      	beq.n	b1c <onoff_request+0x100>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
     a7a:	2e02      	cmp	r6, #2
     a7c:	d124      	bne.n	ac8 <onoff_request+0xac>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
     a7e:	3301      	adds	r3, #1
     a80:	83e3      	strh	r3, [r4, #30]
	rv = state;
     a82:	4635      	mov	r5, r6
		notify = true;
     a84:	f04f 0801 	mov.w	r8, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
     a88:	4648      	mov	r0, r9
     a8a:	f003 ff0d 	bl	48a8 <z_spin_unlock_valid>
     a8e:	b968      	cbnz	r0, aac <onoff_request+0x90>
     a90:	4a26      	ldr	r2, [pc, #152]	; (b2c <onoff_request+0x110>)
     a92:	492a      	ldr	r1, [pc, #168]	; (b3c <onoff_request+0x120>)
     a94:	4827      	ldr	r0, [pc, #156]	; (b34 <onoff_request+0x118>)
     a96:	23b9      	movs	r3, #185	; 0xb9
     a98:	f006 f8ef 	bl	6c7a <assert_print>
     a9c:	4828      	ldr	r0, [pc, #160]	; (b40 <onoff_request+0x124>)
     a9e:	4649      	mov	r1, r9
     aa0:	f006 f8eb 	bl	6c7a <assert_print>
     aa4:	4821      	ldr	r0, [pc, #132]	; (b2c <onoff_request+0x110>)
     aa6:	21b9      	movs	r1, #185	; 0xb9
     aa8:	f006 f8e0 	bl	6c6c <assert_post_action>
	__asm__ volatile(
     aac:	f38a 8811 	msr	BASEPRI, sl
     ab0:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
     ab4:	f1b8 0f00 	cmp.w	r8, #0
     ab8:	d017      	beq.n	aea <onoff_request+0xce>
			notify_one(mgr, cli, state, 0);
     aba:	2300      	movs	r3, #0
     abc:	4632      	mov	r2, r6
     abe:	4639      	mov	r1, r7
     ac0:	4620      	mov	r0, r4
     ac2:	f006 f809 	bl	6ad8 <notify_one>
     ac6:	e010      	b.n	aea <onoff_request+0xce>
	} else if ((state == ONOFF_STATE_OFF)
     ac8:	0793      	lsls	r3, r2, #30
     aca:	d001      	beq.n	ad0 <onoff_request+0xb4>
		   || (state == ONOFF_STATE_TO_ON)) {
     acc:	2e06      	cmp	r6, #6
     ace:	d10f      	bne.n	af0 <onoff_request+0xd4>
	parent->next = child;
     ad0:	2300      	movs	r3, #0
     ad2:	603b      	str	r3, [r7, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
     ad4:	6863      	ldr	r3, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
     ad6:	b9f3      	cbnz	r3, b16 <onoff_request+0xfa>
	list->head = node;
     ad8:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
     adc:	4635      	mov	r5, r6
     ade:	b9fe      	cbnz	r6, b20 <onoff_request+0x104>
		process_event(mgr, EVT_RECHECK, key);
     ae0:	4652      	mov	r2, sl
     ae2:	2102      	movs	r1, #2
     ae4:	4620      	mov	r0, r4
     ae6:	f7ff fd79 	bl	5dc <process_event>
		}
	}

	return rv;
}
     aea:	4628      	mov	r0, r5
     aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (state == ONOFF_STATE_RESETTING) {
     af0:	2e05      	cmp	r6, #5
     af2:	d018      	beq.n	b26 <onoff_request+0x10a>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
     af4:	2e01      	cmp	r6, #1
     af6:	d00b      	beq.n	b10 <onoff_request+0xf4>
     af8:	4912      	ldr	r1, [pc, #72]	; (b44 <onoff_request+0x128>)
     afa:	480e      	ldr	r0, [pc, #56]	; (b34 <onoff_request+0x118>)
     afc:	4a12      	ldr	r2, [pc, #72]	; (b48 <onoff_request+0x12c>)
     afe:	f240 13c9 	movw	r3, #457	; 0x1c9
     b02:	f006 f8ba 	bl	6c7a <assert_print>
     b06:	4810      	ldr	r0, [pc, #64]	; (b48 <onoff_request+0x12c>)
     b08:	f240 11c9 	movw	r1, #457	; 0x1c9
     b0c:	f006 f8ae 	bl	6c6c <assert_post_action>
		rv = -EIO;
     b10:	f06f 0504 	mvn.w	r5, #4
     b14:	e004      	b.n	b20 <onoff_request+0x104>
	parent->next = child;
     b16:	601f      	str	r7, [r3, #0]
	list->tail = node;
     b18:	6067      	str	r7, [r4, #4]
}
     b1a:	e7df      	b.n	adc <onoff_request+0xc0>
		rv = -EAGAIN;
     b1c:	f06f 050a 	mvn.w	r5, #10
     b20:	f04f 0800 	mov.w	r8, #0
     b24:	e7b0      	b.n	a88 <onoff_request+0x6c>
		rv = -ENOTSUP;
     b26:	f06f 0585 	mvn.w	r5, #133	; 0x85
     b2a:	e7f9      	b.n	b20 <onoff_request+0x104>
     b2c:	00007a1b 	.word	0x00007a1b
     b30:	00007a74 	.word	0x00007a74
     b34:	0000795b 	.word	0x0000795b
     b38:	00007a89 	.word	0x00007a89
     b3c:	00007a48 	.word	0x00007a48
     b40:	00007a5f 	.word	0x00007a5f
     b44:	00007a05 	.word	0x00007a05
     b48:	00007978 	.word	0x00007978

00000b4c <sys_heap_init>:

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
	if (IS_ENABLED(CONFIG_SYS_HEAP_SMALL_ONLY)) {
		/* Must fit in a 15 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
     b4c:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
{
     b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     b54:	4604      	mov	r4, r0
     b56:	460e      	mov	r6, r1
     b58:	4617      	mov	r7, r2
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
     b5a:	d36a      	bcc.n	c32 <sys_heap_init+0xe6>
     b5c:	493e      	ldr	r1, [pc, #248]	; (c58 <sys_heap_init+0x10c>)
     b5e:	4a3f      	ldr	r2, [pc, #252]	; (c5c <sys_heap_init+0x110>)
     b60:	483f      	ldr	r0, [pc, #252]	; (c60 <sys_heap_init+0x114>)
     b62:	f240 13e3 	movw	r3, #483	; 0x1e3
     b66:	f006 f888 	bl	6c7a <assert_print>
     b6a:	483e      	ldr	r0, [pc, #248]	; (c64 <sys_heap_init+0x118>)
     b6c:	f006 f885 	bl	6c7a <assert_print>
     b70:	f240 11e3 	movw	r1, #483	; 0x1e3
		/* Must fit in a 31 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
     b74:	4839      	ldr	r0, [pc, #228]	; (c5c <sys_heap_init+0x110>)
     b76:	f006 f879 	bl	6c6c <assert_post_action>
	bytes -= heap_footer_bytes(bytes);
     b7a:	3f04      	subs	r7, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
     b7c:	1df5      	adds	r5, r6, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
     b7e:	443e      	add	r6, r7
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
     b80:	f025 0507 	bic.w	r5, r5, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
     b84:	f026 0607 	bic.w	r6, r6, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
     b88:	1b76      	subs	r6, r6, r5

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
     b8a:	2e17      	cmp	r6, #23
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
     b8c:	ea4f 07d6 	mov.w	r7, r6, lsr #3
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
     b90:	d80e      	bhi.n	bb0 <sys_heap_init+0x64>
     b92:	4935      	ldr	r1, [pc, #212]	; (c68 <sys_heap_init+0x11c>)
     b94:	4a31      	ldr	r2, [pc, #196]	; (c5c <sys_heap_init+0x110>)
     b96:	4832      	ldr	r0, [pc, #200]	; (c60 <sys_heap_init+0x114>)
     b98:	f240 13f3 	movw	r3, #499	; 0x1f3
     b9c:	f006 f86d 	bl	6c7a <assert_print>
     ba0:	4832      	ldr	r0, [pc, #200]	; (c6c <sys_heap_init+0x120>)
     ba2:	f006 f86a 	bl	6c7a <assert_print>
     ba6:	482d      	ldr	r0, [pc, #180]	; (c5c <sys_heap_init+0x110>)
     ba8:	f240 11f3 	movw	r1, #499	; 0x1f3
     bac:	f006 f85e 	bl	6c6c <assert_post_action>

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
     bb0:	6025      	str	r5, [r4, #0]
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
     bb2:	fab7 f487 	clz	r4, r7
	h->free_bytes = 0;
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
     bb6:	f1c4 0820 	rsb	r8, r4, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
     bba:	f1c4 0424 	rsb	r4, r4, #36	; 0x24
     bbe:	00a4      	lsls	r4, r4, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
     bc0:	3407      	adds	r4, #7
	h->avail_buckets = 0;
     bc2:	2300      	movs	r3, #0
     bc4:	08e4      	lsrs	r4, r4, #3
     bc6:	60eb      	str	r3, [r5, #12]
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
     bc8:	1c63      	adds	r3, r4, #1
     bca:	42bb      	cmp	r3, r7
	h->end_chunk = heap_sz;
     bcc:	60af      	str	r7, [r5, #8]
	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
     bce:	d90e      	bls.n	bee <sys_heap_init+0xa2>
     bd0:	4927      	ldr	r1, [pc, #156]	; (c70 <sys_heap_init+0x124>)
     bd2:	4a22      	ldr	r2, [pc, #136]	; (c5c <sys_heap_init+0x110>)
     bd4:	4822      	ldr	r0, [pc, #136]	; (c60 <sys_heap_init+0x114>)
     bd6:	f44f 7301 	mov.w	r3, #516	; 0x204
     bda:	f006 f84e 	bl	6c7a <assert_print>
     bde:	4823      	ldr	r0, [pc, #140]	; (c6c <sys_heap_init+0x120>)
     be0:	f006 f84b 	bl	6c7a <assert_print>
     be4:	481d      	ldr	r0, [pc, #116]	; (c5c <sys_heap_init+0x110>)
     be6:	f44f 7101 	mov.w	r1, #516	; 0x204
     bea:	f006 f83f 	bl	6c6c <assert_post_action>
     bee:	f105 0310 	add.w	r3, r5, #16
     bf2:	eb03 0888 	add.w	r8, r3, r8, lsl #2
     bf6:	2200      	movs	r2, #0

	for (int i = 0; i < nb_buckets; i++) {
     bf8:	4598      	cmp	r8, r3
     bfa:	d129      	bne.n	c50 <sys_heap_init+0x104>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
     bfc:	0063      	lsls	r3, r4, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
     bfe:	f043 0301 	orr.w	r3, r3, #1
     c02:	806b      	strh	r3, [r5, #2]
		((uint16_t *)cmem)[f] = val;
     c04:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
     c08:	1b3b      	subs	r3, r7, r4
	chunk_set(h, c, SIZE_AND_USED, size << 1);
     c0a:	0058      	lsls	r0, r3, #1
		((uint16_t *)cmem)[f] = val;
     c0c:	802a      	strh	r2, [r5, #0]
     c0e:	8048      	strh	r0, [r1, #2]
     c10:	19a9      	adds	r1, r5, r6
     c12:	f825 4034 	strh.w	r4, [r5, r4, lsl #3]
     c16:	804a      	strh	r2, [r1, #2]
     c18:	53ab      	strh	r3, [r5, r6]
	void *cmem = &buf[c];
     c1a:	eb05 03c7 	add.w	r3, r5, r7, lsl #3
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
     c1e:	4621      	mov	r1, r4
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
     c20:	885a      	ldrh	r2, [r3, #2]
     c22:	f042 0201 	orr.w	r2, r2, #1
     c26:	4628      	mov	r0, r5
     c28:	805a      	strh	r2, [r3, #2]
}
     c2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	free_list_add(h, chunk0_size);
     c2e:	f005 bf9a 	b.w	6b66 <free_list_add>
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
     c32:	2a04      	cmp	r2, #4
     c34:	d8a1      	bhi.n	b7a <sys_heap_init+0x2e>
     c36:	490f      	ldr	r1, [pc, #60]	; (c74 <sys_heap_init+0x128>)
     c38:	4a08      	ldr	r2, [pc, #32]	; (c5c <sys_heap_init+0x110>)
     c3a:	4809      	ldr	r0, [pc, #36]	; (c60 <sys_heap_init+0x114>)
     c3c:	f44f 73f5 	mov.w	r3, #490	; 0x1ea
     c40:	f006 f81b 	bl	6c7a <assert_print>
     c44:	4809      	ldr	r0, [pc, #36]	; (c6c <sys_heap_init+0x120>)
     c46:	f006 f818 	bl	6c7a <assert_print>
     c4a:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
     c4e:	e791      	b.n	b74 <sys_heap_init+0x28>
		h->buckets[i].next = 0;
     c50:	f843 2b04 	str.w	r2, [r3], #4
	for (int i = 0; i < nb_buckets; i++) {
     c54:	e7d0      	b.n	bf8 <sys_heap_init+0xac>
     c56:	bf00      	nop
     c58:	00007b6d 	.word	0x00007b6d
     c5c:	00007aa1 	.word	0x00007aa1
     c60:	0000795b 	.word	0x0000795b
     c64:	00007b83 	.word	0x00007b83
     c68:	00007bd4 	.word	0x00007bd4
     c6c:	00007bbb 	.word	0x00007bbb
     c70:	00007bfd 	.word	0x00007bfd
     c74:	00007b9a 	.word	0x00007b9a

00000c78 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     c7c:	b091      	sub	sp, #68	; 0x44
     c7e:	468b      	mov	fp, r1
     c80:	9002      	str	r0, [sp, #8]
     c82:	4692      	mov	sl, r2
     c84:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     c86:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     c88:	f89a 0000 	ldrb.w	r0, [sl]
     c8c:	b908      	cbnz	r0, c92 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     c8e:	4628      	mov	r0, r5
     c90:	e35f      	b.n	1352 <CONFIG_FPROTECT_BLOCK_SIZE+0x352>
		if (*fp != '%') {
     c92:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     c94:	f10a 0701 	add.w	r7, sl, #1
		if (*fp != '%') {
     c98:	d007      	beq.n	caa <cbvprintf+0x32>
			OUTC('%');
     c9a:	9b02      	ldr	r3, [sp, #8]
     c9c:	4659      	mov	r1, fp
     c9e:	4798      	blx	r3
     ca0:	2800      	cmp	r0, #0
     ca2:	f2c0 8356 	blt.w	1352 <CONFIG_FPROTECT_BLOCK_SIZE+0x352>
     ca6:	3501      	adds	r5, #1
			break;
     ca8:	e212      	b.n	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
		} state = {
     caa:	2218      	movs	r2, #24
     cac:	2100      	movs	r1, #0
     cae:	a80a      	add	r0, sp, #40	; 0x28
     cb0:	f006 f844 	bl	6d3c <memset>
	if (*sp == '%') {
     cb4:	f89a 3001 	ldrb.w	r3, [sl, #1]
     cb8:	2b25      	cmp	r3, #37	; 0x25
     cba:	d078      	beq.n	dae <cbvprintf+0x136>
     cbc:	2200      	movs	r2, #0
     cbe:	4610      	mov	r0, r2
     cc0:	4696      	mov	lr, r2
     cc2:	4694      	mov	ip, r2
     cc4:	4616      	mov	r6, r2
     cc6:	4639      	mov	r1, r7
		switch (*sp) {
     cc8:	f817 3b01 	ldrb.w	r3, [r7], #1
     ccc:	2b2b      	cmp	r3, #43	; 0x2b
     cce:	f000 809d 	beq.w	e0c <cbvprintf+0x194>
     cd2:	f200 8094 	bhi.w	dfe <cbvprintf+0x186>
     cd6:	2b20      	cmp	r3, #32
     cd8:	f000 809b 	beq.w	e12 <cbvprintf+0x19a>
     cdc:	2b23      	cmp	r3, #35	; 0x23
     cde:	f000 809b 	beq.w	e18 <cbvprintf+0x1a0>
     ce2:	b12e      	cbz	r6, cf0 <cbvprintf+0x78>
     ce4:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     ce8:	f046 0604 	orr.w	r6, r6, #4
     cec:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     cf0:	f1bc 0f00 	cmp.w	ip, #0
     cf4:	d005      	beq.n	d02 <cbvprintf+0x8a>
     cf6:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     cfa:	f046 0608 	orr.w	r6, r6, #8
     cfe:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     d02:	f1be 0f00 	cmp.w	lr, #0
     d06:	d005      	beq.n	d14 <cbvprintf+0x9c>
     d08:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     d0c:	f046 0610 	orr.w	r6, r6, #16
     d10:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     d14:	b128      	cbz	r0, d22 <cbvprintf+0xaa>
     d16:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     d1a:	f040 0020 	orr.w	r0, r0, #32
     d1e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     d22:	b12a      	cbz	r2, d30 <cbvprintf+0xb8>
     d24:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     d28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     d2c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     d30:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     d34:	f002 0044 	and.w	r0, r2, #68	; 0x44
     d38:	2844      	cmp	r0, #68	; 0x44
     d3a:	d103      	bne.n	d44 <cbvprintf+0xcc>
		conv->flag_zero = false;
     d3c:	f36f 1286 	bfc	r2, #6, #1
     d40:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     d44:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     d48:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     d4a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     d4e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     d52:	d17b      	bne.n	e4c <cbvprintf+0x1d4>
		conv->width_star = true;
     d54:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     d58:	f042 0201 	orr.w	r2, r2, #1
			++sp;
     d5c:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     d5e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     d62:	781a      	ldrb	r2, [r3, #0]
     d64:	2a2e      	cmp	r2, #46	; 0x2e
     d66:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     d6a:	bf0c      	ite	eq
     d6c:	2101      	moveq	r1, #1
     d6e:	2100      	movne	r1, #0
     d70:	f361 0241 	bfi	r2, r1, #1, #1
     d74:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     d78:	d174      	bne.n	e64 <cbvprintf+0x1ec>
	if (*sp == '*') {
     d7a:	785a      	ldrb	r2, [r3, #1]
     d7c:	2a2a      	cmp	r2, #42	; 0x2a
     d7e:	d06a      	beq.n	e56 <cbvprintf+0x1de>
	++sp;
     d80:	3301      	adds	r3, #1
	size_t val = 0;
     d82:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     d84:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     d86:	4618      	mov	r0, r3
     d88:	f810 2b01 	ldrb.w	r2, [r0], #1
     d8c:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     d90:	2f09      	cmp	r7, #9
     d92:	f240 808e 	bls.w	eb2 <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
     d96:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     d9a:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     d9c:	f3c2 0040 	ubfx	r0, r2, #1, #1
     da0:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     da4:	f361 0241 	bfi	r2, r1, #1, #1
     da8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     dac:	e05a      	b.n	e64 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
     dae:	f10a 0702 	add.w	r7, sl, #2
     db2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     db6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     dba:	07d9      	lsls	r1, r3, #31
     dbc:	f140 8149 	bpl.w	1052 <CONFIG_FPROTECT_BLOCK_SIZE+0x52>
			width = va_arg(ap, int);
     dc0:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     dc4:	f1b9 0f00 	cmp.w	r9, #0
     dc8:	da07      	bge.n	dda <cbvprintf+0x162>
				conv->flag_dash = true;
     dca:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     dce:	f042 0204 	orr.w	r2, r2, #4
     dd2:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
     dd6:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
     dda:	075a      	lsls	r2, r3, #29
     ddc:	f140 8142 	bpl.w	1064 <CONFIG_FPROTECT_BLOCK_SIZE+0x64>
			int arg = va_arg(ap, int);
     de0:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     de4:	f1b8 0f00 	cmp.w	r8, #0
     de8:	f280 8141 	bge.w	106e <CONFIG_FPROTECT_BLOCK_SIZE+0x6e>
				conv->prec_present = false;
     dec:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     df0:	f36f 0341 	bfc	r3, #1, #1
     df4:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     df8:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
     dfc:	e137      	b.n	106e <CONFIG_FPROTECT_BLOCK_SIZE+0x6e>
		switch (*sp) {
     dfe:	2b2d      	cmp	r3, #45	; 0x2d
     e00:	d00c      	beq.n	e1c <cbvprintf+0x1a4>
     e02:	2b30      	cmp	r3, #48	; 0x30
     e04:	f47f af6d 	bne.w	ce2 <cbvprintf+0x6a>
			conv->flag_zero = true;
     e08:	2201      	movs	r2, #1
	} while (loop);
     e0a:	e75c      	b.n	cc6 <cbvprintf+0x4e>
			conv->flag_plus = true;
     e0c:	f04f 0c01 	mov.w	ip, #1
     e10:	e759      	b.n	cc6 <cbvprintf+0x4e>
			conv->flag_space = true;
     e12:	f04f 0e01 	mov.w	lr, #1
     e16:	e756      	b.n	cc6 <cbvprintf+0x4e>
			conv->flag_hash = true;
     e18:	2001      	movs	r0, #1
     e1a:	e754      	b.n	cc6 <cbvprintf+0x4e>
		switch (*sp) {
     e1c:	2601      	movs	r6, #1
     e1e:	e752      	b.n	cc6 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
     e20:	fb0c 0202 	mla	r2, ip, r2, r0
     e24:	3a30      	subs	r2, #48	; 0x30
     e26:	4633      	mov	r3, r6
     e28:	461e      	mov	r6, r3
     e2a:	f816 0b01 	ldrb.w	r0, [r6], #1
     e2e:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     e32:	2f09      	cmp	r7, #9
     e34:	d9f4      	bls.n	e20 <cbvprintf+0x1a8>
	if (sp != wp) {
     e36:	4299      	cmp	r1, r3
     e38:	d093      	beq.n	d62 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     e3a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     e3e:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     e40:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     e42:	f362 0141 	bfi	r1, r2, #1, #1
     e46:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     e4a:	e78a      	b.n	d62 <cbvprintf+0xea>
     e4c:	460b      	mov	r3, r1
	size_t val = 0;
     e4e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     e50:	f04f 0c0a 	mov.w	ip, #10
     e54:	e7e8      	b.n	e28 <cbvprintf+0x1b0>
		conv->prec_star = true;
     e56:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     e5a:	f042 0204 	orr.w	r2, r2, #4
     e5e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     e62:	3302      	adds	r3, #2
	switch (*sp) {
     e64:	461f      	mov	r7, r3
     e66:	f817 2b01 	ldrb.w	r2, [r7], #1
     e6a:	2a6c      	cmp	r2, #108	; 0x6c
     e6c:	d041      	beq.n	ef2 <cbvprintf+0x27a>
     e6e:	d825      	bhi.n	ebc <cbvprintf+0x244>
     e70:	2a68      	cmp	r2, #104	; 0x68
     e72:	d02b      	beq.n	ecc <cbvprintf+0x254>
     e74:	2a6a      	cmp	r2, #106	; 0x6a
     e76:	d046      	beq.n	f06 <cbvprintf+0x28e>
     e78:	2a4c      	cmp	r2, #76	; 0x4c
     e7a:	d04c      	beq.n	f16 <cbvprintf+0x29e>
     e7c:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     e7e:	f817 2b01 	ldrb.w	r2, [r7], #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     e82:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
     e86:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     e8a:	2a78      	cmp	r2, #120	; 0x78
     e8c:	f200 80d9 	bhi.w	1042 <CONFIG_FPROTECT_BLOCK_SIZE+0x42>
     e90:	2a57      	cmp	r2, #87	; 0x57
     e92:	d84d      	bhi.n	f30 <cbvprintf+0x2b8>
     e94:	2a41      	cmp	r2, #65	; 0x41
     e96:	d003      	beq.n	ea0 <cbvprintf+0x228>
     e98:	3a45      	subs	r2, #69	; 0x45
     e9a:	2a02      	cmp	r2, #2
     e9c:	f200 80d1 	bhi.w	1042 <CONFIG_FPROTECT_BLOCK_SIZE+0x42>
		conv->specifier_cat = SPECIFIER_FP;
     ea0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     ea4:	2204      	movs	r2, #4
     ea6:	f362 0302 	bfi	r3, r2, #0, #3
     eaa:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     eae:	2301      	movs	r3, #1
			break;
     eb0:	e09e      	b.n	ff0 <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
     eb2:	fb06 2101 	mla	r1, r6, r1, r2
     eb6:	3930      	subs	r1, #48	; 0x30
     eb8:	4603      	mov	r3, r0
     eba:	e764      	b.n	d86 <cbvprintf+0x10e>
	switch (*sp) {
     ebc:	2a74      	cmp	r2, #116	; 0x74
     ebe:	d026      	beq.n	f0e <cbvprintf+0x296>
     ec0:	2a7a      	cmp	r2, #122	; 0x7a
     ec2:	d1db      	bne.n	e7c <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
     ec4:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     ec8:	2206      	movs	r2, #6
     eca:	e00d      	b.n	ee8 <cbvprintf+0x270>
		if (*++sp == 'h') {
     ecc:	785a      	ldrb	r2, [r3, #1]
     ece:	2a68      	cmp	r2, #104	; 0x68
     ed0:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     ed4:	d106      	bne.n	ee4 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
     ed6:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     ed8:	f361 02c6 	bfi	r2, r1, #3, #4
     edc:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     ee0:	1c9f      	adds	r7, r3, #2
     ee2:	e7cc      	b.n	e7e <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
     ee4:	4613      	mov	r3, r2
     ee6:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     ee8:	f362 03c6 	bfi	r3, r2, #3, #4
     eec:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     ef0:	e7c5      	b.n	e7e <cbvprintf+0x206>
		if (*++sp == 'l') {
     ef2:	785a      	ldrb	r2, [r3, #1]
     ef4:	2a6c      	cmp	r2, #108	; 0x6c
     ef6:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     efa:	d101      	bne.n	f00 <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
     efc:	2104      	movs	r1, #4
     efe:	e7eb      	b.n	ed8 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
     f00:	4613      	mov	r3, r2
     f02:	2203      	movs	r2, #3
     f04:	e7f0      	b.n	ee8 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
     f06:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     f0a:	2205      	movs	r2, #5
     f0c:	e7ec      	b.n	ee8 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
     f0e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     f12:	2207      	movs	r2, #7
     f14:	e7e8      	b.n	ee8 <cbvprintf+0x270>
		conv->unsupported = true;
     f16:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     f1a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     f1e:	f023 0302 	bic.w	r3, r3, #2
     f22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     f26:	f043 0302 	orr.w	r3, r3, #2
     f2a:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     f2e:	e7a6      	b.n	e7e <cbvprintf+0x206>
	switch (conv->specifier) {
     f30:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     f34:	2920      	cmp	r1, #32
     f36:	f200 8084 	bhi.w	1042 <CONFIG_FPROTECT_BLOCK_SIZE+0x42>
     f3a:	a001      	add	r0, pc, #4	; (adr r0, f40 <cbvprintf+0x2c8>)
     f3c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     f40:	00001005 	.word	0x00001005
     f44:	00001043 	.word	0x00001043
     f48:	00001043 	.word	0x00001043
     f4c:	00001043 	.word	0x00001043
     f50:	00001043 	.word	0x00001043
     f54:	00001043 	.word	0x00001043
     f58:	00001043 	.word	0x00001043
     f5c:	00001043 	.word	0x00001043
     f60:	00001043 	.word	0x00001043
     f64:	00000ea1 	.word	0x00000ea1
     f68:	00001043 	.word	0x00001043
     f6c:	00001005 	.word	0x00001005
     f70:	00000fc5 	.word	0x00000fc5
     f74:	00000ea1 	.word	0x00000ea1
     f78:	00000ea1 	.word	0x00000ea1
     f7c:	00000ea1 	.word	0x00000ea1
     f80:	00001043 	.word	0x00001043
     f84:	00000fc5 	.word	0x00000fc5
     f88:	00001043 	.word	0x00001043
     f8c:	00001043 	.word	0x00001043
     f90:	00001043 	.word	0x00001043
     f94:	00001043 	.word	0x00001043
     f98:	0000100d 	.word	0x0000100d
     f9c:	00001005 	.word	0x00001005
     fa0:	00001029 	.word	0x00001029
     fa4:	00001043 	.word	0x00001043
     fa8:	00001043 	.word	0x00001043
     fac:	00001029 	.word	0x00001029
     fb0:	00001043 	.word	0x00001043
     fb4:	00001005 	.word	0x00001005
     fb8:	00001043 	.word	0x00001043
     fbc:	00001043 	.word	0x00001043
     fc0:	00001005 	.word	0x00001005
		conv->specifier_cat = SPECIFIER_SINT;
     fc4:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     fc8:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     fca:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     fce:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     fd2:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     fd4:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     fd8:	bf02      	ittt	eq
     fda:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     fde:	f041 0101 	orreq.w	r1, r1, #1
     fe2:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     fe6:	2a63      	cmp	r2, #99	; 0x63
     fe8:	d131      	bne.n	104e <CONFIG_FPROTECT_BLOCK_SIZE+0x4e>
			unsupported = (conv->length_mod != LENGTH_NONE);
     fea:	3b00      	subs	r3, #0
     fec:	bf18      	it	ne
     fee:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     ff0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     ff4:	f3c2 0140 	ubfx	r1, r2, #1, #1
     ff8:	430b      	orrs	r3, r1
     ffa:	f363 0241 	bfi	r2, r3, #1, #1
     ffe:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    1002:	e6d8      	b.n	db6 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
    1004:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1008:	2002      	movs	r0, #2
    100a:	e7de      	b.n	fca <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
    100c:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1010:	f003 0378 	and.w	r3, r3, #120	; 0x78
    1014:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    1018:	2103      	movs	r1, #3
    101a:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    101e:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
    1020:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1024:	4143      	adcs	r3, r0
    1026:	e7e3      	b.n	ff0 <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
    1028:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    102c:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
    102e:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    1032:	f361 0202 	bfi	r2, r1, #0, #3
    1036:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
    103a:	bf14      	ite	ne
    103c:	2301      	movne	r3, #1
    103e:	2300      	moveq	r3, #0
    1040:	e7d6      	b.n	ff0 <cbvprintf+0x378>
		conv->invalid = true;
    1042:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    1046:	f043 0301 	orr.w	r3, r3, #1
    104a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
    104e:	2300      	movs	r3, #0
    1050:	e7ce      	b.n	ff0 <cbvprintf+0x378>
		} else if (conv->width_present) {
    1052:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
    1056:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1058:	bfb4      	ite	lt
    105a:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
    105e:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
    1062:	e6ba      	b.n	dda <cbvprintf+0x162>
		} else if (conv->prec_present) {
    1064:	079b      	lsls	r3, r3, #30
    1066:	f57f aec7 	bpl.w	df8 <cbvprintf+0x180>
			precision = conv->prec_value;
    106a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
    106e:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
		conv->pad0_value = 0;
    1072:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    1074:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
    1078:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
    107c:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    1080:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    1082:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    1086:	d138      	bne.n	10fa <CONFIG_FPROTECT_BLOCK_SIZE+0xfa>
			switch (length_mod) {
    1088:	1ecb      	subs	r3, r1, #3
    108a:	2b04      	cmp	r3, #4
    108c:	d822      	bhi.n	10d4 <CONFIG_FPROTECT_BLOCK_SIZE+0xd4>
    108e:	e8df f003 	tbb	[pc, r3]
    1092:	0903      	.short	0x0903
    1094:	2109      	.short	0x2109
    1096:	21          	.byte	0x21
    1097:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    1098:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
    109c:	17da      	asrs	r2, r3, #31
    109e:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
    10a2:	e006      	b.n	10b2 <CONFIG_FPROTECT_BLOCK_SIZE+0xb2>
					(sint_value_type)va_arg(ap, intmax_t);
    10a4:	3407      	adds	r4, #7
    10a6:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    10aa:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    10ae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
    10b2:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    10b6:	f013 0603 	ands.w	r6, r3, #3
    10ba:	d056      	beq.n	116a <CONFIG_FPROTECT_BLOCK_SIZE+0x16a>
			OUTS(sp, fp);
    10bc:	9802      	ldr	r0, [sp, #8]
    10be:	463b      	mov	r3, r7
    10c0:	4652      	mov	r2, sl
    10c2:	4659      	mov	r1, fp
    10c4:	f005 fdbc 	bl	6c40 <outs>
    10c8:	2800      	cmp	r0, #0
    10ca:	f2c0 8142 	blt.w	1352 <CONFIG_FPROTECT_BLOCK_SIZE+0x352>
    10ce:	4405      	add	r5, r0
			continue;
    10d0:	46ba      	mov	sl, r7
    10d2:	e5d9      	b.n	c88 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    10d4:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    10d8:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    10da:	ea4f 72e3 	mov.w	r2, r3, asr #31
    10de:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    10e2:	d105      	bne.n	10f0 <CONFIG_FPROTECT_BLOCK_SIZE+0xf0>
				value->uint = (unsigned char)value->uint;
    10e4:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
    10e8:	930a      	str	r3, [sp, #40]	; 0x28
    10ea:	2300      	movs	r3, #0
    10ec:	930b      	str	r3, [sp, #44]	; 0x2c
    10ee:	e7e0      	b.n	10b2 <CONFIG_FPROTECT_BLOCK_SIZE+0xb2>
			} else if (length_mod == LENGTH_H) {
    10f0:	2902      	cmp	r1, #2
    10f2:	d1de      	bne.n	10b2 <CONFIG_FPROTECT_BLOCK_SIZE+0xb2>
				value->sint = (short)value->sint;
    10f4:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
    10f8:	e7d0      	b.n	109c <CONFIG_FPROTECT_BLOCK_SIZE+0x9c>
		} else if (specifier_cat == SPECIFIER_UINT) {
    10fa:	2b02      	cmp	r3, #2
    10fc:	d123      	bne.n	1146 <CONFIG_FPROTECT_BLOCK_SIZE+0x146>
			switch (length_mod) {
    10fe:	1ecb      	subs	r3, r1, #3
    1100:	2b04      	cmp	r3, #4
    1102:	d813      	bhi.n	112c <CONFIG_FPROTECT_BLOCK_SIZE+0x12c>
    1104:	e8df f003 	tbb	[pc, r3]
    1108:	120a0a03 	.word	0x120a0a03
    110c:	12          	.byte	0x12
    110d:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    110e:	6822      	ldr	r2, [r4, #0]
    1110:	920a      	str	r2, [sp, #40]	; 0x28
    1112:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
    1114:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
    1116:	930b      	str	r3, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
    1118:	4604      	mov	r4, r0
    111a:	e7ca      	b.n	10b2 <CONFIG_FPROTECT_BLOCK_SIZE+0xb2>
					(uint_value_type)va_arg(ap,
    111c:	1de0      	adds	r0, r4, #7
    111e:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
    1122:	e8f0 2302 	ldrd	r2, r3, [r0], #8
    1126:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				break;
    112a:	e7f5      	b.n	1118 <CONFIG_FPROTECT_BLOCK_SIZE+0x118>
					(uint_value_type)va_arg(ap, size_t);
    112c:	f854 3b04 	ldr.w	r3, [r4], #4
    1130:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    1132:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
    1134:	f04f 0300 	mov.w	r3, #0
    1138:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
    113a:	d0d3      	beq.n	10e4 <CONFIG_FPROTECT_BLOCK_SIZE+0xe4>
			} else if (length_mod == LENGTH_H) {
    113c:	2902      	cmp	r1, #2
    113e:	d1b8      	bne.n	10b2 <CONFIG_FPROTECT_BLOCK_SIZE+0xb2>
				value->uint = (unsigned short)value->uint;
    1140:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    1144:	e7d0      	b.n	10e8 <CONFIG_FPROTECT_BLOCK_SIZE+0xe8>
		} else if (specifier_cat == SPECIFIER_FP) {
    1146:	2b04      	cmp	r3, #4
    1148:	d109      	bne.n	115e <CONFIG_FPROTECT_BLOCK_SIZE+0x15e>
					(sint_value_type)va_arg(ap, long long);
    114a:	1de3      	adds	r3, r4, #7
    114c:	f023 0307 	bic.w	r3, r3, #7
    1150:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
    1154:	e9d3 2300 	ldrd	r2, r3, [r3]
    1158:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    115c:	e7a9      	b.n	10b2 <CONFIG_FPROTECT_BLOCK_SIZE+0xb2>
		} else if (specifier_cat == SPECIFIER_PTR) {
    115e:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    1160:	bf04      	itt	eq
    1162:	f854 3b04 	ldreq.w	r3, [r4], #4
    1166:	930a      	streq	r3, [sp, #40]	; 0x28
    1168:	e7a3      	b.n	10b2 <CONFIG_FPROTECT_BLOCK_SIZE+0xb2>
		switch (conv->specifier) {
    116a:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    116e:	2878      	cmp	r0, #120	; 0x78
    1170:	d8ae      	bhi.n	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
    1172:	2862      	cmp	r0, #98	; 0x62
    1174:	d822      	bhi.n	11bc <CONFIG_FPROTECT_BLOCK_SIZE+0x1bc>
    1176:	2825      	cmp	r0, #37	; 0x25
    1178:	f43f ad8f 	beq.w	c9a <cbvprintf+0x22>
    117c:	2858      	cmp	r0, #88	; 0x58
    117e:	d1a7      	bne.n	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
			bps = encode_uint(value->uint, conv, buf, bpe);
    1180:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1184:	9300      	str	r3, [sp, #0]
    1186:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    118a:	ab04      	add	r3, sp, #16
    118c:	aa0c      	add	r2, sp, #48	; 0x30
    118e:	f005 fd11 	bl	6bb4 <encode_uint>
    1192:	4682      	mov	sl, r0
			if (precision >= 0) {
    1194:	f1b8 0f00 	cmp.w	r8, #0
    1198:	f10d 0026 	add.w	r0, sp, #38	; 0x26
    119c:	db0c      	blt.n	11b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1b8>
				conv->flag_zero = false;
    119e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
    11a2:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
    11a6:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    11aa:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    11ac:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
    11b0:	d902      	bls.n	11b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1b8>
					conv->pad0_value = precision - (int)len;
    11b2:	eba8 0303 	sub.w	r3, r8, r3
    11b6:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
    11b8:	4680      	mov	r8, r0
    11ba:	e03d      	b.n	1238 <CONFIG_FPROTECT_BLOCK_SIZE+0x238>
		switch (conv->specifier) {
    11bc:	3863      	subs	r0, #99	; 0x63
    11be:	2815      	cmp	r0, #21
    11c0:	d886      	bhi.n	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
    11c2:	a201      	add	r2, pc, #4	; (adr r2, 11c8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1c8>)
    11c4:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    11c8:	00001249 	.word	0x00001249
    11cc:	000012ad 	.word	0x000012ad
    11d0:	000010d1 	.word	0x000010d1
    11d4:	000010d1 	.word	0x000010d1
    11d8:	000010d1 	.word	0x000010d1
    11dc:	000010d1 	.word	0x000010d1
    11e0:	000012ad 	.word	0x000012ad
    11e4:	000010d1 	.word	0x000010d1
    11e8:	000010d1 	.word	0x000010d1
    11ec:	000010d1 	.word	0x000010d1
    11f0:	000010d1 	.word	0x000010d1
    11f4:	00001307 	.word	0x00001307
    11f8:	000012d5 	.word	0x000012d5
    11fc:	000012d9 	.word	0x000012d9
    1200:	000010d1 	.word	0x000010d1
    1204:	000010d1 	.word	0x000010d1
    1208:	00001221 	.word	0x00001221
    120c:	000010d1 	.word	0x000010d1
    1210:	000012d5 	.word	0x000012d5
    1214:	000010d1 	.word	0x000010d1
    1218:	000010d1 	.word	0x000010d1
    121c:	000012d5 	.word	0x000012d5
			if (precision >= 0) {
    1220:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    1224:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    1228:	db0a      	blt.n	1240 <CONFIG_FPROTECT_BLOCK_SIZE+0x240>
				len = strnlen(bps, precision);
    122a:	4641      	mov	r1, r8
    122c:	4650      	mov	r0, sl
    122e:	f005 fd71 	bl	6d14 <strnlen>
			bpe = bps + len;
    1232:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
    1236:	2600      	movs	r6, #0
		if (bps == NULL) {
    1238:	f1ba 0f00 	cmp.w	sl, #0
    123c:	d10c      	bne.n	1258 <CONFIG_FPROTECT_BLOCK_SIZE+0x258>
    123e:	e747      	b.n	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
				len = strlen(bps);
    1240:	4650      	mov	r0, sl
    1242:	f005 fd60 	bl	6d06 <strlen>
    1246:	e7f4      	b.n	1232 <CONFIG_FPROTECT_BLOCK_SIZE+0x232>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    124a:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
    124e:	2600      	movs	r6, #0
			bps = buf;
    1250:	f10d 0a10 	add.w	sl, sp, #16
			bpe = buf + 1;
    1254:	f10d 0811 	add.w	r8, sp, #17
		size_t nj_len = (bpe - bps);
    1258:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    125c:	b106      	cbz	r6, 1260 <CONFIG_FPROTECT_BLOCK_SIZE+0x260>
			nj_len += 1U;
    125e:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    1260:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    1264:	06d0      	lsls	r0, r2, #27
    1266:	d568      	bpl.n	133a <CONFIG_FPROTECT_BLOCK_SIZE+0x33a>
			nj_len += 2U;
    1268:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    126a:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    126c:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    126e:	bf48      	it	mi
    1270:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    1272:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    1274:	bf48      	it	mi
    1276:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    1278:	f1b9 0f00 	cmp.w	r9, #0
    127c:	dd76      	ble.n	136c <CONFIG_FPROTECT_BLOCK_SIZE+0x36c>
			if (!conv->flag_dash) {
    127e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    1282:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    1286:	f3c2 0380 	ubfx	r3, r2, #2, #1
    128a:	9303      	str	r3, [sp, #12]
    128c:	0753      	lsls	r3, r2, #29
    128e:	d46d      	bmi.n	136c <CONFIG_FPROTECT_BLOCK_SIZE+0x36c>
				if (conv->flag_zero) {
    1290:	0650      	lsls	r0, r2, #25
    1292:	d561      	bpl.n	1358 <CONFIG_FPROTECT_BLOCK_SIZE+0x358>
					if (sign != 0) {
    1294:	b146      	cbz	r6, 12a8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2a8>
						OUTC(sign);
    1296:	9b02      	ldr	r3, [sp, #8]
    1298:	4659      	mov	r1, fp
    129a:	4630      	mov	r0, r6
    129c:	4798      	blx	r3
    129e:	2800      	cmp	r0, #0
    12a0:	db57      	blt.n	1352 <CONFIG_FPROTECT_BLOCK_SIZE+0x352>
						sign = 0;
    12a2:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
    12a4:	3501      	adds	r5, #1
						sign = 0;
    12a6:	461e      	mov	r6, r3
					pad = '0';
    12a8:	2330      	movs	r3, #48	; 0x30
    12aa:	e056      	b.n	135a <CONFIG_FPROTECT_BLOCK_SIZE+0x35a>
			if (conv->flag_plus) {
    12ac:	071e      	lsls	r6, r3, #28
    12ae:	d40f      	bmi.n	12d0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d0>
				sign = ' ';
    12b0:	f013 0610 	ands.w	r6, r3, #16
    12b4:	bf18      	it	ne
    12b6:	2620      	movne	r6, #32
			sint = value->sint;
    12b8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
    12bc:	2b00      	cmp	r3, #0
    12be:	f6bf af5f 	bge.w	1180 <CONFIG_FPROTECT_BLOCK_SIZE+0x180>
				value->uint = (uint_value_type)-sint;
    12c2:	4252      	negs	r2, r2
    12c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    12c8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
    12cc:	262d      	movs	r6, #45	; 0x2d
    12ce:	e757      	b.n	1180 <CONFIG_FPROTECT_BLOCK_SIZE+0x180>
				sign = '+';
    12d0:	262b      	movs	r6, #43	; 0x2b
    12d2:	e7f1      	b.n	12b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2b8>
		switch (conv->specifier) {
    12d4:	2600      	movs	r6, #0
    12d6:	e753      	b.n	1180 <CONFIG_FPROTECT_BLOCK_SIZE+0x180>
			if (value->ptr != NULL) {
    12d8:	980a      	ldr	r0, [sp, #40]	; 0x28
    12da:	b340      	cbz	r0, 132e <CONFIG_FPROTECT_BLOCK_SIZE+0x32e>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    12dc:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    12e0:	9300      	str	r3, [sp, #0]
    12e2:	aa0c      	add	r2, sp, #48	; 0x30
    12e4:	ab04      	add	r3, sp, #16
    12e6:	2100      	movs	r1, #0
    12e8:	f005 fc64 	bl	6bb4 <encode_uint>
				conv->altform_0c = true;
    12ec:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
    12f0:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    12f4:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    12f8:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    12fc:	4682      	mov	sl, r0
				conv->altform_0c = true;
    12fe:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
    1302:	2600      	movs	r6, #0
				goto prec_int_pad0;
    1304:	e746      	b.n	1194 <CONFIG_FPROTECT_BLOCK_SIZE+0x194>
				store_count(conv, value->ptr, count);
    1306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    1308:	2907      	cmp	r1, #7
    130a:	f63f aee1 	bhi.w	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
    130e:	e8df f001 	tbb	[pc, r1]
    1312:	040c      	.short	0x040c
    1314:	08080c06 	.word	0x08080c06
    1318:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
    131a:	701d      	strb	r5, [r3, #0]
		break;
    131c:	e6d8      	b.n	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
		*(short *)dp = (short)count;
    131e:	801d      	strh	r5, [r3, #0]
		break;
    1320:	e6d6      	b.n	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
		*(intmax_t *)dp = (intmax_t)count;
    1322:	17ea      	asrs	r2, r5, #31
    1324:	e9c3 5200 	strd	r5, r2, [r3]
		break;
    1328:	e6d2      	b.n	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    132a:	601d      	str	r5, [r3, #0]
		break;
    132c:	e6d0      	b.n	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
			bps = "(nil)";
    132e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 13f8 <CONFIG_FPROTECT_BLOCK_SIZE+0x3f8>
    1332:	4606      	mov	r6, r0
			bpe = bps + 5;
    1334:	f10a 0805 	add.w	r8, sl, #5
    1338:	e78e      	b.n	1258 <CONFIG_FPROTECT_BLOCK_SIZE+0x258>
		} else if (conv->altform_0) {
    133a:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    133c:	bf48      	it	mi
    133e:	3301      	addmi	r3, #1
    1340:	e793      	b.n	126a <CONFIG_FPROTECT_BLOCK_SIZE+0x26a>
					OUTC(pad);
    1342:	4618      	mov	r0, r3
    1344:	9303      	str	r3, [sp, #12]
    1346:	4659      	mov	r1, fp
    1348:	9b02      	ldr	r3, [sp, #8]
    134a:	4798      	blx	r3
    134c:	2800      	cmp	r0, #0
    134e:	9b03      	ldr	r3, [sp, #12]
    1350:	da04      	bge.n	135c <CONFIG_FPROTECT_BLOCK_SIZE+0x35c>
#undef OUTS
#undef OUTC
}
    1352:	b011      	add	sp, #68	; 0x44
    1354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1358:	2320      	movs	r3, #32
    135a:	444d      	add	r5, r9
    135c:	464a      	mov	r2, r9
				while (width-- > 0) {
    135e:	2a00      	cmp	r2, #0
    1360:	eba5 0109 	sub.w	r1, r5, r9
    1364:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
    1368:	dceb      	bgt.n	1342 <CONFIG_FPROTECT_BLOCK_SIZE+0x342>
    136a:	460d      	mov	r5, r1
		if (sign != 0) {
    136c:	b136      	cbz	r6, 137c <CONFIG_FPROTECT_BLOCK_SIZE+0x37c>
			OUTC(sign);
    136e:	9b02      	ldr	r3, [sp, #8]
    1370:	4659      	mov	r1, fp
    1372:	4630      	mov	r0, r6
    1374:	4798      	blx	r3
    1376:	2800      	cmp	r0, #0
    1378:	dbeb      	blt.n	1352 <CONFIG_FPROTECT_BLOCK_SIZE+0x352>
    137a:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    137c:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1380:	06d9      	lsls	r1, r3, #27
    1382:	d401      	bmi.n	1388 <CONFIG_FPROTECT_BLOCK_SIZE+0x388>
    1384:	071a      	lsls	r2, r3, #28
    1386:	d506      	bpl.n	1396 <CONFIG_FPROTECT_BLOCK_SIZE+0x396>
				OUTC('0');
    1388:	9b02      	ldr	r3, [sp, #8]
    138a:	4659      	mov	r1, fp
    138c:	2030      	movs	r0, #48	; 0x30
    138e:	4798      	blx	r3
    1390:	2800      	cmp	r0, #0
    1392:	dbde      	blt.n	1352 <CONFIG_FPROTECT_BLOCK_SIZE+0x352>
    1394:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1396:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    139a:	06db      	lsls	r3, r3, #27
    139c:	d507      	bpl.n	13ae <CONFIG_FPROTECT_BLOCK_SIZE+0x3ae>
				OUTC(conv->specifier);
    139e:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    13a2:	9b02      	ldr	r3, [sp, #8]
    13a4:	4659      	mov	r1, fp
    13a6:	4798      	blx	r3
    13a8:	2800      	cmp	r0, #0
    13aa:	dbd2      	blt.n	1352 <CONFIG_FPROTECT_BLOCK_SIZE+0x352>
    13ac:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    13ae:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    13b0:	442e      	add	r6, r5
    13b2:	1b73      	subs	r3, r6, r5
    13b4:	2b00      	cmp	r3, #0
    13b6:	dc16      	bgt.n	13e6 <CONFIG_FPROTECT_BLOCK_SIZE+0x3e6>
			OUTS(bps, bpe);
    13b8:	9802      	ldr	r0, [sp, #8]
    13ba:	4643      	mov	r3, r8
    13bc:	4652      	mov	r2, sl
    13be:	4659      	mov	r1, fp
    13c0:	f005 fc3e 	bl	6c40 <outs>
    13c4:	2800      	cmp	r0, #0
    13c6:	dbc4      	blt.n	1352 <CONFIG_FPROTECT_BLOCK_SIZE+0x352>
    13c8:	4405      	add	r5, r0
		while (width > 0) {
    13ca:	44a9      	add	r9, r5
    13cc:	eba9 0305 	sub.w	r3, r9, r5
    13d0:	2b00      	cmp	r3, #0
    13d2:	f77f ae7d 	ble.w	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
			OUTC(' ');
    13d6:	9b02      	ldr	r3, [sp, #8]
    13d8:	4659      	mov	r1, fp
    13da:	2020      	movs	r0, #32
    13dc:	4798      	blx	r3
    13de:	2800      	cmp	r0, #0
    13e0:	dbb7      	blt.n	1352 <CONFIG_FPROTECT_BLOCK_SIZE+0x352>
    13e2:	3501      	adds	r5, #1
			--width;
    13e4:	e7f2      	b.n	13cc <CONFIG_FPROTECT_BLOCK_SIZE+0x3cc>
				OUTC('0');
    13e6:	9b02      	ldr	r3, [sp, #8]
    13e8:	4659      	mov	r1, fp
    13ea:	2030      	movs	r0, #48	; 0x30
    13ec:	4798      	blx	r3
    13ee:	2800      	cmp	r0, #0
    13f0:	dbaf      	blt.n	1352 <CONFIG_FPROTECT_BLOCK_SIZE+0x352>
    13f2:	3501      	adds	r5, #1
    13f4:	e7dd      	b.n	13b2 <CONFIG_FPROTECT_BLOCK_SIZE+0x3b2>
    13f6:	bf00      	nop
    13f8:	00007c28 	.word	0x00007c28

000013fc <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    13fc:	b508      	push	{r3, lr}
	__asm__ volatile(
    13fe:	f04f 0220 	mov.w	r2, #32
    1402:	f3ef 8311 	mrs	r3, BASEPRI
    1406:	f382 8812 	msr	BASEPRI_MAX, r2
    140a:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    140e:	f000 ff5b 	bl	22c8 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    1412:	4803      	ldr	r0, [pc, #12]	; (1420 <sys_reboot+0x24>)
    1414:	f005 fb37 	bl	6a86 <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    1418:	f000 fa68 	bl	18ec <arch_cpu_idle>
    141c:	e7fc      	b.n	1418 <sys_reboot+0x1c>
    141e:	bf00      	nop
    1420:	00007c2e 	.word	0x00007c2e

00001424 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    1424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1428:	4605      	mov	r5, r0
    142a:	f04f 0320 	mov.w	r3, #32
    142e:	f3ef 8611 	mrs	r6, BASEPRI
    1432:	f383 8812 	msr	BASEPRI_MAX, r3
    1436:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    143a:	4822      	ldr	r0, [pc, #136]	; (14c4 <pm_state_notify+0xa0>)
    143c:	f003 fa26 	bl	488c <z_spin_lock_valid>
    1440:	b968      	cbnz	r0, 145e <pm_state_notify+0x3a>
    1442:	4a21      	ldr	r2, [pc, #132]	; (14c8 <pm_state_notify+0xa4>)
    1444:	4921      	ldr	r1, [pc, #132]	; (14cc <pm_state_notify+0xa8>)
    1446:	4822      	ldr	r0, [pc, #136]	; (14d0 <pm_state_notify+0xac>)
    1448:	238e      	movs	r3, #142	; 0x8e
    144a:	f005 fc16 	bl	6c7a <assert_print>
    144e:	491d      	ldr	r1, [pc, #116]	; (14c4 <pm_state_notify+0xa0>)
    1450:	4820      	ldr	r0, [pc, #128]	; (14d4 <pm_state_notify+0xb0>)
    1452:	f005 fc12 	bl	6c7a <assert_print>
    1456:	481c      	ldr	r0, [pc, #112]	; (14c8 <pm_state_notify+0xa4>)
    1458:	218e      	movs	r1, #142	; 0x8e
    145a:	f005 fc07 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    145e:	4819      	ldr	r0, [pc, #100]	; (14c4 <pm_state_notify+0xa0>)
    1460:	f003 fa32 	bl	48c8 <z_spin_lock_set_owner>
	return list->head;
    1464:	4b1c      	ldr	r3, [pc, #112]	; (14d8 <pm_state_notify+0xb4>)
    1466:	681c      	ldr	r4, [r3, #0]
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1468:	b19c      	cbz	r4, 1492 <pm_state_notify+0x6e>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    146a:	4f1c      	ldr	r7, [pc, #112]	; (14dc <pm_state_notify+0xb8>)
    146c:	f8df 8070 	ldr.w	r8, [pc, #112]	; 14e0 <pm_state_notify+0xbc>
    1470:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    1474:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    1478:	2d00      	cmp	r5, #0
    147a:	bf08      	it	eq
    147c:	4613      	moveq	r3, r2
		if (callback) {
    147e:	b12b      	cbz	r3, 148c <pm_state_notify+0x68>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1480:	f898 2014 	ldrb.w	r2, [r8, #20]
    1484:	fb09 f202 	mul.w	r2, r9, r2
    1488:	5cb8      	ldrb	r0, [r7, r2]
    148a:	4798      	blx	r3
	return node->next;
    148c:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    148e:	2c00      	cmp	r4, #0
    1490:	d1f0      	bne.n	1474 <pm_state_notify+0x50>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    1492:	480c      	ldr	r0, [pc, #48]	; (14c4 <pm_state_notify+0xa0>)
    1494:	f003 fa08 	bl	48a8 <z_spin_unlock_valid>
    1498:	b968      	cbnz	r0, 14b6 <pm_state_notify+0x92>
    149a:	4a0b      	ldr	r2, [pc, #44]	; (14c8 <pm_state_notify+0xa4>)
    149c:	4911      	ldr	r1, [pc, #68]	; (14e4 <pm_state_notify+0xc0>)
    149e:	480c      	ldr	r0, [pc, #48]	; (14d0 <pm_state_notify+0xac>)
    14a0:	23b9      	movs	r3, #185	; 0xb9
    14a2:	f005 fbea 	bl	6c7a <assert_print>
    14a6:	4907      	ldr	r1, [pc, #28]	; (14c4 <pm_state_notify+0xa0>)
    14a8:	480f      	ldr	r0, [pc, #60]	; (14e8 <pm_state_notify+0xc4>)
    14aa:	f005 fbe6 	bl	6c7a <assert_print>
    14ae:	4806      	ldr	r0, [pc, #24]	; (14c8 <pm_state_notify+0xa4>)
    14b0:	21b9      	movs	r1, #185	; 0xb9
    14b2:	f005 fbdb 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    14b6:	f386 8811 	msr	BASEPRI, r6
    14ba:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    14be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    14c2:	bf00      	nop
    14c4:	20000470 	.word	0x20000470
    14c8:	00007a1b 	.word	0x00007a1b
    14cc:	00007a74 	.word	0x00007a74
    14d0:	0000795b 	.word	0x0000795b
    14d4:	00007a89 	.word	0x00007a89
    14d8:	20000474 	.word	0x20000474
    14dc:	2000047c 	.word	0x2000047c
    14e0:	20000b24 	.word	0x20000b24
    14e4:	00007a48 	.word	0x00007a48
    14e8:	00007a5f 	.word	0x00007a5f

000014ec <atomic_clear_bit.constprop.0>:
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    14ec:	0942      	lsrs	r2, r0, #5
	atomic_val_t mask = ATOMIC_MASK(bit);
    14ee:	2301      	movs	r3, #1
    14f0:	f000 001f 	and.w	r0, r0, #31
    14f4:	fa03 f000 	lsl.w	r0, r3, r0
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    14f8:	4b07      	ldr	r3, [pc, #28]	; (1518 <atomic_clear_bit.constprop.0+0x2c>)
    14fa:	f3bf 8f5b 	dmb	ish
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    14fe:	43c0      	mvns	r0, r0
    1500:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    1504:	e853 2f00 	ldrex	r2, [r3]
    1508:	4002      	ands	r2, r0
    150a:	e843 2100 	strex	r1, r2, [r3]
    150e:	2900      	cmp	r1, #0
    1510:	d1f8      	bne.n	1504 <atomic_clear_bit.constprop.0+0x18>
    1512:	f3bf 8f5b 	dmb	ish
}
    1516:	4770      	bx	lr
    1518:	20000488 	.word	0x20000488

0000151c <pm_system_resume>:

void pm_system_resume(void)
{
    151c:	b538      	push	{r3, r4, r5, lr}
	uint8_t id = _current_cpu->id;
    151e:	4b1a      	ldr	r3, [pc, #104]	; (1588 <pm_system_resume+0x6c>)
    1520:	7d1c      	ldrb	r4, [r3, #20]
    1522:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    1526:	f004 031f 	and.w	r3, r4, #31
    152a:	2201      	movs	r2, #1
    152c:	409a      	lsls	r2, r3
    152e:	4b17      	ldr	r3, [pc, #92]	; (158c <pm_system_resume+0x70>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1530:	0961      	lsrs	r1, r4, #5
    1532:	43d0      	mvns	r0, r2
    1534:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    1538:	e853 1f00 	ldrex	r1, [r3]
    153c:	ea01 0500 	and.w	r5, r1, r0
    1540:	e843 5c00 	strex	ip, r5, [r3]
    1544:	f1bc 0f00 	cmp.w	ip, #0
    1548:	d1f6      	bne.n	1538 <pm_system_resume+0x1c>
    154a:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    154e:	4211      	tst	r1, r2
    1550:	d013      	beq.n	157a <pm_system_resume+0x5e>
	if (pm_state_exit_post_ops != NULL) {
    1552:	4b0f      	ldr	r3, [pc, #60]	; (1590 <pm_system_resume+0x74>)
    1554:	4d0f      	ldr	r5, [pc, #60]	; (1594 <pm_system_resume+0x78>)
    1556:	b18b      	cbz	r3, 157c <pm_system_resume+0x60>
		pm_state_exit_post_ops(info->state, info->substate_id);
    1558:	230c      	movs	r3, #12
    155a:	4363      	muls	r3, r4
    155c:	18ea      	adds	r2, r5, r3
    155e:	5ce8      	ldrb	r0, [r5, r3]
    1560:	7851      	ldrb	r1, [r2, #1]
    1562:	f005 fc03 	bl	6d6c <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    1566:	2000      	movs	r0, #0
    1568:	f7ff ff5c 	bl	1424 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    156c:	230c      	movs	r3, #12
    156e:	435c      	muls	r4, r3
    1570:	192a      	adds	r2, r5, r4
    1572:	2300      	movs	r3, #0
    1574:	512b      	str	r3, [r5, r4]
    1576:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    157a:	bd38      	pop	{r3, r4, r5, pc}
    157c:	f383 8811 	msr	BASEPRI, r3
    1580:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    1584:	e7ef      	b.n	1566 <pm_system_resume+0x4a>
    1586:	bf00      	nop
    1588:	20000b24 	.word	0x20000b24
    158c:	2000048c 	.word	0x2000048c
    1590:	00006d6d 	.word	0x00006d6d
    1594:	2000047c 	.word	0x2000047c

00001598 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    1598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    159c:	4b32      	ldr	r3, [pc, #200]	; (1668 <pm_system_suspend+0xd0>)
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    159e:	4a33      	ldr	r2, [pc, #204]	; (166c <pm_system_suspend+0xd4>)
    15a0:	7d1c      	ldrb	r4, [r3, #20]
    15a2:	f3bf 8f5b 	dmb	ish
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    15a6:	0963      	lsrs	r3, r4, #5
    15a8:	ea4f 0983 	mov.w	r9, r3, lsl #2
    15ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    15b0:	4e2f      	ldr	r6, [pc, #188]	; (1670 <pm_system_suspend+0xd8>)
    15b2:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    15b6:	f004 081f 	and.w	r8, r4, #31
    15ba:	fa43 f308 	asr.w	r3, r3, r8

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    15be:	f013 0f01 	tst.w	r3, #1
{
    15c2:	4607      	mov	r7, r0
	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    15c4:	d10a      	bne.n	15dc <pm_system_suspend+0x44>
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
    15c6:	4601      	mov	r1, r0
    15c8:	4620      	mov	r0, r4
    15ca:	f000 f869 	bl	16a0 <pm_policy_next_state>
		if (info != NULL) {
    15ce:	b128      	cbz	r0, 15dc <pm_system_suspend+0x44>
			z_cpus_pm_state[id] = *info;
    15d0:	c807      	ldmia	r0, {r0, r1, r2}
    15d2:	230c      	movs	r3, #12
    15d4:	fb03 6304 	mla	r3, r3, r4, r6
    15d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    15dc:	230c      	movs	r3, #12
    15de:	4363      	muls	r3, r4
    15e0:	18f2      	adds	r2, r6, r3
    15e2:	5cf5      	ldrb	r5, [r6, r3]
    15e4:	b92d      	cbnz	r5, 15f2 <pm_system_suspend+0x5a>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
    15e6:	4620      	mov	r0, r4
    15e8:	f7ff ff80 	bl	14ec <atomic_clear_bit.constprop.0>
		ret = false;
    15ec:	4628      	mov	r0, r5
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    15ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (ticks != K_TICKS_FOREVER) {
    15f2:	1c7b      	adds	r3, r7, #1
    15f4:	d00f      	beq.n	1616 <pm_system_suspend+0x7e>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    15f6:	f8d2 c008 	ldr.w	ip, [r2, #8]
    15fa:	481e      	ldr	r0, [pc, #120]	; (1674 <pm_system_suspend+0xdc>)
    15fc:	4a1e      	ldr	r2, [pc, #120]	; (1678 <pm_system_suspend+0xe0>)
    15fe:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    1602:	2100      	movs	r1, #0
    1604:	2300      	movs	r3, #0
    1606:	fbec 0105 	umlal	r0, r1, ip, r5
    160a:	f7fe fd79 	bl	100 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    160e:	2101      	movs	r1, #1
    1610:	1a38      	subs	r0, r7, r0
    1612:	f004 fe97 	bl	6344 <z_set_timeout_expiry>
	k_sched_lock();
    1616:	f003 fcd5 	bl	4fc4 <k_sched_lock>
	pm_state_notify(true);
    161a:	2001      	movs	r0, #1
    161c:	f7ff ff02 	bl	1424 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1620:	f3bf 8f5b 	dmb	ish
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    1624:	2301      	movs	r3, #1
    1626:	fa03 f808 	lsl.w	r8, r3, r8
    162a:	4b14      	ldr	r3, [pc, #80]	; (167c <pm_system_suspend+0xe4>)
    162c:	4499      	add	r9, r3
    162e:	e859 3f00 	ldrex	r3, [r9]
    1632:	ea43 0308 	orr.w	r3, r3, r8
    1636:	e849 3200 	strex	r2, r3, [r9]
    163a:	2a00      	cmp	r2, #0
    163c:	d1f7      	bne.n	162e <pm_system_suspend+0x96>
    163e:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    1642:	4b0f      	ldr	r3, [pc, #60]	; (1680 <pm_system_suspend+0xe8>)
    1644:	b133      	cbz	r3, 1654 <pm_system_suspend+0xbc>
		pm_state_set(info->state, info->substate_id);
    1646:	230c      	movs	r3, #12
    1648:	4363      	muls	r3, r4
    164a:	18f2      	adds	r2, r6, r3
    164c:	5cf0      	ldrb	r0, [r6, r3]
    164e:	7851      	ldrb	r1, [r2, #1]
    1650:	f005 fb80 	bl	6d54 <pm_state_set>
	pm_system_resume();
    1654:	f7ff ff62 	bl	151c <pm_system_resume>
	atomic_clear_bit(z_cpus_pm_state_forced, id);
    1658:	4620      	mov	r0, r4
    165a:	f7ff ff47 	bl	14ec <atomic_clear_bit.constprop.0>
	k_sched_unlock();
    165e:	f004 f99b 	bl	5998 <k_sched_unlock>
	bool ret = true;
    1662:	2001      	movs	r0, #1
    1664:	e7c3      	b.n	15ee <pm_system_suspend+0x56>
    1666:	bf00      	nop
    1668:	20000b24 	.word	0x20000b24
    166c:	20000488 	.word	0x20000488
    1670:	2000047c 	.word	0x2000047c
    1674:	000f423f 	.word	0x000f423f
    1678:	000f4240 	.word	0x000f4240
    167c:	2000048c 	.word	0x2000048c
    1680:	00006d55 	.word	0x00006d55

00001684 <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    1684:	4b05      	ldr	r3, [pc, #20]	; (169c <pm_policy_state_lock_is_active+0x18>)
    1686:	f3bf 8f5b 	dmb	ish
    168a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    168e:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    1692:	3800      	subs	r0, #0
    1694:	bf18      	it	ne
    1696:	2001      	movne	r0, #1
    1698:	4770      	bx	lr
    169a:	bf00      	nop
    169c:	20000490 	.word	0x20000490

000016a0 <pm_policy_next_state>:
{
    16a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    16a4:	b085      	sub	sp, #20
    16a6:	460f      	mov	r7, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    16a8:	a903      	add	r1, sp, #12
    16aa:	f000 f847 	bl	173c <pm_state_cpu_get_all>
    16ae:	f8df 8080 	ldr.w	r8, [pc, #128]	; 1730 <pm_policy_next_state+0x90>
    16b2:	f8df a080 	ldr.w	sl, [pc, #128]	; 1734 <pm_policy_next_state+0x94>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    16b6:	1e44      	subs	r4, r0, #1
    16b8:	b224      	sxth	r4, r4
    16ba:	f04f 0b00 	mov.w	fp, #0
    16be:	1c63      	adds	r3, r4, #1
    16c0:	d104      	bne.n	16cc <pm_policy_next_state+0x2c>
	return NULL;
    16c2:	2600      	movs	r6, #0
}
    16c4:	4630      	mov	r0, r6
    16c6:	b005      	add	sp, #20
    16c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const struct pm_state_info *state = &cpu_states[i];
    16cc:	9a03      	ldr	r2, [sp, #12]
    16ce:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    16d2:	eb02 0683 	add.w	r6, r2, r3, lsl #2
		if (pm_policy_state_lock_is_active(state->state)) {
    16d6:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
    16da:	f7ff ffd3 	bl	1684 <pm_policy_state_lock_is_active>
    16de:	4605      	mov	r5, r0
    16e0:	bb10      	cbnz	r0, 1728 <pm_policy_next_state+0x88>
    16e2:	6870      	ldr	r0, [r6, #4]
    16e4:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    16e8:	46c4      	mov	ip, r8
    16ea:	4629      	mov	r1, r5
    16ec:	fbe0 c109 	umlal	ip, r1, r0, r9
    16f0:	4652      	mov	r2, sl
    16f2:	465b      	mov	r3, fp
    16f4:	4660      	mov	r0, ip
    16f6:	f7fe fd03 	bl	100 <__aeabi_uldivmod>
    16fa:	9001      	str	r0, [sp, #4]
    16fc:	68b0      	ldr	r0, [r6, #8]
    16fe:	46c4      	mov	ip, r8
    1700:	4629      	mov	r1, r5
    1702:	fbe0 c109 	umlal	ip, r1, r0, r9
    1706:	465b      	mov	r3, fp
    1708:	4652      	mov	r2, sl
    170a:	4660      	mov	r0, ip
    170c:	f7fe fcf8 	bl	100 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    1710:	4b09      	ldr	r3, [pc, #36]	; (1738 <pm_policy_next_state+0x98>)
    1712:	681b      	ldr	r3, [r3, #0]
    1714:	1c59      	adds	r1, r3, #1
    1716:	d001      	beq.n	171c <pm_policy_next_state+0x7c>
    1718:	4283      	cmp	r3, r0
    171a:	d905      	bls.n	1728 <pm_policy_next_state+0x88>
		if ((ticks == K_TICKS_FOREVER) ||
    171c:	1c7a      	adds	r2, r7, #1
    171e:	d0d1      	beq.n	16c4 <pm_policy_next_state+0x24>
		    (ticks >= (min_residency + exit_latency))) {
    1720:	9b01      	ldr	r3, [sp, #4]
    1722:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    1724:	42b8      	cmp	r0, r7
    1726:	d9cd      	bls.n	16c4 <pm_policy_next_state+0x24>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1728:	3c01      	subs	r4, #1
    172a:	b224      	sxth	r4, r4
    172c:	e7c7      	b.n	16be <pm_policy_next_state+0x1e>
    172e:	bf00      	nop
    1730:	000f423f 	.word	0x000f423f
    1734:	000f4240 	.word	0x000f4240
    1738:	20000004 	.word	0x20000004

0000173c <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    173c:	b908      	cbnz	r0, 1742 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    173e:	4b02      	ldr	r3, [pc, #8]	; (1748 <pm_state_cpu_get_all+0xc>)
    1740:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    1742:	2000      	movs	r0, #0
    1744:	4770      	bx	lr
    1746:	bf00      	nop
    1748:	00007638 	.word	0x00007638

0000174c <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    174c:	4801      	ldr	r0, [pc, #4]	; (1754 <nrf_cc3xx_platform_abort_init+0x8>)
    174e:	f004 bfd7 	b.w	6700 <nrf_cc3xx_platform_set_abort>
    1752:	bf00      	nop
    1754:	00007638 	.word	0x00007638

00001758 <mutex_free_platform>:
}


/** @brief Static function to free a mutex
 */
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1758:	b510      	push	{r4, lr}
    /* Ensure that the mutex is valid (not NULL) */
    if (mutex == NULL) {
    175a:	4604      	mov	r4, r0
    175c:	b918      	cbnz	r0, 1766 <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    175e:	4b0d      	ldr	r3, [pc, #52]	; (1794 <mutex_free_platform+0x3c>)
    1760:	480d      	ldr	r0, [pc, #52]	; (1798 <mutex_free_platform+0x40>)
    1762:	685b      	ldr	r3, [r3, #4]
    1764:	4798      	blx	r3
            "mutex_init called with NULL parameter");
    }

    /* Check if we are freeing a mutex that is atomic */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1766:	6861      	ldr	r1, [r4, #4]
    1768:	2908      	cmp	r1, #8
    176a:	d00d      	beq.n	1788 <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if we are freeing a mutex that isn't initialized */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    176c:	f031 0304 	bics.w	r3, r1, #4
    1770:	d00a      	beq.n	1788 <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if the mutex was allocated or being statically defined */
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    1772:	f011 0102 	ands.w	r1, r1, #2
    1776:	d008      	beq.n	178a <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1778:	4808      	ldr	r0, [pc, #32]	; (179c <mutex_free_platform+0x44>)
    177a:	4621      	mov	r1, r4
    177c:	f002 fee6 	bl	454c <k_mem_slab_free>
        mutex->mutex = NULL;
    1780:	2300      	movs	r3, #0
    1782:	6023      	str	r3, [r4, #0]
    else {
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    }

    /* Reset the mutex to invalid state */
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1784:	2300      	movs	r3, #0
    1786:	6063      	str	r3, [r4, #4]
}
    1788:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    178a:	6820      	ldr	r0, [r4, #0]
    178c:	2214      	movs	r2, #20
    178e:	f005 fad5 	bl	6d3c <memset>
    1792:	e7f7      	b.n	1784 <mutex_free_platform+0x2c>
    1794:	200000e0 	.word	0x200000e0
    1798:	00007c57 	.word	0x00007c57
    179c:	200004ac 	.word	0x200004ac

000017a0 <mutex_lock_platform>:


/** @brief Static function to lock a mutex
 */
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    17a0:	b508      	push	{r3, lr}
    int ret;
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    17a2:	b308      	cbz	r0, 17e8 <mutex_lock_platform+0x48>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags) {
    17a4:	6843      	ldr	r3, [r0, #4]
    17a6:	2b04      	cmp	r3, #4
    17a8:	d110      	bne.n	17cc <mutex_lock_platform+0x2c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    17aa:	2201      	movs	r2, #1
    17ac:	6803      	ldr	r3, [r0, #0]
    17ae:	f3bf 8f5b 	dmb	ish
    17b2:	e853 1f00 	ldrex	r1, [r3]
    17b6:	2900      	cmp	r1, #0
    17b8:	d103      	bne.n	17c2 <mutex_lock_platform+0x22>
    17ba:	e843 2000 	strex	r0, r2, [r3]
    17be:	2800      	cmp	r0, #0
    17c0:	d1f7      	bne.n	17b2 <mutex_lock_platform+0x12>
    17c2:	f3bf 8f5b 	dmb	ish
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    17c6:	d10b      	bne.n	17e0 <mutex_lock_platform+0x40>
    17c8:	2000      	movs	r0, #0
            return NRF_CC3XX_PLATFORM_SUCCESS;
        } else {
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
        }
    }
}
    17ca:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    17cc:	b153      	cbz	r3, 17e4 <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    17ce:	6800      	ldr	r0, [r0, #0]
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
    17d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    17d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    17d8:	f003 f8b0 	bl	493c <z_impl_k_mutex_lock>
        if (ret == 0) {
    17dc:	2800      	cmp	r0, #0
    17de:	d0f3      	beq.n	17c8 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    17e0:	4803      	ldr	r0, [pc, #12]	; (17f0 <mutex_lock_platform+0x50>)
    17e2:	e7f2      	b.n	17ca <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    17e4:	4803      	ldr	r0, [pc, #12]	; (17f4 <mutex_lock_platform+0x54>)
    17e6:	e7f0      	b.n	17ca <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    17e8:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    17ec:	e7ed      	b.n	17ca <mutex_lock_platform+0x2a>
    17ee:	bf00      	nop
    17f0:	ffff8fe9 	.word	0xffff8fe9
    17f4:	ffff8fea 	.word	0xffff8fea

000017f8 <mutex_unlock_platform>:

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    17f8:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    17fa:	b1d0      	cbz	r0, 1832 <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    17fc:	6843      	ldr	r3, [r0, #4]
    17fe:	2b04      	cmp	r3, #4
    1800:	d111      	bne.n	1826 <mutex_unlock_platform+0x2e>
    1802:	2200      	movs	r2, #0
    1804:	6803      	ldr	r3, [r0, #0]
    1806:	f3bf 8f5b 	dmb	ish
    180a:	e853 1f00 	ldrex	r1, [r3]
    180e:	2901      	cmp	r1, #1
    1810:	d103      	bne.n	181a <mutex_unlock_platform+0x22>
    1812:	e843 2000 	strex	r0, r2, [r3]
    1816:	2800      	cmp	r0, #0
    1818:	d1f7      	bne.n	180a <mutex_unlock_platform+0x12>
    181a:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    181e:	4807      	ldr	r0, [pc, #28]	; (183c <mutex_unlock_platform+0x44>)
    1820:	bf08      	it	eq
    1822:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1824:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1826:	b13b      	cbz	r3, 1838 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1828:	6800      	ldr	r0, [r0, #0]
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    182a:	f003 f981 	bl	4b30 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    182e:	2000      	movs	r0, #0
    1830:	e7f8      	b.n	1824 <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1832:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1836:	e7f5      	b.n	1824 <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1838:	4801      	ldr	r0, [pc, #4]	; (1840 <mutex_unlock_platform+0x48>)
    183a:	e7f3      	b.n	1824 <mutex_unlock_platform+0x2c>
    183c:	ffff8fe9 	.word	0xffff8fe9
    1840:	ffff8fea 	.word	0xffff8fea

00001844 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1844:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1846:	4604      	mov	r4, r0
    1848:	b918      	cbnz	r0, 1852 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    184a:	4b16      	ldr	r3, [pc, #88]	; (18a4 <mutex_init_platform+0x60>)
    184c:	4816      	ldr	r0, [pc, #88]	; (18a8 <mutex_init_platform+0x64>)
    184e:	685b      	ldr	r3, [r3, #4]
    1850:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1852:	6863      	ldr	r3, [r4, #4]
    1854:	2b04      	cmp	r3, #4
    1856:	d023      	beq.n	18a0 <mutex_init_platform+0x5c>
    1858:	2b08      	cmp	r3, #8
    185a:	d021      	beq.n	18a0 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    185c:	b9cb      	cbnz	r3, 1892 <mutex_init_platform+0x4e>
    185e:	6823      	ldr	r3, [r4, #0]
    1860:	b9bb      	cbnz	r3, 1892 <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1862:	4812      	ldr	r0, [pc, #72]	; (18ac <mutex_init_platform+0x68>)
    1864:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1868:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    186c:	4621      	mov	r1, r4
    186e:	f002 fe01 	bl	4474 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1872:	b908      	cbnz	r0, 1878 <mutex_init_platform+0x34>
    1874:	6823      	ldr	r3, [r4, #0]
    1876:	b91b      	cbnz	r3, 1880 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1878:	4b0a      	ldr	r3, [pc, #40]	; (18a4 <mutex_init_platform+0x60>)
    187a:	480d      	ldr	r0, [pc, #52]	; (18b0 <mutex_init_platform+0x6c>)
    187c:	685b      	ldr	r3, [r3, #4]
    187e:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1880:	6820      	ldr	r0, [r4, #0]
    1882:	2214      	movs	r2, #20
    1884:	2100      	movs	r1, #0
    1886:	f005 fa59 	bl	6d3c <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    188a:	6863      	ldr	r3, [r4, #4]
    188c:	f043 0302 	orr.w	r3, r3, #2
    1890:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1892:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1894:	f005 fd50 	bl	7338 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1898:	6863      	ldr	r3, [r4, #4]
    189a:	f043 0301 	orr.w	r3, r3, #1
    189e:	6063      	str	r3, [r4, #4]
}
    18a0:	bd10      	pop	{r4, pc}
    18a2:	bf00      	nop
    18a4:	200000e0 	.word	0x200000e0
    18a8:	00007c57 	.word	0x00007c57
    18ac:	200004ac 	.word	0x200004ac
    18b0:	00007c7d 	.word	0x00007c7d

000018b4 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    18b4:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    18b6:	4906      	ldr	r1, [pc, #24]	; (18d0 <nrf_cc3xx_platform_mutex_init+0x1c>)
    18b8:	4806      	ldr	r0, [pc, #24]	; (18d4 <nrf_cc3xx_platform_mutex_init+0x20>)
    18ba:	2340      	movs	r3, #64	; 0x40
    18bc:	2214      	movs	r2, #20
    18be:	f005 fd0a 	bl	72d6 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    18c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    18c6:	4904      	ldr	r1, [pc, #16]	; (18d8 <nrf_cc3xx_platform_mutex_init+0x24>)
    18c8:	4804      	ldr	r0, [pc, #16]	; (18dc <nrf_cc3xx_platform_mutex_init+0x28>)
    18ca:	f004 bf79 	b.w	67c0 <nrf_cc3xx_platform_set_mutexes>
    18ce:	bf00      	nop
    18d0:	200004cc 	.word	0x200004cc
    18d4:	200004ac 	.word	0x200004ac
    18d8:	00007650 	.word	0x00007650
    18dc:	00007640 	.word	0x00007640

000018e0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    18e0:	4901      	ldr	r1, [pc, #4]	; (18e8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    18e2:	2210      	movs	r2, #16
	str	r2, [r1]
    18e4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    18e6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    18e8:	e000ed10 	.word	0xe000ed10

000018ec <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    18ec:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    18ee:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    18f0:	f380 8811 	msr	BASEPRI, r0
	isb
    18f4:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    18f8:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    18fc:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    18fe:	b662      	cpsie	i
	isb
    1900:	f3bf 8f6f 	isb	sy

	bx	lr
    1904:	4770      	bx	lr
    1906:	bf00      	nop

00001908 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1908:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    190a:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    190c:	f381 8811 	msr	BASEPRI, r1

	wfe
    1910:	bf20      	wfe

	msr	BASEPRI, r0
    1912:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    1916:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1918:	4770      	bx	lr
    191a:	bf00      	nop

0000191c <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    191c:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    191e:	2b00      	cmp	r3, #0
    1920:	db08      	blt.n	1934 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1922:	2201      	movs	r2, #1
    1924:	f000 001f 	and.w	r0, r0, #31
    1928:	fa02 f000 	lsl.w	r0, r2, r0
    192c:	095b      	lsrs	r3, r3, #5
    192e:	4a02      	ldr	r2, [pc, #8]	; (1938 <arch_irq_enable+0x1c>)
    1930:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    1934:	4770      	bx	lr
    1936:	bf00      	nop
    1938:	e000e100 	.word	0xe000e100

0000193c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    193c:	4b05      	ldr	r3, [pc, #20]	; (1954 <arch_irq_is_enabled+0x18>)
    193e:	0942      	lsrs	r2, r0, #5
    1940:	f000 001f 	and.w	r0, r0, #31
    1944:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1948:	2301      	movs	r3, #1
    194a:	fa03 f000 	lsl.w	r0, r3, r0
}
    194e:	4010      	ands	r0, r2
    1950:	4770      	bx	lr
    1952:	bf00      	nop
    1954:	e000e100 	.word	0xe000e100

00001958 <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    1958:	b570      	push	{r4, r5, r6, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    195a:	1c4c      	adds	r4, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    195c:	2c07      	cmp	r4, #7
{
    195e:	4605      	mov	r5, r0
    1960:	460e      	mov	r6, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    1962:	d90f      	bls.n	1984 <z_arm_irq_priority_set+0x2c>
    1964:	4a11      	ldr	r2, [pc, #68]	; (19ac <z_arm_irq_priority_set+0x54>)
    1966:	4912      	ldr	r1, [pc, #72]	; (19b0 <z_arm_irq_priority_set+0x58>)
    1968:	4812      	ldr	r0, [pc, #72]	; (19b4 <z_arm_irq_priority_set+0x5c>)
    196a:	2357      	movs	r3, #87	; 0x57
    196c:	f005 f985 	bl	6c7a <assert_print>
    1970:	4811      	ldr	r0, [pc, #68]	; (19b8 <z_arm_irq_priority_set+0x60>)
    1972:	4631      	mov	r1, r6
    1974:	2307      	movs	r3, #7
    1976:	462a      	mov	r2, r5
    1978:	f005 f97f 	bl	6c7a <assert_print>
    197c:	480b      	ldr	r0, [pc, #44]	; (19ac <z_arm_irq_priority_set+0x54>)
    197e:	2157      	movs	r1, #87	; 0x57
    1980:	f005 f974 	bl	6c6c <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1984:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    1986:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1988:	bfac      	ite	ge
    198a:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    198e:	4b0b      	ldrlt	r3, [pc, #44]	; (19bc <z_arm_irq_priority_set+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1990:	ea4f 1444 	mov.w	r4, r4, lsl #5
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1994:	bfb8      	it	lt
    1996:	f005 050f 	andlt.w	r5, r5, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    199a:	b2e4      	uxtb	r4, r4
    199c:	bfaa      	itet	ge
    199e:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    19a2:	555c      	strblt	r4, [r3, r5]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    19a4:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
}
    19a8:	bd70      	pop	{r4, r5, r6, pc}
    19aa:	bf00      	nop
    19ac:	00007caa 	.word	0x00007caa
    19b0:	00007ce0 	.word	0x00007ce0
    19b4:	0000795b 	.word	0x0000795b
    19b8:	00007cfb 	.word	0x00007cfb
    19bc:	e000ed14 	.word	0xe000ed14

000019c0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    19c0:	bf30      	wfi
    b z_SysNmiOnReset
    19c2:	f7ff bffd 	b.w	19c0 <z_SysNmiOnReset>
    19c6:	bf00      	nop

000019c8 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    19c8:	4a0b      	ldr	r2, [pc, #44]	; (19f8 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    19ca:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    19cc:	4b0b      	ldr	r3, [pc, #44]	; (19fc <z_arm_prep_c+0x34>)
    19ce:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    19d2:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    19d4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    19d8:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    19dc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    19e0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    19e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    19e8:	f002 fc5a 	bl	42a0 <z_bss_zero>
	z_data_copy();
    19ec:	f004 fae8 	bl	5fc0 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    19f0:	f000 fa26 	bl	1e40 <z_arm_interrupt_init>
	z_cstart();
    19f4:	f002 fc98 	bl	4328 <z_cstart>
    19f8:	00000000 	.word	0x00000000
    19fc:	e000ed00 	.word	0xe000ed00

00001a00 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    1a00:	4a09      	ldr	r2, [pc, #36]	; (1a28 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    1a02:	490a      	ldr	r1, [pc, #40]	; (1a2c <arch_swap+0x2c>)
	_current->arch.basepri = key;
    1a04:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    1a06:	6809      	ldr	r1, [r1, #0]
    1a08:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1a0a:	4909      	ldr	r1, [pc, #36]	; (1a30 <arch_swap+0x30>)
	_current->arch.basepri = key;
    1a0c:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1a0e:	684b      	ldr	r3, [r1, #4]
    1a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1a14:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    1a16:	2300      	movs	r3, #0
    1a18:	f383 8811 	msr	BASEPRI, r3
    1a1c:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1a20:	6893      	ldr	r3, [r2, #8]
}
    1a22:	6f98      	ldr	r0, [r3, #120]	; 0x78
    1a24:	4770      	bx	lr
    1a26:	bf00      	nop
    1a28:	20000b24 	.word	0x20000b24
    1a2c:	00007790 	.word	0x00007790
    1a30:	e000ed00 	.word	0xe000ed00

00001a34 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1a34:	4912      	ldr	r1, [pc, #72]	; (1a80 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    1a36:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    1a38:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1a3c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    1a3e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1a42:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1a46:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    1a48:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1a4c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1a50:	4f0c      	ldr	r7, [pc, #48]	; (1a84 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1a52:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    1a56:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    1a58:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    1a5a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1a5c:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    1a5e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1a60:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    1a62:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    1a66:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1a68:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    1a6a:	f000 fad3 	bl	2014 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    1a6e:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    1a72:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1a76:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1a7a:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    1a7e:	4770      	bx	lr
    ldr r1, =_kernel
    1a80:	20000b24 	.word	0x20000b24
    ldr v4, =_SCS_ICSR
    1a84:	e000ed04 	.word	0xe000ed04

00001a88 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1a88:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1a8c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    1a8e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    1a92:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1a96:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1a98:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1a9c:	2902      	cmp	r1, #2
    beq _oops
    1a9e:	d0ff      	beq.n	1aa0 <_oops>

00001aa0 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1aa0:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    1aa2:	f005 f8fe 	bl	6ca2 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1aa6:	bd01      	pop	{r0, pc}

00001aa8 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1aa8:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1aac:	9b00      	ldr	r3, [sp, #0]
    1aae:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    1ab2:	490a      	ldr	r1, [pc, #40]	; (1adc <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    1ab4:	9b01      	ldr	r3, [sp, #4]
    1ab6:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1aba:	9b02      	ldr	r3, [sp, #8]
    1abc:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    1ac0:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    1ac4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1ac8:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    1acc:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    1ad0:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    1ad2:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    1ad4:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1ad6:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1ad8:	4770      	bx	lr
    1ada:	bf00      	nop
    1adc:	00006b49 	.word	0x00006b49

00001ae0 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    1ae0:	4a09      	ldr	r2, [pc, #36]	; (1b08 <z_check_thread_stack_fail+0x28>)
{
    1ae2:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    1ae4:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    1ae6:	b170      	cbz	r0, 1b06 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    1ae8:	f113 0f16 	cmn.w	r3, #22
    1aec:	6e40      	ldr	r0, [r0, #100]	; 0x64
    1aee:	d005      	beq.n	1afc <z_check_thread_stack_fail+0x1c>
    1af0:	f1a0 0220 	sub.w	r2, r0, #32
    1af4:	429a      	cmp	r2, r3
    1af6:	d805      	bhi.n	1b04 <z_check_thread_stack_fail+0x24>
    1af8:	4283      	cmp	r3, r0
    1afa:	d203      	bcs.n	1b04 <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    1afc:	4281      	cmp	r1, r0
    1afe:	bf28      	it	cs
    1b00:	2000      	movcs	r0, #0
    1b02:	4770      	bx	lr
    1b04:	2000      	movs	r0, #0
}
    1b06:	4770      	bx	lr
    1b08:	20000b24 	.word	0x20000b24

00001b0c <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    1b0c:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    1b0e:	4b09      	ldr	r3, [pc, #36]	; (1b34 <arch_switch_to_main_thread+0x28>)
    1b10:	6098      	str	r0, [r3, #8]
{
    1b12:	460d      	mov	r5, r1
    1b14:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    1b16:	f000 fa7d 	bl	2014 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1b1a:	4620      	mov	r0, r4
    1b1c:	f385 8809 	msr	PSP, r5
    1b20:	2100      	movs	r1, #0
    1b22:	b663      	cpsie	if
    1b24:	f381 8811 	msr	BASEPRI, r1
    1b28:	f3bf 8f6f 	isb	sy
    1b2c:	2200      	movs	r2, #0
    1b2e:	2300      	movs	r3, #0
    1b30:	f005 f80a 	bl	6b48 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1b34:	20000b24 	.word	0x20000b24

00001b38 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1b38:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    1b3a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    1b3c:	4a0b      	ldr	r2, [pc, #44]	; (1b6c <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    1b3e:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    1b40:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    1b42:	bf1e      	ittt	ne
	movne	r1, #0
    1b44:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1b46:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    1b48:	f005 fbe7 	blne	731a <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1b4c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    1b4e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    1b52:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1b56:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1b5a:	4905      	ldr	r1, [pc, #20]	; (1b70 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1b5c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    1b5e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    1b60:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    1b62:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1b66:	4903      	ldr	r1, [pc, #12]	; (1b74 <_isr_wrapper+0x3c>)
	bx r1
    1b68:	4708      	bx	r1
    1b6a:	0000      	.short	0x0000
	ldr r2, =_kernel
    1b6c:	20000b24 	.word	0x20000b24
	ldr r1, =_sw_isr_table
    1b70:	00007490 	.word	0x00007490
	ldr r1, =z_arm_int_exit
    1b74:	00001b79 	.word	0x00001b79

00001b78 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1b78:	4b04      	ldr	r3, [pc, #16]	; (1b8c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1b7a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1b7c:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    1b7e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1b80:	d003      	beq.n	1b8a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    1b82:	4903      	ldr	r1, [pc, #12]	; (1b90 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1b84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1b88:	600a      	str	r2, [r1, #0]

00001b8a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1b8a:	4770      	bx	lr
	ldr r3, =_kernel
    1b8c:	20000b24 	.word	0x20000b24
	ldr r1, =_SCS_ICSR
    1b90:	e000ed04 	.word	0xe000ed04

00001b94 <mem_manage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1b94:	4b26      	ldr	r3, [pc, #152]	; (1c30 <mem_manage_fault+0x9c>)
{
    1b96:	b570      	push	{r4, r5, r6, lr}
    1b98:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1b9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1b9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1b9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1ba0:	0792      	lsls	r2, r2, #30
{
    1ba2:	4604      	mov	r4, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1ba4:	d521      	bpl.n	1bea <mem_manage_fault+0x56>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1ba6:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1ba8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1baa:	0616      	lsls	r6, r2, #24
    1bac:	d51d      	bpl.n	1bea <mem_manage_fault+0x56>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    1bae:	b119      	cbz	r1, 1bb8 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1bb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1bb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1bb6:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1bb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1bba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1bbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1bbe:	06d1      	lsls	r1, r2, #27
    1bc0:	d416      	bmi.n	1bf0 <mem_manage_fault+0x5c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    1bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1bc4:	079a      	lsls	r2, r3, #30
    1bc6:	d413      	bmi.n	1bf0 <mem_manage_fault+0x5c>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1bc8:	2400      	movs	r4, #0
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1bca:	4b19      	ldr	r3, [pc, #100]	; (1c30 <mem_manage_fault+0x9c>)
    1bcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1bce:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    1bd0:	bf42      	ittt	mi
    1bd2:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
    1bd4:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
    1bd8:	625a      	strmi	r2, [r3, #36]	; 0x24
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1bda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1bdc:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    1be0:	629a      	str	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    1be2:	2300      	movs	r3, #0
    1be4:	702b      	strb	r3, [r5, #0]

	return reason;
}
    1be6:	4620      	mov	r0, r4
    1be8:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    1bea:	f06f 0015 	mvn.w	r0, #21
    1bee:	e7e3      	b.n	1bb8 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    1bf0:	4e0f      	ldr	r6, [pc, #60]	; (1c30 <mem_manage_fault+0x9c>)
    1bf2:	6873      	ldr	r3, [r6, #4]
    1bf4:	051b      	lsls	r3, r3, #20
    1bf6:	d5e7      	bpl.n	1bc8 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    1bf8:	4621      	mov	r1, r4
    1bfa:	f7ff ff71 	bl	1ae0 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    1bfe:	4604      	mov	r4, r0
    1c00:	b118      	cbz	r0, 1c0a <mem_manage_fault+0x76>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    1c02:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    1c06:	2402      	movs	r4, #2
    1c08:	e7df      	b.n	1bca <mem_manage_fault+0x36>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    1c0a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1c0c:	06d9      	lsls	r1, r3, #27
    1c0e:	d5db      	bpl.n	1bc8 <mem_manage_fault+0x34>
    1c10:	4a08      	ldr	r2, [pc, #32]	; (1c34 <mem_manage_fault+0xa0>)
    1c12:	4909      	ldr	r1, [pc, #36]	; (1c38 <mem_manage_fault+0xa4>)
    1c14:	4809      	ldr	r0, [pc, #36]	; (1c3c <mem_manage_fault+0xa8>)
    1c16:	f240 1349 	movw	r3, #329	; 0x149
    1c1a:	f005 f82e 	bl	6c7a <assert_print>
    1c1e:	4808      	ldr	r0, [pc, #32]	; (1c40 <mem_manage_fault+0xac>)
    1c20:	f005 f82b 	bl	6c7a <assert_print>
    1c24:	4803      	ldr	r0, [pc, #12]	; (1c34 <mem_manage_fault+0xa0>)
    1c26:	f240 1149 	movw	r1, #329	; 0x149
    1c2a:	f005 f81f 	bl	6c6c <assert_post_action>
    1c2e:	e7cc      	b.n	1bca <mem_manage_fault+0x36>
    1c30:	e000ed00 	.word	0xe000ed00
    1c34:	00007d3b 	.word	0x00007d3b
    1c38:	00007d75 	.word	0x00007d75
    1c3c:	0000795b 	.word	0x0000795b
    1c40:	00007dbf 	.word	0x00007dbf

00001c44 <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1c44:	4b0d      	ldr	r3, [pc, #52]	; (1c7c <bus_fault.constprop.0+0x38>)
    1c46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1c48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1c4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1c4c:	0592      	lsls	r2, r2, #22
    1c4e:	d508      	bpl.n	1c62 <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1c50:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1c52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1c54:	0412      	lsls	r2, r2, #16
    1c56:	d504      	bpl.n	1c62 <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    1c58:	b118      	cbz	r0, 1c62 <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1c5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1c5c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1c60:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    1c62:	4b06      	ldr	r3, [pc, #24]	; (1c7c <bus_fault.constprop.0+0x38>)
    1c64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1c66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1c68:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1c6a:	bf58      	it	pl
    1c6c:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1c6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    1c70:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1c72:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    1c76:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1c78:	7008      	strb	r0, [r1, #0]

	return reason;
}
    1c7a:	4770      	bx	lr
    1c7c:	e000ed00 	.word	0xe000ed00

00001c80 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1c80:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1c82:	4b5e      	ldr	r3, [pc, #376]	; (1dfc <z_arm_fault+0x17c>)
    1c84:	685c      	ldr	r4, [r3, #4]
{
    1c86:	b08a      	sub	sp, #40	; 0x28
    1c88:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1c8a:	f3c4 0408 	ubfx	r4, r4, #0, #9
    1c8e:	2600      	movs	r6, #0
    1c90:	f386 8811 	msr	BASEPRI, r6
    1c94:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1c98:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    1c9c:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    1ca0:	d108      	bne.n	1cb4 <z_arm_fault+0x34>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    1ca2:	f002 030c 	and.w	r3, r2, #12
    1ca6:	2b08      	cmp	r3, #8
    1ca8:	d004      	beq.n	1cb4 <z_arm_fault+0x34>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1caa:	0711      	lsls	r1, r2, #28
			ptr_esf = (z_arch_esf_t *)msp;
    1cac:	bf5c      	itt	pl
    1cae:	4605      	movpl	r5, r0
			*nested_exc = true;
    1cb0:	2601      	movpl	r6, #1

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    1cb2:	b97d      	cbnz	r5, 1cd4 <z_arm_fault+0x54>
    1cb4:	4a52      	ldr	r2, [pc, #328]	; (1e00 <z_arm_fault+0x180>)
    1cb6:	4953      	ldr	r1, [pc, #332]	; (1e04 <z_arm_fault+0x184>)
    1cb8:	4853      	ldr	r0, [pc, #332]	; (1e08 <z_arm_fault+0x188>)
    1cba:	f240 33fb 	movw	r3, #1019	; 0x3fb
    1cbe:	f004 ffdc 	bl	6c7a <assert_print>
    1cc2:	4852      	ldr	r0, [pc, #328]	; (1e0c <z_arm_fault+0x18c>)
    1cc4:	f004 ffd9 	bl	6c7a <assert_print>
    1cc8:	484d      	ldr	r0, [pc, #308]	; (1e00 <z_arm_fault+0x180>)
    1cca:	f240 31fb 	movw	r1, #1019	; 0x3fb
    1cce:	f004 ffcd 	bl	6c6c <assert_post_action>
    1cd2:	2500      	movs	r5, #0
	*recoverable = false;
    1cd4:	2300      	movs	r3, #0
    1cd6:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (fault) {
    1cda:	1ee3      	subs	r3, r4, #3
    1cdc:	2b03      	cmp	r3, #3
    1cde:	f200 8086 	bhi.w	1dee <z_arm_fault+0x16e>
    1ce2:	e8df f003 	tbb	[pc, r3]
    1ce6:	6f02      	.short	0x6f02
    1ce8:	7773      	.short	0x7773
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1cea:	4b44      	ldr	r3, [pc, #272]	; (1dfc <z_arm_fault+0x17c>)
    1cec:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    1cee:	f014 0402 	ands.w	r4, r4, #2
    1cf2:	d17c      	bne.n	1dee <z_arm_fault+0x16e>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    1cf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1cf6:	2a00      	cmp	r2, #0
    1cf8:	db0a      	blt.n	1d10 <z_arm_fault+0x90>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1cfc:	0052      	lsls	r2, r2, #1
    1cfe:	d554      	bpl.n	1daa <z_arm_fault+0x12a>
	uint16_t fault_insn = *(ret_addr - 1);
    1d00:	69aa      	ldr	r2, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    1d02:	f832 1c02 	ldrh.w	r1, [r2, #-2]
    1d06:	f64d 7202 	movw	r2, #57090	; 0xdf02
    1d0a:	4291      	cmp	r1, r2
    1d0c:	d119      	bne.n	1d42 <z_arm_fault+0xc2>
			reason = esf->basic.r0;
    1d0e:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    1d10:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1d14:	b99b      	cbnz	r3, 1d3e <z_arm_fault+0xbe>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    1d16:	2220      	movs	r2, #32
    1d18:	4629      	mov	r1, r5
    1d1a:	a802      	add	r0, sp, #8
    1d1c:	f005 f803 	bl	6d26 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    1d20:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1d22:	2e00      	cmp	r6, #0
    1d24:	d065      	beq.n	1df2 <z_arm_fault+0x172>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1d26:	f3c3 0208 	ubfx	r2, r3, #0, #9
    1d2a:	b922      	cbnz	r2, 1d36 <z_arm_fault+0xb6>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    1d2c:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1d30:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1d34:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1d36:	a902      	add	r1, sp, #8
    1d38:	4620      	mov	r0, r4
    1d3a:	f004 ffb0 	bl	6c9e <z_arm_fatal_error>
}
    1d3e:	b00a      	add	sp, #40	; 0x28
    1d40:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_MMFSR != 0) {
    1d42:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    1d46:	b13a      	cbz	r2, 1d58 <z_arm_fault+0xd8>
			reason = mem_manage_fault(esf, 1, recoverable);
    1d48:	f10d 0207 	add.w	r2, sp, #7
    1d4c:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    1d4e:	4628      	mov	r0, r5
    1d50:	f7ff ff20 	bl	1b94 <mem_manage_fault>
		reason = bus_fault(esf, 0, recoverable);
    1d54:	4604      	mov	r4, r0
		break;
    1d56:	e7db      	b.n	1d10 <z_arm_fault+0x90>
		} else if (SCB_BFSR != 0) {
    1d58:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
    1d5c:	b12a      	cbz	r2, 1d6a <z_arm_fault+0xea>
			reason = bus_fault(esf, 1, recoverable);
    1d5e:	f10d 0107 	add.w	r1, sp, #7
    1d62:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    1d64:	f7ff ff6e 	bl	1c44 <bus_fault.constprop.0>
    1d68:	e7f4      	b.n	1d54 <z_arm_fault+0xd4>
		} else if (SCB_UFSR != 0) {
    1d6a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
    1d6c:	b292      	uxth	r2, r2
    1d6e:	b162      	cbz	r2, 1d8a <z_arm_fault+0x10a>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1d70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1d72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1d74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1d76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1d78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1d7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1d7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1d7e:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1d82:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1d86:	629a      	str	r2, [r3, #40]	; 0x28
	return reason;
    1d88:	e7c2      	b.n	1d10 <z_arm_fault+0x90>
			__ASSERT(0,
    1d8a:	4921      	ldr	r1, [pc, #132]	; (1e10 <z_arm_fault+0x190>)
    1d8c:	4a1c      	ldr	r2, [pc, #112]	; (1e00 <z_arm_fault+0x180>)
    1d8e:	481e      	ldr	r0, [pc, #120]	; (1e08 <z_arm_fault+0x188>)
    1d90:	f240 23cd 	movw	r3, #717	; 0x2cd
    1d94:	f004 ff71 	bl	6c7a <assert_print>
    1d98:	481e      	ldr	r0, [pc, #120]	; (1e14 <z_arm_fault+0x194>)
    1d9a:	f004 ff6e 	bl	6c7a <assert_print>
    1d9e:	f240 21cd 	movw	r1, #717	; 0x2cd
		__ASSERT(0,
    1da2:	4817      	ldr	r0, [pc, #92]	; (1e00 <z_arm_fault+0x180>)
    1da4:	f004 ff62 	bl	6c6c <assert_post_action>
    1da8:	e7b2      	b.n	1d10 <z_arm_fault+0x90>
    1daa:	4919      	ldr	r1, [pc, #100]	; (1e10 <z_arm_fault+0x190>)
    1dac:	4a14      	ldr	r2, [pc, #80]	; (1e00 <z_arm_fault+0x180>)
    1dae:	4816      	ldr	r0, [pc, #88]	; (1e08 <z_arm_fault+0x188>)
    1db0:	f240 23d1 	movw	r3, #721	; 0x2d1
    1db4:	f004 ff61 	bl	6c7a <assert_print>
    1db8:	4817      	ldr	r0, [pc, #92]	; (1e18 <z_arm_fault+0x198>)
    1dba:	f004 ff5e 	bl	6c7a <assert_print>
    1dbe:	f240 21d1 	movw	r1, #721	; 0x2d1
    1dc2:	e7ee      	b.n	1da2 <z_arm_fault+0x122>
		reason = mem_manage_fault(esf, 0, recoverable);
    1dc4:	f10d 0207 	add.w	r2, sp, #7
    1dc8:	2100      	movs	r1, #0
    1dca:	e7c0      	b.n	1d4e <z_arm_fault+0xce>
		reason = bus_fault(esf, 0, recoverable);
    1dcc:	f10d 0107 	add.w	r1, sp, #7
    1dd0:	2000      	movs	r0, #0
    1dd2:	e7c7      	b.n	1d64 <z_arm_fault+0xe4>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1dd4:	4b09      	ldr	r3, [pc, #36]	; (1dfc <z_arm_fault+0x17c>)
    1dd6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1dd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1dda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1ddc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1dde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1de0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1de2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1de4:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1de8:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1dec:	629a      	str	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1dee:	2400      	movs	r4, #0
    1df0:	e78e      	b.n	1d10 <z_arm_fault+0x90>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1df2:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1df6:	f023 0301 	bic.w	r3, r3, #1
    1dfa:	e79b      	b.n	1d34 <z_arm_fault+0xb4>
    1dfc:	e000ed00 	.word	0xe000ed00
    1e00:	00007d3b 	.word	0x00007d3b
    1e04:	00007de2 	.word	0x00007de2
    1e08:	0000795b 	.word	0x0000795b
    1e0c:	00007df5 	.word	0x00007df5
    1e10:	00007efd 	.word	0x00007efd
    1e14:	00007e33 	.word	0x00007e33
    1e18:	00007e57 	.word	0x00007e57

00001e1c <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1e1c:	4a02      	ldr	r2, [pc, #8]	; (1e28 <z_arm_fault_init+0xc>)
    1e1e:	6953      	ldr	r3, [r2, #20]
    1e20:	f043 0310 	orr.w	r3, r3, #16
    1e24:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    1e26:	4770      	bx	lr
    1e28:	e000ed00 	.word	0xe000ed00

00001e2c <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1e2c:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    1e30:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    1e34:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    1e36:	4672      	mov	r2, lr
	bl z_arm_fault
    1e38:	f7ff ff22 	bl	1c80 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1e3c:	bd01      	pop	{r0, pc}
    1e3e:	bf00      	nop

00001e40 <z_arm_interrupt_init>:
    1e40:	4804      	ldr	r0, [pc, #16]	; (1e54 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    1e42:	2300      	movs	r3, #0
    1e44:	2120      	movs	r1, #32
    1e46:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    1e48:	3301      	adds	r3, #1
    1e4a:	2b30      	cmp	r3, #48	; 0x30
    1e4c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1e50:	d1f9      	bne.n	1e46 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    1e52:	4770      	bx	lr
    1e54:	e000e100 	.word	0xe000e100

00001e58 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    1e58:	2000      	movs	r0, #0
    msr CONTROL, r0
    1e5a:	f380 8814 	msr	CONTROL, r0
    isb
    1e5e:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1e62:	f005 fa9f 	bl	73a4 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    1e66:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    1e68:	490d      	ldr	r1, [pc, #52]	; (1ea0 <__start+0x48>)
    str r0, [r1]
    1e6a:	6008      	str	r0, [r1, #0]
    dsb
    1e6c:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1e70:	480c      	ldr	r0, [pc, #48]	; (1ea4 <__start+0x4c>)
    msr msp, r0
    1e72:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    1e76:	f000 f82b 	bl	1ed0 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1e7a:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1e7c:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1e80:	4809      	ldr	r0, [pc, #36]	; (1ea8 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1e82:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    1e86:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1e88:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1e8c:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1e90:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1e92:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1e94:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1e98:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1e9c:	f7ff fd94 	bl	19c8 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    1ea0:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1ea4:	200021c0 	.word	0x200021c0
    ldr r0, =z_interrupt_stacks
    1ea8:	20002340 	.word	0x20002340

00001eac <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1eac:	4907      	ldr	r1, [pc, #28]	; (1ecc <z_arm_clear_arm_mpu_config+0x20>)
    1eae:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    1eb2:	2300      	movs	r3, #0
	int num_regions =
    1eb4:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    1eb8:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    1eba:	4293      	cmp	r3, r2
    1ebc:	d100      	bne.n	1ec0 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    1ebe:	4770      	bx	lr
  MPU->RNR = rnr;
    1ec0:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    1ec4:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    1ec8:	3301      	adds	r3, #1
    1eca:	e7f6      	b.n	1eba <z_arm_clear_arm_mpu_config+0xe>
    1ecc:	e000ed00 	.word	0xe000ed00

00001ed0 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    1ed0:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    1ed2:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1ed4:	2300      	movs	r3, #0
    1ed6:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    1eda:	f7ff ffe7 	bl	1eac <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    1ede:	4b14      	ldr	r3, [pc, #80]	; (1f30 <z_arm_init_arch_hw_at_boot+0x60>)
    1ee0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1ee4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    1ee8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    1eec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    1ef0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    1ef4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    1ef8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    1efc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    1f00:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    1f04:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    1f08:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    1f0c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    1f10:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    1f14:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    1f18:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    1f1c:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    1f20:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    1f24:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    1f26:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1f2a:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    1f2e:	bd08      	pop	{r3, pc}
    1f30:	e000e100 	.word	0xe000e100

00001f34 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    1f34:	4b08      	ldr	r3, [pc, #32]	; (1f58 <z_impl_k_thread_abort+0x24>)
    1f36:	689b      	ldr	r3, [r3, #8]
    1f38:	4283      	cmp	r3, r0
    1f3a:	d10b      	bne.n	1f54 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1f3c:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1f40:	b143      	cbz	r3, 1f54 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1f42:	4b06      	ldr	r3, [pc, #24]	; (1f5c <z_impl_k_thread_abort+0x28>)
    1f44:	685a      	ldr	r2, [r3, #4]
    1f46:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    1f4a:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    1f4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    1f4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1f52:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    1f54:	f003 bf80 	b.w	5e58 <z_thread_abort>
    1f58:	20000b24 	.word	0x20000b24
    1f5c:	e000ed00 	.word	0xe000ed00

00001f60 <arch_timing_init>:
 * @return 0
 */
static inline int z_arm_dwt_init(void)
{
	/* Enable tracing */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
    1f60:	4a10      	ldr	r2, [pc, #64]	; (1fa4 <arch_timing_init+0x44>)
	return dwt_frequency;
#endif /* CONFIG_SOC_FAMILY_NRF */
}

void arch_timing_init(void)
{
    1f62:	b508      	push	{r3, lr}
    1f64:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    1f68:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    1f6c:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
 * @return 0
 */
static inline int z_arm_dwt_init_cycle_counter(void)
{
	/* Clear and enable the cycle counter */
	DWT->CYCCNT = 0;
    1f70:	4b0d      	ldr	r3, [pc, #52]	; (1fa8 <arch_timing_init+0x48>)
    1f72:	2200      	movs	r2, #0
    1f74:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
    1f76:	681a      	ldr	r2, [r3, #0]
    1f78:	f042 0201 	orr.w	r2, r2, #1
    1f7c:	601a      	str	r2, [r3, #0]

	/* Assert that the cycle counter is indeed implemented.
	 * The field is called NOCYCCNT. So 1 means there is no cycle counter.
	 */
	__ASSERT((DWT->CTRL & DWT_CTRL_NOCYCCNT_Msk) == 0,
    1f7e:	681b      	ldr	r3, [r3, #0]
    1f80:	019b      	lsls	r3, r3, #6
    1f82:	d50e      	bpl.n	1fa2 <arch_timing_init+0x42>
    1f84:	4909      	ldr	r1, [pc, #36]	; (1fac <arch_timing_init+0x4c>)
    1f86:	4a0a      	ldr	r2, [pc, #40]	; (1fb0 <arch_timing_init+0x50>)
    1f88:	480a      	ldr	r0, [pc, #40]	; (1fb4 <arch_timing_init+0x54>)
    1f8a:	2369      	movs	r3, #105	; 0x69
    1f8c:	f004 fe75 	bl	6c7a <assert_print>
    1f90:	4809      	ldr	r0, [pc, #36]	; (1fb8 <arch_timing_init+0x58>)
    1f92:	f004 fe72 	bl	6c7a <assert_print>
	z_arm_dwt_init();
	z_arm_dwt_init_cycle_counter();
}
    1f96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    1f9a:	4805      	ldr	r0, [pc, #20]	; (1fb0 <arch_timing_init+0x50>)
    1f9c:	2169      	movs	r1, #105	; 0x69
    1f9e:	f004 be65 	b.w	6c6c <assert_post_action>
    1fa2:	bd08      	pop	{r3, pc}
    1fa4:	e000ed00 	.word	0xe000ed00
    1fa8:	e0001000 	.word	0xe0001000
    1fac:	00007ec2 	.word	0x00007ec2
    1fb0:	00007e87 	.word	0x00007e87
    1fb4:	0000795b 	.word	0x0000795b
    1fb8:	00007eff 	.word	0x00007eff

00001fbc <arch_timing_start>:
 *
 * This routine starts the cycle counter and resets its value to zero.
 */
static inline void z_arm_dwt_cycle_count_start(void)
{
	DWT->CYCCNT = 0;
    1fbc:	4b03      	ldr	r3, [pc, #12]	; (1fcc <arch_timing_start+0x10>)
    1fbe:	2200      	movs	r2, #0
    1fc0:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
    1fc2:	681a      	ldr	r2, [r3, #0]
    1fc4:	f042 0201 	orr.w	r2, r2, #1
    1fc8:	601a      	str	r2, [r3, #0]

void arch_timing_start(void)
{
	z_arm_dwt_cycle_count_start();
}
    1fca:	4770      	bx	lr
    1fcc:	e0001000 	.word	0xe0001000

00001fd0 <arch_timing_counter_get>:
	return DWT->CYCCNT;
    1fd0:	4b01      	ldr	r3, [pc, #4]	; (1fd8 <arch_timing_counter_get+0x8>)
}

timing_t arch_timing_counter_get(void)
{
	return (timing_t)z_arm_dwt_get_cycles();
}
    1fd2:	2100      	movs	r1, #0
    1fd4:	6858      	ldr	r0, [r3, #4]
    1fd6:	4770      	bx	lr
    1fd8:	e0001000 	.word	0xe0001000

00001fdc <arch_timing_freq_get_mhz>:
{
	return arch_timing_cycles_to_ns(cycles) / count;
}

uint32_t arch_timing_freq_get_mhz(void)
{
    1fdc:	b508      	push	{r3, lr}
	SystemCoreClockUpdate();
    1fde:	f001 fa11 	bl	3404 <SystemCoreClockUpdate>
	return (uint32_t)(arch_timing_freq_get() / 1000000U);
    1fe2:	4904      	ldr	r1, [pc, #16]	; (1ff4 <arch_timing_freq_get_mhz+0x18>)
    1fe4:	4a04      	ldr	r2, [pc, #16]	; (1ff8 <arch_timing_freq_get_mhz+0x1c>)
    1fe6:	6808      	ldr	r0, [r1, #0]
    1fe8:	2300      	movs	r3, #0
    1fea:	2100      	movs	r1, #0
    1fec:	f7fe f888 	bl	100 <__aeabi_uldivmod>
}
    1ff0:	bd08      	pop	{r3, pc}
    1ff2:	bf00      	nop
    1ff4:	20000054 	.word	0x20000054
    1ff8:	000f4240 	.word	0x000f4240

00001ffc <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1ffc:	4b02      	ldr	r3, [pc, #8]	; (2008 <z_arm_configure_static_mpu_regions+0xc>)
    1ffe:	4a03      	ldr	r2, [pc, #12]	; (200c <z_arm_configure_static_mpu_regions+0x10>)
    2000:	4803      	ldr	r0, [pc, #12]	; (2010 <z_arm_configure_static_mpu_regions+0x14>)
    2002:	2101      	movs	r1, #1
    2004:	f000 b86e 	b.w	20e4 <arm_core_mpu_configure_static_mpu_regions>
    2008:	20040000 	.word	0x20040000
    200c:	20000000 	.word	0x20000000
    2010:	00007664 	.word	0x00007664

00002014 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    2014:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    2016:	4b05      	ldr	r3, [pc, #20]	; (202c <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    2018:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    201a:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    201c:	4a04      	ldr	r2, [pc, #16]	; (2030 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    201e:	2120      	movs	r1, #32
    2020:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    2024:	4618      	mov	r0, r3
    2026:	2101      	movs	r1, #1
    2028:	f000 b884 	b.w	2134 <arm_core_mpu_configure_dynamic_mpu_regions>
    202c:	200009cc 	.word	0x200009cc
    2030:	150b0000 	.word	0x150b0000

00002034 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    2034:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    2036:	4f1f      	ldr	r7, [pc, #124]	; (20b4 <mpu_configure_regions+0x80>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    2038:	2600      	movs	r6, #0
    203a:	428e      	cmp	r6, r1
    203c:	db01      	blt.n	2042 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    203e:	4610      	mov	r0, r2
    2040:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    2042:	6844      	ldr	r4, [r0, #4]
    2044:	b39c      	cbz	r4, 20ae <mpu_configure_regions+0x7a>
		if (do_sanity_check &&
    2046:	b153      	cbz	r3, 205e <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    2048:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    204c:	ea14 0f0c 	tst.w	r4, ip
    2050:	d118      	bne.n	2084 <mpu_configure_regions+0x50>
		&&
    2052:	2c1f      	cmp	r4, #31
    2054:	d916      	bls.n	2084 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    2056:	6805      	ldr	r5, [r0, #0]
		&&
    2058:	ea1c 0f05 	tst.w	ip, r5
    205c:	d112      	bne.n	2084 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    205e:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    2060:	6805      	ldr	r5, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    2062:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    2066:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
    2068:	d90f      	bls.n	208a <mpu_configure_regions+0x56>
	if (size > (1UL << 31)) {
    206a:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    206e:	d80e      	bhi.n	208e <mpu_configure_regions+0x5a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    2070:	3c01      	subs	r4, #1
    2072:	fab4 f484 	clz	r4, r4
    2076:	f1c4 041f 	rsb	r4, r4, #31
    207a:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    207c:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    207e:	ea4c 0404 	orr.w	r4, ip, r4
    2082:	d906      	bls.n	2092 <mpu_configure_regions+0x5e>
			return -EINVAL;
    2084:	f06f 0215 	mvn.w	r2, #21
    2088:	e7d9      	b.n	203e <mpu_configure_regions+0xa>
		return REGION_32B;
    208a:	2408      	movs	r4, #8
    208c:	e7f6      	b.n	207c <mpu_configure_regions+0x48>
		return REGION_4G;
    208e:	243e      	movs	r4, #62	; 0x3e
    2090:	e7f4      	b.n	207c <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2092:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    2096:	4315      	orrs	r5, r2
    2098:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    209c:	f044 0401 	orr.w	r4, r4, #1
    20a0:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    20a4:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
		reg_index++;
    20a8:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    20aa:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
    20ae:	3601      	adds	r6, #1
    20b0:	300c      	adds	r0, #12
    20b2:	e7c2      	b.n	203a <mpu_configure_regions+0x6>
    20b4:	e000ed00 	.word	0xe000ed00

000020b8 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    20b8:	4b04      	ldr	r3, [pc, #16]	; (20cc <arm_core_mpu_enable+0x14>)
    20ba:	2205      	movs	r2, #5
    20bc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    20c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    20c4:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    20c8:	4770      	bx	lr
    20ca:	bf00      	nop
    20cc:	e000ed00 	.word	0xe000ed00

000020d0 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    20d0:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    20d4:	4b02      	ldr	r3, [pc, #8]	; (20e0 <arm_core_mpu_disable+0x10>)
    20d6:	2200      	movs	r2, #0
    20d8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    20dc:	4770      	bx	lr
    20de:	bf00      	nop
    20e0:	e000ed00 	.word	0xe000ed00

000020e4 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    20e4:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    20e6:	4d0e      	ldr	r5, [pc, #56]	; (2120 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    20e8:	2301      	movs	r3, #1
    20ea:	782a      	ldrb	r2, [r5, #0]
    20ec:	f7ff ffa2 	bl	2034 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    20f0:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    20f2:	3016      	adds	r0, #22
{
    20f4:	460c      	mov	r4, r1
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    20f6:	d111      	bne.n	211c <arm_core_mpu_configure_static_mpu_regions+0x38>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    20f8:	f240 1311 	movw	r3, #273	; 0x111
    20fc:	4a09      	ldr	r2, [pc, #36]	; (2124 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    20fe:	490a      	ldr	r1, [pc, #40]	; (2128 <arm_core_mpu_configure_static_mpu_regions+0x44>)
    2100:	480a      	ldr	r0, [pc, #40]	; (212c <arm_core_mpu_configure_static_mpu_regions+0x48>)
    2102:	f004 fdba 	bl	6c7a <assert_print>
    2106:	4621      	mov	r1, r4
    2108:	4809      	ldr	r0, [pc, #36]	; (2130 <arm_core_mpu_configure_static_mpu_regions+0x4c>)
    210a:	f004 fdb6 	bl	6c7a <assert_print>
			regions_num);
	}
}
    210e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    2112:	4804      	ldr	r0, [pc, #16]	; (2124 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    2114:	f240 1111 	movw	r1, #273	; 0x111
    2118:	f004 bda8 	b.w	6c6c <assert_post_action>
}
    211c:	bd38      	pop	{r3, r4, r5, pc}
    211e:	bf00      	nop
    2120:	20000d44 	.word	0x20000d44
    2124:	00007f45 	.word	0x00007f45
    2128:	00007efd 	.word	0x00007efd
    212c:	0000795b 	.word	0x0000795b
    2130:	00007f7c 	.word	0x00007f7c

00002134 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    2134:	b510      	push	{r4, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    2136:	4a12      	ldr	r2, [pc, #72]	; (2180 <arm_core_mpu_configure_dynamic_mpu_regions+0x4c>)
    2138:	2300      	movs	r3, #0
    213a:	7812      	ldrb	r2, [r2, #0]
    213c:	f7ff ff7a 	bl	2034 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    2140:	f110 0f16 	cmn.w	r0, #22
    2144:	460c      	mov	r4, r1
    2146:	d009      	beq.n	215c <arm_core_mpu_configure_dynamic_mpu_regions+0x28>
  MPU->RNR = rnr;
    2148:	4a0e      	ldr	r2, [pc, #56]	; (2184 <arm_core_mpu_configure_dynamic_mpu_regions+0x50>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    214a:	2807      	cmp	r0, #7
    214c:	dd00      	ble.n	2150 <arm_core_mpu_configure_dynamic_mpu_regions+0x1c>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    214e:	bd10      	pop	{r4, pc}
    2150:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    2154:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    2158:	3001      	adds	r0, #1
    215a:	e7f6      	b.n	214a <arm_core_mpu_configure_dynamic_mpu_regions+0x16>
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    215c:	4a0a      	ldr	r2, [pc, #40]	; (2188 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    215e:	490b      	ldr	r1, [pc, #44]	; (218c <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    2160:	480b      	ldr	r0, [pc, #44]	; (2190 <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    2162:	f44f 7398 	mov.w	r3, #304	; 0x130
    2166:	f004 fd88 	bl	6c7a <assert_print>
    216a:	4621      	mov	r1, r4
    216c:	4809      	ldr	r0, [pc, #36]	; (2194 <arm_core_mpu_configure_dynamic_mpu_regions+0x60>)
    216e:	f004 fd84 	bl	6c7a <assert_print>
}
    2172:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    2176:	4804      	ldr	r0, [pc, #16]	; (2188 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    2178:	f44f 7198 	mov.w	r1, #304	; 0x130
    217c:	f004 bd76 	b.w	6c6c <assert_post_action>
    2180:	20000d44 	.word	0x20000d44
    2184:	e000ed00 	.word	0xe000ed00
    2188:	00007f45 	.word	0x00007f45
    218c:	00007efd 	.word	0x00007efd
    2190:	0000795b 	.word	0x0000795b
    2194:	00007fa8 	.word	0x00007fa8

00002198 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    2198:	4927      	ldr	r1, [pc, #156]	; (2238 <z_arm_mpu_init+0xa0>)
{
    219a:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    219c:	680c      	ldr	r4, [r1, #0]
    219e:	2c08      	cmp	r4, #8
    21a0:	d913      	bls.n	21ca <z_arm_mpu_init+0x32>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    21a2:	f44f 73a4 	mov.w	r3, #328	; 0x148
    21a6:	4a25      	ldr	r2, [pc, #148]	; (223c <z_arm_mpu_init+0xa4>)
    21a8:	4925      	ldr	r1, [pc, #148]	; (2240 <z_arm_mpu_init+0xa8>)
    21aa:	4826      	ldr	r0, [pc, #152]	; (2244 <z_arm_mpu_init+0xac>)
    21ac:	f004 fd65 	bl	6c7a <assert_print>
    21b0:	4825      	ldr	r0, [pc, #148]	; (2248 <z_arm_mpu_init+0xb0>)
    21b2:	2208      	movs	r2, #8
    21b4:	4621      	mov	r1, r4
    21b6:	f004 fd60 	bl	6c7a <assert_print>
    21ba:	4820      	ldr	r0, [pc, #128]	; (223c <z_arm_mpu_init+0xa4>)
    21bc:	f44f 71a4 	mov.w	r1, #328	; 0x148
    21c0:	f004 fd54 	bl	6c6c <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    21c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    21c8:	bd10      	pop	{r4, pc}
	arm_core_mpu_disable();
    21ca:	f7ff ff81 	bl	20d0 <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    21ce:	6848      	ldr	r0, [r1, #4]
    21d0:	491e      	ldr	r1, [pc, #120]	; (224c <z_arm_mpu_init+0xb4>)
    21d2:	2200      	movs	r2, #0
    21d4:	4294      	cmp	r4, r2
    21d6:	f100 000c 	add.w	r0, r0, #12
    21da:	d11a      	bne.n	2212 <z_arm_mpu_init+0x7a>
	static_regions_num = mpu_config.num_regions;
    21dc:	4b1c      	ldr	r3, [pc, #112]	; (2250 <z_arm_mpu_init+0xb8>)
    21de:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    21e0:	f7ff ff6a 	bl	20b8 <arm_core_mpu_enable>
	__ASSERT(
    21e4:	f8d1 3090 	ldr.w	r3, [r1, #144]	; 0x90
    21e8:	f3c3 2307 	ubfx	r3, r3, #8, #8
    21ec:	2b08      	cmp	r3, #8
    21ee:	d00e      	beq.n	220e <z_arm_mpu_init+0x76>
    21f0:	4918      	ldr	r1, [pc, #96]	; (2254 <z_arm_mpu_init+0xbc>)
    21f2:	4a12      	ldr	r2, [pc, #72]	; (223c <z_arm_mpu_init+0xa4>)
    21f4:	4813      	ldr	r0, [pc, #76]	; (2244 <z_arm_mpu_init+0xac>)
    21f6:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    21fa:	f004 fd3e 	bl	6c7a <assert_print>
    21fe:	4816      	ldr	r0, [pc, #88]	; (2258 <z_arm_mpu_init+0xc0>)
    2200:	f004 fd3b 	bl	6c7a <assert_print>
    2204:	480d      	ldr	r0, [pc, #52]	; (223c <z_arm_mpu_init+0xa4>)
    2206:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    220a:	f004 fd2f 	bl	6c6c <assert_post_action>
	return 0;
    220e:	2000      	movs	r0, #0
    2210:	e7da      	b.n	21c8 <z_arm_mpu_init+0x30>
    2212:	f8c1 2098 	str.w	r2, [r1, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2216:	f850 3c0c 	ldr.w	r3, [r0, #-12]
    221a:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    221e:	4313      	orrs	r3, r2
    2220:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2224:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2228:	f850 3c04 	ldr.w	r3, [r0, #-4]
    222c:	f043 0301 	orr.w	r3, r3, #1
    2230:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2234:	3201      	adds	r2, #1
    2236:	e7cd      	b.n	21d4 <z_arm_mpu_init+0x3c>
    2238:	00007670 	.word	0x00007670
    223c:	00007f45 	.word	0x00007f45
    2240:	00007efd 	.word	0x00007efd
    2244:	0000795b 	.word	0x0000795b
    2248:	00007fd5 	.word	0x00007fd5
    224c:	e000ed00 	.word	0xe000ed00
    2250:	20000d44 	.word	0x20000d44
    2254:	00008009 	.word	0x00008009
    2258:	00008059 	.word	0x00008059

0000225c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    225c:	4b01      	ldr	r3, [pc, #4]	; (2264 <__stdout_hook_install+0x8>)
    225e:	6018      	str	r0, [r3, #0]
}
    2260:	4770      	bx	lr
    2262:	bf00      	nop
    2264:	20000028 	.word	0x20000028

00002268 <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    2268:	b510      	push	{r4, lr}
	__asm__ volatile(
    226a:	f04f 0320 	mov.w	r3, #32
    226e:	f3ef 8011 	mrs	r0, BASEPRI
    2272:	f383 8812 	msr	BASEPRI_MAX, r3
    2276:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    227a:	4a11      	ldr	r2, [pc, #68]	; (22c0 <nordicsemi_nrf52_init+0x58>)
    227c:	2301      	movs	r3, #1
    227e:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    2282:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2286:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    228a:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    228e:	f8d1 4130 	ldr.w	r4, [r1, #304]	; 0x130
    2292:	2c08      	cmp	r4, #8
    2294:	d108      	bne.n	22a8 <nordicsemi_nrf52_init+0x40>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2296:	f8d1 1134 	ldr.w	r1, [r1, #308]	; 0x134
            {
                switch(var2)
    229a:	2905      	cmp	r1, #5
    229c:	d804      	bhi.n	22a8 <nordicsemi_nrf52_init+0x40>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    229e:	4c09      	ldr	r4, [pc, #36]	; (22c4 <nordicsemi_nrf52_init+0x5c>)
    22a0:	5c61      	ldrb	r1, [r4, r1]
    22a2:	b109      	cbz	r1, 22a8 <nordicsemi_nrf52_init+0x40>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    22a4:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    22a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    22ac:	2201      	movs	r2, #1
    22ae:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    22b2:	f380 8811 	msr	BASEPRI, r0
    22b6:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    22ba:	2000      	movs	r0, #0
    22bc:	bd10      	pop	{r4, pc}
    22be:	bf00      	nop
    22c0:	4001e000 	.word	0x4001e000
    22c4:	00008089 	.word	0x00008089

000022c8 <sys_arch_reboot>:
    *p_gpregret = val;
    22c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    22cc:	b2c0      	uxtb	r0, r0
    22ce:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    22d2:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    22d6:	4905      	ldr	r1, [pc, #20]	; (22ec <sys_arch_reboot+0x24>)
    22d8:	4b05      	ldr	r3, [pc, #20]	; (22f0 <sys_arch_reboot+0x28>)
    22da:	68ca      	ldr	r2, [r1, #12]
    22dc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    22e0:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    22e2:	60cb      	str	r3, [r1, #12]
    22e4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    22e8:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    22ea:	e7fd      	b.n	22e8 <sys_arch_reboot+0x20>
    22ec:	e000ed00 	.word	0xe000ed00
    22f0:	05fa0004 	.word	0x05fa0004

000022f4 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    22f4:	b120      	cbz	r0, 2300 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    22f6:	4b03      	ldr	r3, [pc, #12]	; (2304 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    22f8:	0180      	lsls	r0, r0, #6
    22fa:	f043 0301 	orr.w	r3, r3, #1
    22fe:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    2300:	4770      	bx	lr
    2302:	bf00      	nop
    2304:	00007630 	.word	0x00007630

00002308 <timing_init>:

static bool has_inited;
static atomic_val_t started_ref;

void timing_init(void)
{
    2308:	b510      	push	{r4, lr}
	if (has_inited) {
    230a:	4c04      	ldr	r4, [pc, #16]	; (231c <timing_init+0x14>)
    230c:	7823      	ldrb	r3, [r4, #0]
    230e:	b91b      	cbnz	r3, 2318 <timing_init+0x10>
#if defined(CONFIG_BOARD_HAS_TIMING_FUNCTIONS)
	board_timing_init();
#elif defined(CONFIG_SOC_HAS_TIMING_FUNCTIONS)
	soc_timing_init();
#else
	arch_timing_init();
    2310:	f7ff fe26 	bl	1f60 <arch_timing_init>
#endif

	has_inited = true;
    2314:	2301      	movs	r3, #1
    2316:	7023      	strb	r3, [r4, #0]
}
    2318:	bd10      	pop	{r4, pc}
    231a:	bf00      	nop
    231c:	20000d45 	.word	0x20000d45

00002320 <timing_start>:
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    2320:	4b07      	ldr	r3, [pc, #28]	; (2340 <timing_start+0x20>)
    2322:	f3bf 8f5b 	dmb	ish
    2326:	e853 2f00 	ldrex	r2, [r3]
    232a:	1c51      	adds	r1, r2, #1
    232c:	e843 1000 	strex	r0, r1, [r3]
    2330:	2800      	cmp	r0, #0
    2332:	d1f8      	bne.n	2326 <timing_start+0x6>
    2334:	f3bf 8f5b 	dmb	ish

void timing_start(void)
{
	if (atomic_inc(&started_ref) != 0) {
    2338:	b90a      	cbnz	r2, 233e <timing_start+0x1e>
#if defined(CONFIG_BOARD_HAS_TIMING_FUNCTIONS)
	board_timing_start();
#elif defined(CONFIG_SOC_HAS_TIMING_FUNCTIONS)
	soc_timing_start();
#else
	arch_timing_start();
    233a:	f7ff be3f 	b.w	1fbc <arch_timing_start>
#endif
}
    233e:	4770      	bx	lr
    2340:	200009d8 	.word	0x200009d8

00002344 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2344:	b537      	push	{r0, r1, r2, r4, r5, lr}
    2346:	460c      	mov	r4, r1
	size_t offset = (size_t)(mgr - data->mgr);
    2348:	490a      	ldr	r1, [pc, #40]	; (2374 <onoff_start+0x30>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    234a:	4a0b      	ldr	r2, [pc, #44]	; (2378 <onoff_start+0x34>)
	size_t offset = (size_t)(mgr - data->mgr);
    234c:	1a41      	subs	r1, r0, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    234e:	2340      	movs	r3, #64	; 0x40
    2350:	9300      	str	r3, [sp, #0]
    2352:	1149      	asrs	r1, r1, #5
{
    2354:	4605      	mov	r5, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2356:	4623      	mov	r3, r4
    2358:	4808      	ldr	r0, [pc, #32]	; (237c <onoff_start+0x38>)
    235a:	f004 fd20 	bl	6d9e <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    235e:	1e01      	subs	r1, r0, #0
    2360:	da05      	bge.n	236e <onoff_start+0x2a>
		notify(mgr, err);
    2362:	4628      	mov	r0, r5
    2364:	4623      	mov	r3, r4
	}
}
    2366:	b003      	add	sp, #12
    2368:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		notify(mgr, err);
    236c:	4718      	bx	r3
}
    236e:	b003      	add	sp, #12
    2370:	bd30      	pop	{r4, r5, pc}
    2372:	bf00      	nop
    2374:	200009ec 	.word	0x200009ec
    2378:	00006e0f 	.word	0x00006e0f
    237c:	00007418 	.word	0x00007418

00002380 <get_status>:
{
    2380:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2382:	b2cc      	uxtb	r4, r1
    2384:	2c01      	cmp	r4, #1
{
    2386:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2388:	d909      	bls.n	239e <get_status+0x1e>
    238a:	4909      	ldr	r1, [pc, #36]	; (23b0 <get_status+0x30>)
    238c:	4809      	ldr	r0, [pc, #36]	; (23b4 <get_status+0x34>)
    238e:	4a0a      	ldr	r2, [pc, #40]	; (23b8 <get_status+0x38>)
    2390:	2379      	movs	r3, #121	; 0x79
    2392:	f004 fc72 	bl	6c7a <assert_print>
    2396:	4808      	ldr	r0, [pc, #32]	; (23b8 <get_status+0x38>)
    2398:	2179      	movs	r1, #121	; 0x79
    239a:	f004 fc67 	bl	6c6c <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    239e:	6929      	ldr	r1, [r5, #16]
    23a0:	230c      	movs	r3, #12
    23a2:	fb04 1403 	mla	r4, r4, r3, r1
    23a6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
}
    23a8:	f000 0007 	and.w	r0, r0, #7
    23ac:	bd38      	pop	{r3, r4, r5, pc}
    23ae:	bf00      	nop
    23b0:	000080cc 	.word	0x000080cc
    23b4:	0000795b 	.word	0x0000795b
    23b8:	0000808f 	.word	0x0000808f

000023bc <stop>:
{
    23bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    23be:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    23c0:	2c01      	cmp	r4, #1
	struct nrf_clock_control_data *data = dev->data;
    23c2:	6906      	ldr	r6, [r0, #16]
{
    23c4:	4605      	mov	r5, r0
    23c6:	4617      	mov	r7, r2
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    23c8:	d90b      	bls.n	23e2 <stop+0x26>
    23ca:	4918      	ldr	r1, [pc, #96]	; (242c <stop+0x70>)
    23cc:	4818      	ldr	r0, [pc, #96]	; (2430 <stop+0x74>)
    23ce:	4a19      	ldr	r2, [pc, #100]	; (2434 <stop+0x78>)
    23d0:	f240 134d 	movw	r3, #333	; 0x14d
    23d4:	f004 fc51 	bl	6c7a <assert_print>
    23d8:	4816      	ldr	r0, [pc, #88]	; (2434 <stop+0x78>)
    23da:	f240 114d 	movw	r1, #333	; 0x14d
    23de:	f004 fc45 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    23e2:	f04f 0320 	mov.w	r3, #32
    23e6:	f3ef 8111 	mrs	r1, BASEPRI
    23ea:	f383 8812 	msr	BASEPRI_MAX, r3
    23ee:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    23f2:	220c      	movs	r2, #12
    23f4:	fb02 6304 	mla	r3, r2, r4, r6
    23f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    23fa:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    23fe:	d001      	beq.n	2404 <stop+0x48>
    2400:	429f      	cmp	r7, r3
    2402:	d110      	bne.n	2426 <stop+0x6a>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    2404:	fb02 6604 	mla	r6, r2, r4, r6
    2408:	2301      	movs	r3, #1
    240a:	64b3      	str	r3, [r6, #72]	; 0x48
	int err = 0;
    240c:	2000      	movs	r0, #0
	__asm__ volatile(
    240e:	f381 8811 	msr	BASEPRI, r1
    2412:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    2416:	b928      	cbnz	r0, 2424 <stop+0x68>
	get_sub_config(dev, type)->stop();
    2418:	6869      	ldr	r1, [r5, #4]
    241a:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    241e:	6863      	ldr	r3, [r4, #4]
    2420:	4798      	blx	r3
	return 0;
    2422:	2000      	movs	r0, #0
}
    2424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    2426:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    242a:	e7f0      	b.n	240e <stop+0x52>
    242c:	000080cc 	.word	0x000080cc
    2430:	0000795b 	.word	0x0000795b
    2434:	0000808f 	.word	0x0000808f

00002438 <onoff_stop>:
{
    2438:	b570      	push	{r4, r5, r6, lr}
    243a:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    243c:	4906      	ldr	r1, [pc, #24]	; (2458 <onoff_stop+0x20>)
    243e:	1a41      	subs	r1, r0, r1
{
    2440:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2442:	1149      	asrs	r1, r1, #5
    2444:	4805      	ldr	r0, [pc, #20]	; (245c <onoff_stop+0x24>)
    2446:	2240      	movs	r2, #64	; 0x40
    2448:	f7ff ffb8 	bl	23bc <stop>
	notify(mgr, res);
    244c:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    244e:	4601      	mov	r1, r0
	notify(mgr, res);
    2450:	4620      	mov	r0, r4
}
    2452:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    2456:	4718      	bx	r3
    2458:	200009ec 	.word	0x200009ec
    245c:	00007418 	.word	0x00007418

00002460 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2460:	2200      	movs	r2, #0
{
    2462:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2464:	2101      	movs	r1, #1
{
    2466:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2468:	4610      	mov	r0, r2
    246a:	f7ff fa75 	bl	1958 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    246e:	480f      	ldr	r0, [pc, #60]	; (24ac <clk_init+0x4c>)
    2470:	f001 f974 	bl	375c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    2474:	4b0e      	ldr	r3, [pc, #56]	; (24b0 <clk_init+0x50>)
    2476:	4298      	cmp	r0, r3
    2478:	d115      	bne.n	24a6 <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    247a:	f001 f995 	bl	37a8 <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    247e:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    2480:	490c      	ldr	r1, [pc, #48]	; (24b4 <clk_init+0x54>)
    2482:	4630      	mov	r0, r6
    2484:	f004 fb4d 	bl	6b22 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    2488:	2800      	cmp	r0, #0
    248a:	db0b      	blt.n	24a4 <clk_init+0x44>
	struct nrf_clock_control_data *data = dev->data;
    248c:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    248e:	4909      	ldr	r1, [pc, #36]	; (24b4 <clk_init+0x54>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    2490:	2501      	movs	r5, #1
    2492:	64b5      	str	r5, [r6, #72]	; 0x48
		err = onoff_manager_init(get_onoff_manager(dev, i),
    2494:	f104 0020 	add.w	r0, r4, #32
    2498:	f004 fb43 	bl	6b22 <onoff_manager_init>
		if (err < 0) {
    249c:	2800      	cmp	r0, #0
    249e:	db01      	blt.n	24a4 <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    24a0:	6565      	str	r5, [r4, #84]	; 0x54
	}

	return 0;
    24a2:	2000      	movs	r0, #0
}
    24a4:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    24a6:	f06f 0004 	mvn.w	r0, #4
    24aa:	e7fb      	b.n	24a4 <clk_init+0x44>
    24ac:	000024ed 	.word	0x000024ed
    24b0:	0bad0000 	.word	0x0bad0000
    24b4:	000076b8 	.word	0x000076b8

000024b8 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    24b8:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    24ba:	230c      	movs	r3, #12
    24bc:	4809      	ldr	r0, [pc, #36]	; (24e4 <clkstarted_handle.constprop.0+0x2c>)
    24be:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    24c0:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    24c2:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    24c4:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	sub_data->cb = NULL;
    24c8:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    24ca:	3348      	adds	r3, #72	; 0x48
	sub_data->cb = NULL;
    24cc:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    24ce:	4418      	add	r0, r3
    24d0:	f004 fc52 	bl	6d78 <set_on_state>
	if (callback) {
    24d4:	b12d      	cbz	r5, 24e2 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    24d6:	4632      	mov	r2, r6
    24d8:	462b      	mov	r3, r5
    24da:	4803      	ldr	r0, [pc, #12]	; (24e8 <clkstarted_handle.constprop.0+0x30>)
}
    24dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    24e0:	4718      	bx	r3
}
    24e2:	bd70      	pop	{r4, r5, r6, pc}
    24e4:	200009ec 	.word	0x200009ec
    24e8:	00007418 	.word	0x00007418

000024ec <clock_event_handler>:
	switch (event) {
    24ec:	2801      	cmp	r0, #1
{
    24ee:	b508      	push	{r3, lr}
	switch (event) {
    24f0:	d006      	beq.n	2500 <clock_event_handler+0x14>
    24f2:	2803      	cmp	r0, #3
    24f4:	d008      	beq.n	2508 <clock_event_handler+0x1c>
    24f6:	b9a8      	cbnz	r0, 2524 <clock_event_handler+0x38>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    24f8:	4b10      	ldr	r3, [pc, #64]	; (253c <clock_event_handler+0x50>)
    24fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    24fc:	075b      	lsls	r3, r3, #29
    24fe:	d11b      	bne.n	2538 <clock_event_handler+0x4c>
}
    2500:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    2504:	f7ff bfd8 	b.w	24b8 <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    2508:	490d      	ldr	r1, [pc, #52]	; (2540 <clock_event_handler+0x54>)
    250a:	4a0e      	ldr	r2, [pc, #56]	; (2544 <clock_event_handler+0x58>)
    250c:	480e      	ldr	r0, [pc, #56]	; (2548 <clock_event_handler+0x5c>)
    250e:	f240 235e 	movw	r3, #606	; 0x25e
    2512:	f004 fbb2 	bl	6c7a <assert_print>
    2516:	f240 215e 	movw	r1, #606	; 0x25e
}
    251a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    251e:	4809      	ldr	r0, [pc, #36]	; (2544 <clock_event_handler+0x58>)
    2520:	f004 bba4 	b.w	6c6c <assert_post_action>
    2524:	4906      	ldr	r1, [pc, #24]	; (2540 <clock_event_handler+0x54>)
    2526:	4a07      	ldr	r2, [pc, #28]	; (2544 <clock_event_handler+0x58>)
    2528:	4807      	ldr	r0, [pc, #28]	; (2548 <clock_event_handler+0x5c>)
    252a:	f240 2362 	movw	r3, #610	; 0x262
    252e:	f004 fba4 	bl	6c7a <assert_print>
    2532:	f240 2162 	movw	r1, #610	; 0x262
    2536:	e7f0      	b.n	251a <clock_event_handler+0x2e>
}
    2538:	bd08      	pop	{r3, pc}
    253a:	bf00      	nop
    253c:	200009ec 	.word	0x200009ec
    2540:	00007efd 	.word	0x00007efd
    2544:	0000808f 	.word	0x0000808f
    2548:	0000795b 	.word	0x0000795b

0000254c <generic_hfclk_start>:
{
    254c:	b508      	push	{r3, lr}
	__asm__ volatile(
    254e:	f04f 0320 	mov.w	r3, #32
    2552:	f3ef 8111 	mrs	r1, BASEPRI
    2556:	f383 8812 	msr	BASEPRI_MAX, r3
    255a:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    255e:	4a12      	ldr	r2, [pc, #72]	; (25a8 <generic_hfclk_start+0x5c>)
    2560:	6813      	ldr	r3, [r2, #0]
    2562:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    2566:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    256a:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    256c:	d00c      	beq.n	2588 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    256e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2572:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2576:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    257a:	f013 0301 	ands.w	r3, r3, #1
    257e:	d003      	beq.n	2588 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    2580:	480a      	ldr	r0, [pc, #40]	; (25ac <generic_hfclk_start+0x60>)
    2582:	f004 fbf9 	bl	6d78 <set_on_state>
			already_started = true;
    2586:	2301      	movs	r3, #1
	__asm__ volatile(
    2588:	f381 8811 	msr	BASEPRI, r1
    258c:	f3bf 8f6f 	isb	sy
	if (already_started) {
    2590:	b123      	cbz	r3, 259c <generic_hfclk_start+0x50>
}
    2592:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    2596:	2000      	movs	r0, #0
    2598:	f7ff bf8e 	b.w	24b8 <clkstarted_handle.constprop.0>
}
    259c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    25a0:	2001      	movs	r0, #1
    25a2:	f001 b925 	b.w	37f0 <nrfx_clock_start>
    25a6:	bf00      	nop
    25a8:	20000a44 	.word	0x20000a44
    25ac:	20000a34 	.word	0x20000a34

000025b0 <api_blocking_start>:
{
    25b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    25b2:	2200      	movs	r2, #0
    25b4:	2301      	movs	r3, #1
    25b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    25ba:	4a09      	ldr	r2, [pc, #36]	; (25e0 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    25bc:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    25c0:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    25c2:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    25c6:	f004 fc1b 	bl	6e00 <api_start>
	if (err < 0) {
    25ca:	2800      	cmp	r0, #0
    25cc:	db05      	blt.n	25da <api_blocking_start+0x2a>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    25ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    25d2:	2300      	movs	r3, #0
    25d4:	4668      	mov	r0, sp
    25d6:	f002 fbad 	bl	4d34 <z_impl_k_sem_take>
}
    25da:	b005      	add	sp, #20
    25dc:	f85d fb04 	ldr.w	pc, [sp], #4
    25e0:	00006e2d 	.word	0x00006e2d

000025e4 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    25e4:	4b09      	ldr	r3, [pc, #36]	; (260c <generic_hfclk_stop+0x28>)
    25e6:	f3bf 8f5b 	dmb	ish
    25ea:	e853 2f00 	ldrex	r2, [r3]
    25ee:	f022 0102 	bic.w	r1, r2, #2
    25f2:	e843 1000 	strex	r0, r1, [r3]
    25f6:	2800      	cmp	r0, #0
    25f8:	d1f7      	bne.n	25ea <generic_hfclk_stop+0x6>
    25fa:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    25fe:	07d3      	lsls	r3, r2, #31
    2600:	d402      	bmi.n	2608 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    2602:	2001      	movs	r0, #1
    2604:	f001 b958 	b.w	38b8 <nrfx_clock_stop>
}
    2608:	4770      	bx	lr
    260a:	bf00      	nop
    260c:	20000a44 	.word	0x20000a44

00002610 <z_nrf_clock_control_lf_on>:
{
    2610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2614:	4947      	ldr	r1, [pc, #284]	; (2734 <z_nrf_clock_control_lf_on+0x124>)
    2616:	f3bf 8f5b 	dmb	ish
    261a:	4606      	mov	r6, r0
    261c:	2201      	movs	r2, #1
    261e:	e851 3f00 	ldrex	r3, [r1]
    2622:	e841 2000 	strex	r0, r2, [r1]
    2626:	2800      	cmp	r0, #0
    2628:	d1f9      	bne.n	261e <z_nrf_clock_control_lf_on+0xe>
    262a:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    262e:	b9a3      	cbnz	r3, 265a <z_nrf_clock_control_lf_on+0x4a>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    2630:	4941      	ldr	r1, [pc, #260]	; (2738 <z_nrf_clock_control_lf_on+0x128>)
		err = onoff_request(mgr, &cli);
    2632:	4842      	ldr	r0, [pc, #264]	; (273c <z_nrf_clock_control_lf_on+0x12c>)
    2634:	604b      	str	r3, [r1, #4]
    2636:	60cb      	str	r3, [r1, #12]
    2638:	608a      	str	r2, [r1, #8]
    263a:	f7fe f9ef 	bl	a1c <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    263e:	2800      	cmp	r0, #0
    2640:	da0b      	bge.n	265a <z_nrf_clock_control_lf_on+0x4a>
    2642:	493f      	ldr	r1, [pc, #252]	; (2740 <z_nrf_clock_control_lf_on+0x130>)
    2644:	483f      	ldr	r0, [pc, #252]	; (2744 <z_nrf_clock_control_lf_on+0x134>)
    2646:	4a40      	ldr	r2, [pc, #256]	; (2748 <z_nrf_clock_control_lf_on+0x138>)
    2648:	f44f 7308 	mov.w	r3, #544	; 0x220
    264c:	f004 fb15 	bl	6c7a <assert_print>
    2650:	483d      	ldr	r0, [pc, #244]	; (2748 <z_nrf_clock_control_lf_on+0x138>)
    2652:	f44f 7108 	mov.w	r1, #544	; 0x220
    2656:	f004 fb09 	bl	6c6c <assert_post_action>
	switch (start_mode) {
    265a:	b396      	cbz	r6, 26c2 <z_nrf_clock_control_lf_on+0xb2>
    265c:	1e73      	subs	r3, r6, #1
    265e:	2b01      	cmp	r3, #1
    2660:	d853      	bhi.n	270a <z_nrf_clock_control_lf_on+0xfa>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    2662:	2e01      	cmp	r6, #1
    2664:	d107      	bne.n	2676 <z_nrf_clock_control_lf_on+0x66>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    2666:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    266a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    266e:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    2672:	2b01      	cmp	r3, #1
    2674:	d025      	beq.n	26c2 <z_nrf_clock_control_lf_on+0xb2>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2676:	f004 fe4a 	bl	730e <k_is_in_isr>
    267a:	4604      	mov	r4, r0
    267c:	b918      	cbnz	r0, 2686 <z_nrf_clock_control_lf_on+0x76>
	return !z_sys_post_kernel;
    267e:	4b33      	ldr	r3, [pc, #204]	; (274c <z_nrf_clock_control_lf_on+0x13c>)
	int key = isr_mode ? irq_lock() : 0;
    2680:	781b      	ldrb	r3, [r3, #0]
    2682:	2b00      	cmp	r3, #0
    2684:	d14f      	bne.n	2726 <z_nrf_clock_control_lf_on+0x116>
	__asm__ volatile(
    2686:	f04f 0320 	mov.w	r3, #32
    268a:	f3ef 8711 	mrs	r7, BASEPRI
    268e:	f383 8812 	msr	BASEPRI_MAX, r3
    2692:	f3bf 8f6f 	isb	sy
    2696:	2401      	movs	r4, #1
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2698:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 2750 <z_nrf_clock_control_lf_on+0x140>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    269c:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
    26a0:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    26a4:	f8d5 2418 	ldr.w	r2, [r5, #1048]	; 0x418
    26a8:	03d2      	lsls	r2, r2, #15
    26aa:	d50c      	bpl.n	26c6 <z_nrf_clock_control_lf_on+0xb6>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    26ac:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    26b0:	2b01      	cmp	r3, #1
    26b2:	d001      	beq.n	26b8 <z_nrf_clock_control_lf_on+0xa8>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    26b4:	2e01      	cmp	r6, #1
    26b6:	d106      	bne.n	26c6 <z_nrf_clock_control_lf_on+0xb6>
	if (isr_mode) {
    26b8:	b30c      	cbz	r4, 26fe <z_nrf_clock_control_lf_on+0xee>
	__asm__ volatile(
    26ba:	f387 8811 	msr	BASEPRI, r7
    26be:	f3bf 8f6f 	isb	sy
}
    26c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    26c6:	b1ac      	cbz	r4, 26f4 <z_nrf_clock_control_lf_on+0xe4>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    26c8:	4638      	mov	r0, r7
    26ca:	f7ff f91d 	bl	1908 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    26ce:	f8d5 3518 	ldr.w	r3, [r5, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    26d2:	2b00      	cmp	r3, #0
    26d4:	d1e4      	bne.n	26a0 <z_nrf_clock_control_lf_on+0x90>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    26d6:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    26da:	2a00      	cmp	r2, #0
    26dc:	d0e0      	beq.n	26a0 <z_nrf_clock_control_lf_on+0x90>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    26de:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    26e2:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    26e6:	2301      	movs	r3, #1
    26e8:	f8c5 3518 	str.w	r3, [r5, #1304]	; 0x518
    26ec:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    26f0:	60ab      	str	r3, [r5, #8]
}
    26f2:	e7d5      	b.n	26a0 <z_nrf_clock_control_lf_on+0x90>
	return z_impl_k_sleep(timeout);
    26f4:	2100      	movs	r1, #0
    26f6:	2021      	movs	r0, #33	; 0x21
    26f8:	f003 fb70 	bl	5ddc <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    26fc:	e7e7      	b.n	26ce <z_nrf_clock_control_lf_on+0xbe>
    p_reg->INTENSET = mask;
    26fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2702:	2202      	movs	r2, #2
    2704:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    2708:	e7db      	b.n	26c2 <z_nrf_clock_control_lf_on+0xb2>
		__ASSERT_NO_MSG(false);
    270a:	4912      	ldr	r1, [pc, #72]	; (2754 <z_nrf_clock_control_lf_on+0x144>)
    270c:	480d      	ldr	r0, [pc, #52]	; (2744 <z_nrf_clock_control_lf_on+0x134>)
    270e:	4a0e      	ldr	r2, [pc, #56]	; (2748 <z_nrf_clock_control_lf_on+0x138>)
    2710:	f240 2332 	movw	r3, #562	; 0x232
    2714:	f004 fab1 	bl	6c7a <assert_print>
}
    2718:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		__ASSERT_NO_MSG(false);
    271c:	480a      	ldr	r0, [pc, #40]	; (2748 <z_nrf_clock_control_lf_on+0x138>)
    271e:	f240 2132 	movw	r1, #562	; 0x232
    2722:	f004 baa3 	b.w	6c6c <assert_post_action>
    p_reg->INTENCLR = mask;
    2726:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    272a:	2202      	movs	r2, #2
    272c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    2730:	4607      	mov	r7, r0
}
    2732:	e7b1      	b.n	2698 <z_nrf_clock_control_lf_on+0x88>
    2734:	20000a48 	.word	0x20000a48
    2738:	200009dc 	.word	0x200009dc
    273c:	20000a0c 	.word	0x20000a0c
    2740:	000080f0 	.word	0x000080f0
    2744:	0000795b 	.word	0x0000795b
    2748:	0000808f 	.word	0x0000808f
    274c:	20001156 	.word	0x20001156
    2750:	e000e100 	.word	0xe000e100
    2754:	00007efd 	.word	0x00007efd

00002758 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    2758:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    275a:	4b08      	ldr	r3, [pc, #32]	; (277c <uart_console_init+0x24>)
    275c:	4808      	ldr	r0, [pc, #32]	; (2780 <uart_console_init+0x28>)
    275e:	6018      	str	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    2760:	f004 fdab 	bl	72ba <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    2764:	b138      	cbz	r0, 2776 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    2766:	4807      	ldr	r0, [pc, #28]	; (2784 <uart_console_init+0x2c>)
    2768:	f7ff fd78 	bl	225c <__stdout_hook_install>
	__printk_hook_install(console_out);
    276c:	4805      	ldr	r0, [pc, #20]	; (2784 <uart_console_init+0x2c>)
    276e:	f7fd ff21 	bl	5b4 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    2772:	2000      	movs	r0, #0
}
    2774:	bd08      	pop	{r3, pc}
		return -ENODEV;
    2776:	f06f 0012 	mvn.w	r0, #18
    277a:	e7fb      	b.n	2774 <uart_console_init+0x1c>
    277c:	20000a4c 	.word	0x20000a4c
    2780:	00007478 	.word	0x00007478
    2784:	00002789 	.word	0x00002789

00002788 <console_out>:
	if ('\n' == c) {
    2788:	280a      	cmp	r0, #10
{
    278a:	b538      	push	{r3, r4, r5, lr}
    278c:	4d07      	ldr	r5, [pc, #28]	; (27ac <console_out+0x24>)
    278e:	4604      	mov	r4, r0
	if ('\n' == c) {
    2790:	d104      	bne.n	279c <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
    2792:	6828      	ldr	r0, [r5, #0]
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    2794:	6883      	ldr	r3, [r0, #8]
    2796:	210d      	movs	r1, #13
    2798:	685b      	ldr	r3, [r3, #4]
    279a:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    279c:	6828      	ldr	r0, [r5, #0]
    279e:	6883      	ldr	r3, [r0, #8]
    27a0:	b2e1      	uxtb	r1, r4
    27a2:	685b      	ldr	r3, [r3, #4]
    27a4:	4798      	blx	r3
}
    27a6:	4620      	mov	r0, r4
    27a8:	bd38      	pop	{r3, r4, r5, pc}
    27aa:	bf00      	nop
    27ac:	20000a4c 	.word	0x20000a4c

000027b0 <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
    27b0:	b570      	push	{r4, r5, r6, lr}
	return port->data;
    27b2:	6905      	ldr	r5, [r0, #16]
{
    27b4:	4616      	mov	r6, r2
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    27b6:	460c      	mov	r4, r1
    27b8:	b961      	cbnz	r1, 27d4 <gpio_nrfx_manage_callback+0x24>
    27ba:	4922      	ldr	r1, [pc, #136]	; (2844 <gpio_nrfx_manage_callback+0x94>)
    27bc:	4a22      	ldr	r2, [pc, #136]	; (2848 <gpio_nrfx_manage_callback+0x98>)
    27be:	4823      	ldr	r0, [pc, #140]	; (284c <gpio_nrfx_manage_callback+0x9c>)
    27c0:	2324      	movs	r3, #36	; 0x24
    27c2:	f004 fa5a 	bl	6c7a <assert_print>
    27c6:	4822      	ldr	r0, [pc, #136]	; (2850 <gpio_nrfx_manage_callback+0xa0>)
    27c8:	f004 fa57 	bl	6c7a <assert_print>
    27cc:	481e      	ldr	r0, [pc, #120]	; (2848 <gpio_nrfx_manage_callback+0x98>)
    27ce:	2124      	movs	r1, #36	; 0x24
    27d0:	f004 fa4c 	bl	6c6c <assert_post_action>
	__ASSERT(callback->handler, "No callback handler!");
    27d4:	6863      	ldr	r3, [r4, #4]
    27d6:	b963      	cbnz	r3, 27f2 <gpio_nrfx_manage_callback+0x42>
    27d8:	491e      	ldr	r1, [pc, #120]	; (2854 <gpio_nrfx_manage_callback+0xa4>)
    27da:	4a1b      	ldr	r2, [pc, #108]	; (2848 <gpio_nrfx_manage_callback+0x98>)
    27dc:	481b      	ldr	r0, [pc, #108]	; (284c <gpio_nrfx_manage_callback+0x9c>)
    27de:	2325      	movs	r3, #37	; 0x25
    27e0:	f004 fa4b 	bl	6c7a <assert_print>
    27e4:	481c      	ldr	r0, [pc, #112]	; (2858 <gpio_nrfx_manage_callback+0xa8>)
    27e6:	f004 fa48 	bl	6c7a <assert_print>
    27ea:	4817      	ldr	r0, [pc, #92]	; (2848 <gpio_nrfx_manage_callback+0x98>)
    27ec:	2125      	movs	r1, #37	; 0x25
    27ee:	f004 fa3d 	bl	6c6c <assert_post_action>
	return list->head;
    27f2:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    27f4:	b15b      	cbz	r3, 280e <gpio_nrfx_manage_callback+0x5e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    27f6:	2200      	movs	r2, #0
    27f8:	429c      	cmp	r4, r3
    27fa:	d112      	bne.n	2822 <gpio_nrfx_manage_callback+0x72>
	return node->next;
    27fc:	6823      	ldr	r3, [r4, #0]
	return list->tail;
    27fe:	68a9      	ldr	r1, [r5, #8]
Z_GENLIST_REMOVE(slist, snode)
    2800:	b952      	cbnz	r2, 2818 <gpio_nrfx_manage_callback+0x68>
    2802:	42a1      	cmp	r1, r4
	list->head = node;
    2804:	606b      	str	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    2806:	d100      	bne.n	280a <gpio_nrfx_manage_callback+0x5a>
	list->tail = node;
    2808:	60ab      	str	r3, [r5, #8]
	parent->next = child;
    280a:	2300      	movs	r3, #0
    280c:	6023      	str	r3, [r4, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    280e:	b96e      	cbnz	r6, 282c <gpio_nrfx_manage_callback+0x7c>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    2810:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
				     callback, set);
}
    2812:	bd70      	pop	{r4, r5, r6, pc}
    2814:	460b      	mov	r3, r1
    2816:	e7ef      	b.n	27f8 <gpio_nrfx_manage_callback+0x48>
Z_GENLIST_REMOVE(slist, snode)
    2818:	42a1      	cmp	r1, r4
	parent->next = child;
    281a:	6013      	str	r3, [r2, #0]
	list->tail = node;
    281c:	bf08      	it	eq
    281e:	60aa      	streq	r2, [r5, #8]
}
    2820:	e7f3      	b.n	280a <gpio_nrfx_manage_callback+0x5a>
	return node->next;
    2822:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    2824:	461a      	mov	r2, r3
    2826:	2900      	cmp	r1, #0
    2828:	d1f4      	bne.n	2814 <gpio_nrfx_manage_callback+0x64>
			if (!set) {
    282a:	b13e      	cbz	r6, 283c <gpio_nrfx_manage_callback+0x8c>
Z_GENLIST_PREPEND(slist, snode)
    282c:	68a8      	ldr	r0, [r5, #8]
	parent->next = child;
    282e:	686b      	ldr	r3, [r5, #4]
    2830:	6023      	str	r3, [r4, #0]
	list->head = node;
    2832:	606c      	str	r4, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    2834:	2800      	cmp	r0, #0
    2836:	d1eb      	bne.n	2810 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    2838:	60ac      	str	r4, [r5, #8]
}
    283a:	e7ea      	b.n	2812 <gpio_nrfx_manage_callback+0x62>
				return -EINVAL;
    283c:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    2840:	e7e7      	b.n	2812 <gpio_nrfx_manage_callback+0x62>
    2842:	bf00      	nop
    2844:	0000812c 	.word	0x0000812c
    2848:	000080ff 	.word	0x000080ff
    284c:	0000795b 	.word	0x0000795b
    2850:	00008135 	.word	0x00008135
    2854:	00008144 	.word	0x00008144
    2858:	00008156 	.word	0x00008156

0000285c <gpio_nrfx_pin_interrupt_configure>:
{
    285c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	return port->config;
    285e:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2860:	7b05      	ldrb	r5, [r0, #12]
    2862:	f001 041f 	and.w	r4, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    2866:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    286a:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    286e:	f04f 0500 	mov.w	r5, #0
    2872:	d104      	bne.n	287e <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    2874:	4620      	mov	r0, r4
    2876:	f001 fb45 	bl	3f04 <nrfx_gpiote_trigger_disable>
	return 0;
    287a:	2000      	movs	r0, #0
    287c:	e054      	b.n	2928 <gpio_nrfx_pin_interrupt_configure+0xcc>
	if (mode == GPIO_INT_MODE_LEVEL) {
    287e:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    2882:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    2886:	d151      	bne.n	292c <gpio_nrfx_pin_interrupt_configure+0xd0>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    2888:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    288c:	bf0c      	ite	eq
    288e:	2304      	moveq	r3, #4
    2890:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    2892:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    2896:	6883      	ldr	r3, [r0, #8]
    2898:	fa23 f101 	lsr.w	r1, r3, r1
    289c:	f011 0101 	ands.w	r1, r1, #1
    28a0:	d155      	bne.n	294e <gpio_nrfx_pin_interrupt_configure+0xf2>
    28a2:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    28a6:	d152      	bne.n	294e <gpio_nrfx_pin_interrupt_configure+0xf2>
NRF_STATIC_INLINE bool nrf_gpio_pin_present_check(uint32_t pin_number)
{
    uint32_t port = pin_number >> 5;
    uint32_t mask = 0;

    switch (port)
    28a8:	0966      	lsrs	r6, r4, #5
    28aa:	d04a      	beq.n	2942 <gpio_nrfx_pin_interrupt_configure+0xe6>
#endif // defined(NRF52820_XXAA) && defined(DEVELOP_IN_NRF52833)
            break;
#endif
#ifdef P1_FEATURE_PINS_PRESENT
        case 1:
            mask = P1_FEATURE_PINS_PRESENT;
    28ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
    28b0:	2e01      	cmp	r6, #1
    28b2:	bf08      	it	eq
    28b4:	4619      	moveq	r1, r3
            break;
#endif
    }

    pin_number &= 0x1F;
    28b6:	f004 051f 	and.w	r5, r4, #31

    return (mask & (1UL << pin_number)) ? true : false;
    28ba:	40e9      	lsrs	r1, r5
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    28bc:	07ca      	lsls	r2, r1, #31
    28be:	d40b      	bmi.n	28d8 <gpio_nrfx_pin_interrupt_configure+0x7c>
    28c0:	492b      	ldr	r1, [pc, #172]	; (2970 <gpio_nrfx_pin_interrupt_configure+0x114>)
    28c2:	482c      	ldr	r0, [pc, #176]	; (2974 <gpio_nrfx_pin_interrupt_configure+0x118>)
    28c4:	4a2c      	ldr	r2, [pc, #176]	; (2978 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    28c6:	f240 2329 	movw	r3, #553	; 0x229
    28ca:	f004 f9d6 	bl	6c7a <assert_print>
    28ce:	482a      	ldr	r0, [pc, #168]	; (2978 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    28d0:	f240 2129 	movw	r1, #553	; 0x229
    28d4:	f004 f9ca 	bl	6c6c <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    28d8:	b16e      	cbz	r6, 28f6 <gpio_nrfx_pin_interrupt_configure+0x9a>
    28da:	2e01      	cmp	r6, #1
    28dc:	d034      	beq.n	2948 <gpio_nrfx_pin_interrupt_configure+0xec>
            NRFX_ASSERT(0);
    28de:	4927      	ldr	r1, [pc, #156]	; (297c <gpio_nrfx_pin_interrupt_configure+0x120>)
    28e0:	4824      	ldr	r0, [pc, #144]	; (2974 <gpio_nrfx_pin_interrupt_configure+0x118>)
    28e2:	4a25      	ldr	r2, [pc, #148]	; (2978 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    28e4:	f240 232e 	movw	r3, #558	; 0x22e
    28e8:	f004 f9c7 	bl	6c7a <assert_print>
    28ec:	4822      	ldr	r0, [pc, #136]	; (2978 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    28ee:	f240 212e 	movw	r1, #558	; 0x22e
    28f2:	f004 f9bb 	bl	6c6c <assert_post_action>
        case 0: return NRF_P0;
    28f6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    28fa:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    28fe:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    2902:	07db      	lsls	r3, r3, #31
    2904:	d423      	bmi.n	294e <gpio_nrfx_pin_interrupt_configure+0xf2>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    2906:	f10d 0507 	add.w	r5, sp, #7
    290a:	4629      	mov	r1, r5
    290c:	4620      	mov	r0, r4
    290e:	f001 fa1d 	bl	3d4c <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    2912:	4b1b      	ldr	r3, [pc, #108]	; (2980 <gpio_nrfx_pin_interrupt_configure+0x124>)
    2914:	4298      	cmp	r0, r3
    2916:	d119      	bne.n	294c <gpio_nrfx_pin_interrupt_configure+0xf0>
			err = nrfx_gpiote_channel_alloc(&ch);
    2918:	4628      	mov	r0, r5
    291a:	f001 fa79 	bl	3e10 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    291e:	4b19      	ldr	r3, [pc, #100]	; (2984 <gpio_nrfx_pin_interrupt_configure+0x128>)
    2920:	4298      	cmp	r0, r3
    2922:	d013      	beq.n	294c <gpio_nrfx_pin_interrupt_configure+0xf0>
				return -ENOMEM;
    2924:	f06f 000b 	mvn.w	r0, #11
}
    2928:	b004      	add	sp, #16
    292a:	bd70      	pop	{r4, r5, r6, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    292c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    2930:	d005      	beq.n	293e <gpio_nrfx_pin_interrupt_configure+0xe2>
    2932:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    2936:	bf0c      	ite	eq
    2938:	2302      	moveq	r3, #2
    293a:	2301      	movne	r3, #1
    293c:	e7a9      	b.n	2892 <gpio_nrfx_pin_interrupt_configure+0x36>
    293e:	2303      	movs	r3, #3
    2940:	e7a7      	b.n	2892 <gpio_nrfx_pin_interrupt_configure+0x36>
            mask = P0_FEATURE_PINS_PRESENT;
    2942:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    2946:	e7b6      	b.n	28b6 <gpio_nrfx_pin_interrupt_configure+0x5a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2948:	4b0f      	ldr	r3, [pc, #60]	; (2988 <gpio_nrfx_pin_interrupt_configure+0x12c>)
    294a:	e7d6      	b.n	28fa <gpio_nrfx_pin_interrupt_configure+0x9e>
		trigger_config.p_in_channel = &ch;
    294c:	9503      	str	r5, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    294e:	2300      	movs	r3, #0
    2950:	4619      	mov	r1, r3
    2952:	aa02      	add	r2, sp, #8
    2954:	4620      	mov	r0, r4
    2956:	f001 f8d1 	bl	3afc <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    295a:	4b0a      	ldr	r3, [pc, #40]	; (2984 <gpio_nrfx_pin_interrupt_configure+0x128>)
    295c:	4298      	cmp	r0, r3
    295e:	d104      	bne.n	296a <gpio_nrfx_pin_interrupt_configure+0x10e>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    2960:	2101      	movs	r1, #1
    2962:	4620      	mov	r0, r4
    2964:	f001 fa5a 	bl	3e1c <nrfx_gpiote_trigger_enable>
    2968:	e787      	b.n	287a <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EIO;
    296a:	f06f 0004 	mvn.w	r0, #4
    296e:	e7db      	b.n	2928 <gpio_nrfx_pin_interrupt_configure+0xcc>
    2970:	000081a0 	.word	0x000081a0
    2974:	0000795b 	.word	0x0000795b
    2978:	0000816d 	.word	0x0000816d
    297c:	00007efd 	.word	0x00007efd
    2980:	0bad0004 	.word	0x0bad0004
    2984:	0bad0000 	.word	0x0bad0000
    2988:	50000300 	.word	0x50000300

0000298c <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    298c:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    298e:	f001 fa2f 	bl	3df0 <nrfx_gpiote_is_init>
    2992:	4604      	mov	r4, r0
    2994:	b968      	cbnz	r0, 29b2 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    2996:	f001 fa03 	bl	3da0 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    299a:	4b08      	ldr	r3, [pc, #32]	; (29bc <gpio_nrfx_init+0x30>)
    299c:	4298      	cmp	r0, r3
    299e:	d10a      	bne.n	29b6 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    29a0:	4807      	ldr	r0, [pc, #28]	; (29c0 <gpio_nrfx_init+0x34>)
    29a2:	4621      	mov	r1, r4
    29a4:	f001 f9cc 	bl	3d40 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    29a8:	4622      	mov	r2, r4
    29aa:	2105      	movs	r1, #5
    29ac:	2006      	movs	r0, #6
    29ae:	f7fe ffd3 	bl	1958 <z_arm_irq_priority_set>
		return 0;
    29b2:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    29b4:	bd10      	pop	{r4, pc}
		return -EIO;
    29b6:	f06f 0004 	mvn.w	r0, #4
    29ba:	e7fb      	b.n	29b4 <gpio_nrfx_init+0x28>
    29bc:	0bad0000 	.word	0x0bad0000
    29c0:	000029c5 	.word	0x000029c5

000029c4 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    29c4:	0943      	lsrs	r3, r0, #5
{
    29c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    29ca:	d003      	beq.n	29d4 <nrfx_gpio_handler+0x10>
    29cc:	2b01      	cmp	r3, #1
    29ce:	d02e      	beq.n	2a2e <nrfx_gpio_handler+0x6a>
}
    29d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    29d4:	4f17      	ldr	r7, [pc, #92]	; (2a34 <nrfx_gpio_handler+0x70>)
	gpio_fire_callbacks(list, port, BIT(pin));
    29d6:	693b      	ldr	r3, [r7, #16]
    29d8:	685c      	ldr	r4, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    29da:	2c00      	cmp	r4, #0
    29dc:	d0f8      	beq.n	29d0 <nrfx_gpio_handler+0xc>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    29de:	f000 001f 	and.w	r0, r0, #31
    29e2:	2601      	movs	r6, #1
	return node->next;
    29e4:	6825      	ldr	r5, [r4, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
    29e6:	f8df 8050 	ldr.w	r8, [pc, #80]	; 2a38 <nrfx_gpio_handler+0x74>
    29ea:	f8df 9050 	ldr.w	r9, [pc, #80]	; 2a3c <nrfx_gpio_handler+0x78>
    29ee:	f8df a050 	ldr.w	sl, [pc, #80]	; 2a40 <nrfx_gpio_handler+0x7c>
    29f2:	4086      	lsls	r6, r0
		if (cb->pin_mask & pins) {
    29f4:	68a3      	ldr	r3, [r4, #8]
    29f6:	421e      	tst	r6, r3
    29f8:	d014      	beq.n	2a24 <nrfx_gpio_handler+0x60>
			__ASSERT(cb->handler, "No callback handler!");
    29fa:	6863      	ldr	r3, [r4, #4]
    29fc:	b963      	cbnz	r3, 2a18 <nrfx_gpio_handler+0x54>
    29fe:	4649      	mov	r1, r9
    2a00:	2345      	movs	r3, #69	; 0x45
    2a02:	4642      	mov	r2, r8
    2a04:	4650      	mov	r0, sl
    2a06:	f004 f938 	bl	6c7a <assert_print>
    2a0a:	480e      	ldr	r0, [pc, #56]	; (2a44 <nrfx_gpio_handler+0x80>)
    2a0c:	f004 f935 	bl	6c7a <assert_print>
    2a10:	2145      	movs	r1, #69	; 0x45
    2a12:	4640      	mov	r0, r8
    2a14:	f004 f92a 	bl	6c6c <assert_post_action>
			cb->handler(port, cb, cb->pin_mask & pins);
    2a18:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    2a1c:	4621      	mov	r1, r4
    2a1e:	4032      	ands	r2, r6
    2a20:	4638      	mov	r0, r7
    2a22:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2a24:	2d00      	cmp	r5, #0
    2a26:	d0d3      	beq.n	29d0 <nrfx_gpio_handler+0xc>
    2a28:	462c      	mov	r4, r5
    2a2a:	682d      	ldr	r5, [r5, #0]
    2a2c:	e7e2      	b.n	29f4 <nrfx_gpio_handler+0x30>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2a2e:	4f06      	ldr	r7, [pc, #24]	; (2a48 <nrfx_gpio_handler+0x84>)
    2a30:	e7d1      	b.n	29d6 <nrfx_gpio_handler+0x12>
    2a32:	bf00      	nop
    2a34:	00007430 	.word	0x00007430
    2a38:	000080ff 	.word	0x000080ff
    2a3c:	000081c3 	.word	0x000081c3
    2a40:	0000795b 	.word	0x0000795b
    2a44:	00008156 	.word	0x00008156
    2a48:	00007448 	.word	0x00007448

00002a4c <gpio_nrfx_pin_configure>:
{
    2a4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
    2a50:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2a52:	7b3b      	ldrb	r3, [r7, #12]
    2a54:	f001 051f 	and.w	r5, r1, #31
{
    2a58:	b085      	sub	sp, #20
    2a5a:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2a5c:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    2a60:	4614      	mov	r4, r2
    2a62:	b9ca      	cbnz	r2, 2a98 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    2a64:	a902      	add	r1, sp, #8
    2a66:	4628      	mov	r0, r5
    2a68:	f001 f970 	bl	3d4c <nrfx_gpiote_channel_get>
    2a6c:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    2a6e:	4628      	mov	r0, r5
    2a70:	f001 fa72 	bl	3f58 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    2a74:	4b4a      	ldr	r3, [pc, #296]	; (2ba0 <gpio_nrfx_pin_configure+0x154>)
    2a76:	4298      	cmp	r0, r3
    2a78:	d004      	beq.n	2a84 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    2a7a:	f06f 0004 	mvn.w	r0, #4
}
    2a7e:	b005      	add	sp, #20
    2a80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    2a84:	4284      	cmp	r4, r0
    2a86:	d105      	bne.n	2a94 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    2a88:	f89d 0008 	ldrb.w	r0, [sp, #8]
    2a8c:	f001 f9ba 	bl	3e04 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    2a90:	42a0      	cmp	r0, r4
    2a92:	d1f2      	bne.n	2a7a <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2a94:	2000      	movs	r0, #0
    2a96:	e7f2      	b.n	2a7e <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    2a98:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    2a9c:	f10d 0103 	add.w	r1, sp, #3
    2aa0:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    2aa2:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    2aa6:	f001 f951 	bl	3d4c <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2aaa:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    2aac:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2aae:	aa02      	add	r2, sp, #8
    2ab0:	4649      	mov	r1, r9
    2ab2:	4628      	mov	r0, r5
    2ab4:	f001 f822 	bl	3afc <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2ab8:	4b39      	ldr	r3, [pc, #228]	; (2ba0 <gpio_nrfx_pin_configure+0x154>)
    2aba:	4298      	cmp	r0, r3
    2abc:	d002      	beq.n	2ac4 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    2abe:	f06f 0015 	mvn.w	r0, #21
    2ac2:	e7dc      	b.n	2a7e <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    2ac4:	4580      	cmp	r8, r0
    2ac6:	d103      	bne.n	2ad0 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    2ac8:	f89d 0003 	ldrb.w	r0, [sp, #3]
    2acc:	f001 f99a 	bl	3e04 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    2ad0:	03a3      	lsls	r3, r4, #14
    2ad2:	d551      	bpl.n	2b78 <gpio_nrfx_pin_configure+0x12c>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    2ad4:	f240 6306 	movw	r3, #1542	; 0x606
    2ad8:	4023      	ands	r3, r4
    2ada:	f240 2206 	movw	r2, #518	; 0x206
    2ade:	4293      	cmp	r3, r2
    2ae0:	d03b      	beq.n	2b5a <gpio_nrfx_pin_configure+0x10e>
    2ae2:	d80c      	bhi.n	2afe <gpio_nrfx_pin_configure+0xb2>
    2ae4:	2b06      	cmp	r3, #6
    2ae6:	d015      	beq.n	2b14 <gpio_nrfx_pin_configure+0xc8>
    2ae8:	d804      	bhi.n	2af4 <gpio_nrfx_pin_configure+0xa8>
    2aea:	b19b      	cbz	r3, 2b14 <gpio_nrfx_pin_configure+0xc8>
    2aec:	2b02      	cmp	r3, #2
    2aee:	d1e6      	bne.n	2abe <gpio_nrfx_pin_configure+0x72>
    2af0:	2304      	movs	r3, #4
    2af2:	e00f      	b.n	2b14 <gpio_nrfx_pin_configure+0xc8>
    2af4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    2af8:	d1e1      	bne.n	2abe <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    2afa:	2301      	movs	r3, #1
    2afc:	e00a      	b.n	2b14 <gpio_nrfx_pin_configure+0xc8>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    2afe:	f240 4202 	movw	r2, #1026	; 0x402
    2b02:	4293      	cmp	r3, r2
    2b04:	d02b      	beq.n	2b5e <gpio_nrfx_pin_configure+0x112>
    2b06:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
    2b0a:	d02a      	beq.n	2b62 <gpio_nrfx_pin_configure+0x116>
    2b0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    2b10:	d1d5      	bne.n	2abe <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    2b12:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    2b14:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    2b18:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    2b1c:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    2b20:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    2b22:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    2b26:	bf54      	ite	pl
    2b28:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    2b2c:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2b2e:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    2b30:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2b34:	d517      	bpl.n	2b66 <gpio_nrfx_pin_configure+0x11a>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    2b36:	687b      	ldr	r3, [r7, #4]
    2b38:	2101      	movs	r1, #1
    2b3a:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    2b3e:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    2b42:	2200      	movs	r2, #0
    2b44:	a901      	add	r1, sp, #4
    2b46:	4628      	mov	r0, r5
    2b48:	f001 f886 	bl	3c58 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2b4c:	4b14      	ldr	r3, [pc, #80]	; (2ba0 <gpio_nrfx_pin_configure+0x154>)
    2b4e:	4298      	cmp	r0, r3
    2b50:	bf14      	ite	ne
    2b52:	f06f 0015 	mvnne.w	r0, #21
    2b56:	2000      	moveq	r0, #0
    2b58:	e791      	b.n	2a7e <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    2b5a:	2307      	movs	r3, #7
    2b5c:	e7da      	b.n	2b14 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_D0H1;
    2b5e:	2305      	movs	r3, #5
    2b60:	e7d8      	b.n	2b14 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_H0H1;
    2b62:	2303      	movs	r3, #3
    2b64:	e7d6      	b.n	2b14 <gpio_nrfx_pin_configure+0xc8>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    2b66:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    2b68:	bf41      	itttt	mi
    2b6a:	687b      	ldrmi	r3, [r7, #4]
    2b6c:	2101      	movmi	r1, #1
    2b6e:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    2b72:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    2b76:	e7e4      	b.n	2b42 <gpio_nrfx_pin_configure+0xf6>
	if (flags & GPIO_PULL_UP) {
    2b78:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2b7a:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    2b7e:	bf54      	ite	pl
    2b80:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    2b84:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2b86:	461a      	mov	r2, r3
    2b88:	a901      	add	r1, sp, #4
    2b8a:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    2b8c:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2b90:	f000 ffb4 	bl	3afc <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2b94:	4b02      	ldr	r3, [pc, #8]	; (2ba0 <gpio_nrfx_pin_configure+0x154>)
    2b96:	4298      	cmp	r0, r3
    2b98:	f43f af7c 	beq.w	2a94 <gpio_nrfx_pin_configure+0x48>
    2b9c:	e78f      	b.n	2abe <gpio_nrfx_pin_configure+0x72>
    2b9e:	bf00      	nop
    2ba0:	0bad0000 	.word	0x0bad0000

00002ba4 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    2ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    2ba6:	794b      	ldrb	r3, [r1, #5]
    2ba8:	2b01      	cmp	r3, #1
    2baa:	d026      	beq.n	2bfa <uarte_nrfx_configure+0x56>
    2bac:	2b03      	cmp	r3, #3
    2bae:	d121      	bne.n	2bf4 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    2bb0:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    2bb2:	798b      	ldrb	r3, [r1, #6]
    2bb4:	2b03      	cmp	r3, #3
    2bb6:	d11d      	bne.n	2bf4 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    2bb8:	79cc      	ldrb	r4, [r1, #7]
    2bba:	b10c      	cbz	r4, 2bc0 <uarte_nrfx_configure+0x1c>
    2bbc:	2c01      	cmp	r4, #1
    2bbe:	d119      	bne.n	2bf4 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    2bc0:	790a      	ldrb	r2, [r1, #4]
    2bc2:	b112      	cbz	r2, 2bca <uarte_nrfx_configure+0x26>
    2bc4:	2a02      	cmp	r2, #2
    2bc6:	d115      	bne.n	2bf4 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    2bc8:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    2bca:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    2bcc:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    2bce:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    2bd2:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    2bd4:	d065      	beq.n	2ca2 <uarte_nrfx_configure+0xfe>
    2bd6:	d82d      	bhi.n	2c34 <uarte_nrfx_configure+0x90>
    2bd8:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    2bdc:	d064      	beq.n	2ca8 <uarte_nrfx_configure+0x104>
    2bde:	d816      	bhi.n	2c0e <uarte_nrfx_configure+0x6a>
    2be0:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    2be4:	d062      	beq.n	2cac <uarte_nrfx_configure+0x108>
    2be6:	d80a      	bhi.n	2bfe <uarte_nrfx_configure+0x5a>
    2be8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    2bec:	d061      	beq.n	2cb2 <uarte_nrfx_configure+0x10e>
    2bee:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    2bf2:	d061      	beq.n	2cb8 <uarte_nrfx_configure+0x114>
    2bf4:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2bf8:	e052      	b.n	2ca0 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    2bfa:	2600      	movs	r6, #0
    2bfc:	e7d9      	b.n	2bb2 <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    2bfe:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    2c02:	d05c      	beq.n	2cbe <uarte_nrfx_configure+0x11a>
    2c04:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    2c08:	d1f4      	bne.n	2bf4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2c0a:	4b37      	ldr	r3, [pc, #220]	; (2ce8 <uarte_nrfx_configure+0x144>)
    2c0c:	e03c      	b.n	2c88 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c0e:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    2c12:	d057      	beq.n	2cc4 <uarte_nrfx_configure+0x120>
    2c14:	d807      	bhi.n	2c26 <uarte_nrfx_configure+0x82>
    2c16:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    2c1a:	d055      	beq.n	2cc8 <uarte_nrfx_configure+0x124>
    2c1c:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    2c20:	d1e8      	bne.n	2bf4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    2c22:	4b32      	ldr	r3, [pc, #200]	; (2cec <uarte_nrfx_configure+0x148>)
    2c24:	e030      	b.n	2c88 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c26:	f647 2712 	movw	r7, #31250	; 0x7a12
    2c2a:	42bb      	cmp	r3, r7
    2c2c:	d1e2      	bne.n	2bf4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2c2e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    2c32:	e029      	b.n	2c88 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c34:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    2c38:	d048      	beq.n	2ccc <uarte_nrfx_configure+0x128>
    2c3a:	d813      	bhi.n	2c64 <uarte_nrfx_configure+0xc0>
    2c3c:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    2c40:	d047      	beq.n	2cd2 <uarte_nrfx_configure+0x12e>
    2c42:	d809      	bhi.n	2c58 <uarte_nrfx_configure+0xb4>
    2c44:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    2c48:	42bb      	cmp	r3, r7
    2c4a:	d044      	beq.n	2cd6 <uarte_nrfx_configure+0x132>
    2c4c:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    2c50:	d1d0      	bne.n	2bf4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2c52:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2c56:	e017      	b.n	2c88 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c58:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    2c5c:	d1ca      	bne.n	2bf4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2c5e:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2c62:	e011      	b.n	2c88 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c64:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    2c68:	d038      	beq.n	2cdc <uarte_nrfx_configure+0x138>
    2c6a:	d808      	bhi.n	2c7e <uarte_nrfx_configure+0xda>
    2c6c:	4f20      	ldr	r7, [pc, #128]	; (2cf0 <uarte_nrfx_configure+0x14c>)
    2c6e:	42bb      	cmp	r3, r7
    2c70:	d037      	beq.n	2ce2 <uarte_nrfx_configure+0x13e>
    2c72:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    2c76:	d1bd      	bne.n	2bf4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    2c78:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    2c7c:	e004      	b.n	2c88 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c7e:	4f1d      	ldr	r7, [pc, #116]	; (2cf4 <uarte_nrfx_configure+0x150>)
    2c80:	42bb      	cmp	r3, r7
    2c82:	d1b7      	bne.n	2bf4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2c84:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    2c88:	6900      	ldr	r0, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2c8a:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	data->uart_config = *cfg;
    2c8e:	1d03      	adds	r3, r0, #4
    2c90:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    2c92:	4334      	orrs	r4, r6
    2c94:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    2c96:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    2c9a:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    2c9e:	2000      	movs	r0, #0
}
    2ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    2ca2:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2ca6:	e7ef      	b.n	2c88 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    2ca8:	4b13      	ldr	r3, [pc, #76]	; (2cf8 <uarte_nrfx_configure+0x154>)
    2caa:	e7ed      	b.n	2c88 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    2cac:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2cb0:	e7ea      	b.n	2c88 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    2cb2:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2cb6:	e7e7      	b.n	2c88 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2cb8:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    2cbc:	e7e4      	b.n	2c88 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    2cbe:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    2cc2:	e7e1      	b.n	2c88 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2cc4:	4b0d      	ldr	r3, [pc, #52]	; (2cfc <uarte_nrfx_configure+0x158>)
    2cc6:	e7df      	b.n	2c88 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    2cc8:	4b0d      	ldr	r3, [pc, #52]	; (2d00 <uarte_nrfx_configure+0x15c>)
    2cca:	e7dd      	b.n	2c88 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    2ccc:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2cd0:	e7da      	b.n	2c88 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2cd2:	4b0c      	ldr	r3, [pc, #48]	; (2d04 <uarte_nrfx_configure+0x160>)
    2cd4:	e7d8      	b.n	2c88 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2cd6:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2cda:	e7d5      	b.n	2c88 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2cdc:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2ce0:	e7d2      	b.n	2c88 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    2ce2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2ce6:	e7cf      	b.n	2c88 <uarte_nrfx_configure+0xe4>
    2ce8:	0013b000 	.word	0x0013b000
    2cec:	004ea000 	.word	0x004ea000
    2cf0:	0003d090 	.word	0x0003d090
    2cf4:	000f4240 	.word	0x000f4240
    2cf8:	00275000 	.word	0x00275000
    2cfc:	0075c000 	.word	0x0075c000
    2d00:	003af000 	.word	0x003af000
    2d04:	013a9000 	.word	0x013a9000

00002d08 <uarte_instance_init.constprop.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    2d08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = dev->config;
    2d0c:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    2d10:	6906      	ldr	r6, [r0, #16]
	return config->uarte_regs;
    2d12:	f8d8 4000 	ldr.w	r4, [r8]
	nrf_uarte_disable(uarte);

	data->dev = dev;

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    2d16:	f8d8 900c 	ldr.w	r9, [r8, #12]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    2d1a:	2100      	movs	r1, #0
    2d1c:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500
static int uarte_instance_init(const struct device *dev,
    2d20:	4607      	mov	r7, r0
	data->dev = dev;
    2d22:	6030      	str	r0, [r6, #0]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    2d24:	aa01      	add	r2, sp, #4
    2d26:	4648      	mov	r0, r9
    2d28:	f004 f934 	bl	6f94 <pinctrl_lookup_state>
	if (ret < 0) {
    2d2c:	1e05      	subs	r5, r0, #0
    2d2e:	db56      	blt.n	2dde <uarte_instance_init.constprop.0+0xd6>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    2d30:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    2d32:	f8d9 2000 	ldr.w	r2, [r9]
    2d36:	7919      	ldrb	r1, [r3, #4]
    2d38:	6818      	ldr	r0, [r3, #0]
    2d3a:	f004 f982 	bl	7042 <pinctrl_configure_pins>
	if (err < 0) {
    2d3e:	1e05      	subs	r5, r0, #0
    2d40:	db4d      	blt.n	2dde <uarte_instance_init.constprop.0+0xd6>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    2d42:	1d31      	adds	r1, r6, #4
    2d44:	4638      	mov	r0, r7
    2d46:	f7ff ff2d 	bl	2ba4 <uarte_nrfx_configure>
	if (err) {
    2d4a:	4605      	mov	r5, r0
    2d4c:	2800      	cmp	r0, #0
    2d4e:	d146      	bne.n	2dde <uarte_instance_init.constprop.0+0xd6>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    2d50:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    2d54:	0799      	lsls	r1, r3, #30
    2d56:	d519      	bpl.n	2d8c <uarte_instance_init.constprop.0+0x84>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    2d58:	f106 0012 	add.w	r0, r6, #18
    2d5c:	f001 f9f8 	bl	4150 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    2d60:	4b22      	ldr	r3, [pc, #136]	; (2dec <uarte_instance_init.constprop.0+0xe4>)
    2d62:	4298      	cmp	r0, r3
    2d64:	d13f      	bne.n	2de6 <uarte_instance_init.constprop.0+0xde>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    2d66:	7cb0      	ldrb	r0, [r6, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2d68:	00c3      	lsls	r3, r0, #3
    2d6a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2d6e:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    2d72:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2d76:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    2d7a:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    2d7e:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    2d82:	4a1b      	ldr	r2, [pc, #108]	; (2df0 <uarte_instance_init.constprop.0+0xe8>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    2d84:	2301      	movs	r3, #1
    2d86:	4083      	lsls	r3, r0
    2d88:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2d8c:	2308      	movs	r3, #8
    2d8e:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    2d92:	f898 3008 	ldrb.w	r3, [r8, #8]
    2d96:	b95b      	cbnz	r3, 2db0 <uarte_instance_init.constprop.0+0xa8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d98:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    2d9c:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    2da0:	f106 0311 	add.w	r3, r6, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    2da4:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    2da8:	2301      	movs	r3, #1
    2daa:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2dae:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    2db0:	f8d8 3004 	ldr.w	r3, [r8, #4]
    2db4:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    2db6:	bf5c      	itt	pl
    2db8:	f44f 7280 	movpl.w	r2, #256	; 0x100
    2dbc:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2dc0:	06db      	lsls	r3, r3, #27
    2dc2:	bf44      	itt	mi
    2dc4:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    2dc8:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    2dcc:	3610      	adds	r6, #16
    p_reg->TXD.MAXCNT = length;
    2dce:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2dd0:	f8c4 6544 	str.w	r6, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2dd4:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2dd8:	2301      	movs	r3, #1
    2dda:	60a3      	str	r3, [r4, #8]
    2ddc:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    2dde:	4628      	mov	r0, r5
    2de0:	b003      	add	sp, #12
    2de2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    2de6:	f06f 0504 	mvn.w	r5, #4
    2dea:	e7f8      	b.n	2dde <uarte_instance_init.constprop.0+0xd6>
    2dec:	0bad0000 	.word	0x0bad0000
    2df0:	4001f000 	.word	0x4001f000

00002df4 <uarte_nrfx_poll_out>:
{
    2df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
    2df6:	6906      	ldr	r6, [r0, #16]
{
    2df8:	4605      	mov	r5, r0
    2dfa:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2dfc:	f004 fa87 	bl	730e <k_is_in_isr>
    2e00:	b910      	cbnz	r0, 2e08 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    2e02:	4b2c      	ldr	r3, [pc, #176]	; (2eb4 <uarte_nrfx_poll_out+0xc0>)
	if (isr_mode) {
    2e04:	781b      	ldrb	r3, [r3, #0]
    2e06:	b983      	cbnz	r3, 2e2a <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2e08:	f04f 0320 	mov.w	r3, #32
    2e0c:	f3ef 8411 	mrs	r4, BASEPRI
    2e10:	f383 8812 	msr	BASEPRI_MAX, r3
    2e14:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2e18:	6868      	ldr	r0, [r5, #4]
    2e1a:	f004 f853 	bl	6ec4 <is_tx_ready.isra.0>
    2e1e:	bb28      	cbnz	r0, 2e6c <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    2e20:	f384 8811 	msr	BASEPRI, r4
    2e24:	f3bf 8f6f 	isb	sy
}
    2e28:	e7ee      	b.n	2e08 <uarte_nrfx_poll_out+0x14>
{
    2e2a:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    2e2c:	6868      	ldr	r0, [r5, #4]
    2e2e:	f004 f849 	bl	6ec4 <is_tx_ready.isra.0>
    2e32:	b970      	cbnz	r0, 2e52 <uarte_nrfx_poll_out+0x5e>
    2e34:	2001      	movs	r0, #1
    2e36:	f004 f9bc 	bl	71b2 <nrfx_busy_wait>
    2e3a:	3c01      	subs	r4, #1
    2e3c:	d1f6      	bne.n	2e2c <uarte_nrfx_poll_out+0x38>
    2e3e:	2100      	movs	r1, #0
    2e40:	2021      	movs	r0, #33	; 0x21
    2e42:	f002 ffcb 	bl	5ddc <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2e46:	e7f0      	b.n	2e2a <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2e48:	f384 8811 	msr	BASEPRI, r4
    2e4c:	f3bf 8f6f 	isb	sy
}
    2e50:	e7f5      	b.n	2e3e <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    2e52:	f04f 0320 	mov.w	r3, #32
    2e56:	f3ef 8411 	mrs	r4, BASEPRI
    2e5a:	f383 8812 	msr	BASEPRI_MAX, r3
    2e5e:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2e62:	6868      	ldr	r0, [r5, #4]
    2e64:	f004 f82e 	bl	6ec4 <is_tx_ready.isra.0>
    2e68:	2800      	cmp	r0, #0
    2e6a:	d0ed      	beq.n	2e48 <uarte_nrfx_poll_out+0x54>
	data->char_out = c;
    2e6c:	f806 7f10 	strb.w	r7, [r6, #16]!
	tx_start(dev, &data->char_out, 1);
    2e70:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    2e72:	680b      	ldr	r3, [r1, #0]
    p_reg->TXD.MAXCNT = length;
    2e74:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2e76:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2e7a:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2e7e:	2200      	movs	r2, #0
    2e80:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    2e84:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    2e88:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    2e8c:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2e90:	684a      	ldr	r2, [r1, #4]
    2e92:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2e94:	bf41      	itttt	mi
    2e96:	2208      	movmi	r2, #8
    2e98:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    2e9c:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    2ea0:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2ea4:	2201      	movs	r2, #1
    2ea6:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    2ea8:	f384 8811 	msr	BASEPRI, r4
    2eac:	f3bf 8f6f 	isb	sy
}
    2eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2eb2:	bf00      	nop
    2eb4:	20001156 	.word	0x20001156

00002eb8 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    2eb8:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    2eba:	2301      	movs	r3, #1
    2ebc:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2ebe:	4a11      	ldr	r2, [pc, #68]	; (2f04 <compare_int_lock+0x4c>)
    2ec0:	f3bf 8f5b 	dmb	ish
    2ec4:	43dc      	mvns	r4, r3
    2ec6:	e852 1f00 	ldrex	r1, [r2]
    2eca:	ea01 0c04 	and.w	ip, r1, r4
    2ece:	e842 ce00 	strex	lr, ip, [r2]
    2ed2:	f1be 0f00 	cmp.w	lr, #0
    2ed6:	d1f6      	bne.n	2ec6 <compare_int_lock+0xe>
    2ed8:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2edc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2ee0:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    2ee4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2ee8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    2eec:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    2ef0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2ef4:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    2ef8:	420b      	tst	r3, r1
}
    2efa:	bf14      	ite	ne
    2efc:	2001      	movne	r0, #1
    2efe:	2000      	moveq	r0, #0
    2f00:	bd10      	pop	{r4, pc}
    2f02:	bf00      	nop
    2f04:	20000a6c 	.word	0x20000a6c

00002f08 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2f08:	4919      	ldr	r1, [pc, #100]	; (2f70 <sys_clock_timeout_handler+0x68>)
{
    2f0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f0c:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    2f0e:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2f12:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    2f14:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    2f18:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2f1c:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    2f1e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    2f22:	d222      	bcs.n	2f6a <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    2f24:	4b13      	ldr	r3, [pc, #76]	; (2f74 <sys_clock_timeout_handler+0x6c>)
    2f26:	681b      	ldr	r3, [r3, #0]
    2f28:	0a1a      	lsrs	r2, r3, #8
    2f2a:	061b      	lsls	r3, r3, #24
    2f2c:	195e      	adds	r6, r3, r5
    2f2e:	4b12      	ldr	r3, [pc, #72]	; (2f78 <sys_clock_timeout_handler+0x70>)
    2f30:	f142 0700 	adc.w	r7, r2, #0
    2f34:	e9c3 6700 	strd	r6, r7, [r3]
		return true;
    2f38:	2601      	movs	r6, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    2f3a:	f003 fa53 	bl	63e4 <sys_clock_announce>
    return p_reg->CC[ch];
    2f3e:	00a3      	lsls	r3, r4, #2
    2f40:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2f44:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    2f48:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    2f4c:	42aa      	cmp	r2, r5
    2f4e:	d10b      	bne.n	2f68 <sys_clock_timeout_handler+0x60>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    2f50:	b91e      	cbnz	r6, 2f5a <sys_clock_timeout_handler+0x52>
    p_reg->CC[ch] = cc_val;
    2f52:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    2f56:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    2f5a:	4b08      	ldr	r3, [pc, #32]	; (2f7c <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2f5c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    2f60:	fa00 f404 	lsl.w	r4, r0, r4
    2f64:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    2f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    2f6a:	2600      	movs	r6, #0
    2f6c:	e7e5      	b.n	2f3a <sys_clock_timeout_handler+0x32>
    2f6e:	bf00      	nop
    2f70:	20000358 	.word	0x20000358
    2f74:	20000a70 	.word	0x20000a70
    2f78:	20000340 	.word	0x20000340
    2f7c:	40011000 	.word	0x40011000

00002f80 <compare_int_unlock>:
	if (key) {
    2f80:	b319      	cbz	r1, 2fca <compare_int_unlock+0x4a>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2f82:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    2f86:	2301      	movs	r3, #1
    2f88:	4a10      	ldr	r2, [pc, #64]	; (2fcc <compare_int_unlock+0x4c>)
    2f8a:	4083      	lsls	r3, r0
    2f8c:	e852 1f00 	ldrex	r1, [r2]
    2f90:	4319      	orrs	r1, r3
    2f92:	e842 1c00 	strex	ip, r1, [r2]
    2f96:	f1bc 0f00 	cmp.w	ip, #0
    2f9a:	d1f7      	bne.n	2f8c <compare_int_unlock+0xc>
    2f9c:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    2fa0:	4a0b      	ldr	r2, [pc, #44]	; (2fd0 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2fa2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2fa6:	4083      	lsls	r3, r0
    2fa8:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    2fac:	4b09      	ldr	r3, [pc, #36]	; (2fd4 <compare_int_unlock+0x54>)
    2fae:	f3bf 8f5b 	dmb	ish
    2fb2:	681b      	ldr	r3, [r3, #0]
    2fb4:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    2fb8:	fa23 f000 	lsr.w	r0, r3, r0
    2fbc:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2fbe:	bf42      	ittt	mi
    2fc0:	4b05      	ldrmi	r3, [pc, #20]	; (2fd8 <compare_int_unlock+0x58>)
    2fc2:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    2fc6:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    2fca:	4770      	bx	lr
    2fcc:	20000a6c 	.word	0x20000a6c
    2fd0:	40011000 	.word	0x40011000
    2fd4:	20000a68 	.word	0x20000a68
    2fd8:	e000e100 	.word	0xe000e100

00002fdc <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    2fdc:	4b0d      	ldr	r3, [pc, #52]	; (3014 <z_nrf_rtc_timer_read+0x38>)
    2fde:	6818      	ldr	r0, [r3, #0]
    2fe0:	0a01      	lsrs	r1, r0, #8
    2fe2:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    2fe4:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    2fe8:	4b0b      	ldr	r3, [pc, #44]	; (3018 <z_nrf_rtc_timer_read+0x3c>)
    2fea:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    2fee:	1818      	adds	r0, r3, r0
    2ff0:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    2ff4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    2ff8:	d20a      	bcs.n	3010 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    2ffa:	4b08      	ldr	r3, [pc, #32]	; (301c <z_nrf_rtc_timer_read+0x40>)
    2ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
    3000:	4290      	cmp	r0, r2
    3002:	eb71 0303 	sbcs.w	r3, r1, r3
    3006:	d203      	bcs.n	3010 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    3008:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    300c:	f141 0100 	adc.w	r1, r1, #0
}
    3010:	4770      	bx	lr
    3012:	bf00      	nop
    3014:	20000a70 	.word	0x20000a70
    3018:	40011000 	.word	0x40011000
    301c:	20000340 	.word	0x20000340

00003020 <compare_set>:
{
    3020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3024:	b085      	sub	sp, #20
    3026:	4616      	mov	r6, r2
    3028:	4698      	mov	r8, r3
    302a:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    302c:	f7ff ff44 	bl	2eb8 <compare_int_lock>
    3030:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    3032:	f7ff ffd3 	bl	2fdc <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    3036:	42b0      	cmp	r0, r6
    3038:	eb71 0308 	sbcs.w	r3, r1, r8
    303c:	d278      	bcs.n	3130 <compare_set+0x110>
		if (target_time - curr_time > COUNTER_SPAN) {
    303e:	4b46      	ldr	r3, [pc, #280]	; (3158 <compare_set+0x138>)
    3040:	1a30      	subs	r0, r6, r0
    3042:	eb68 0101 	sbc.w	r1, r8, r1
    3046:	4298      	cmp	r0, r3
    3048:	f171 0300 	sbcs.w	r3, r1, #0
    304c:	f080 8081 	bcs.w	3152 <compare_set+0x132>
		if (target_time != cc_data[chan].target_time) {
    3050:	4b42      	ldr	r3, [pc, #264]	; (315c <compare_set+0x13c>)
    3052:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    3056:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
    305a:	45d8      	cmp	r8, fp
    305c:	bf08      	it	eq
    305e:	4556      	cmpeq	r6, sl
    3060:	d051      	beq.n	3106 <compare_set+0xe6>
    3062:	ea4f 0985 	mov.w	r9, r5, lsl #2
    3066:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    306a:	f105 0750 	add.w	r7, r5, #80	; 0x50
    306e:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
    3072:	00bf      	lsls	r7, r7, #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3074:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    3078:	fa01 f305 	lsl.w	r3, r1, r5
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    307c:	b2bf      	uxth	r7, r7
	return absolute_time & COUNTER_MAX;
    307e:	f026 427f 	bic.w	r2, r6, #4278190080	; 0xff000000
    3082:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3086:	9301      	str	r3, [sp, #4]
    return p_reg->CC[ch];
    3088:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    308c:	4b34      	ldr	r3, [pc, #208]	; (3160 <compare_set+0x140>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    308e:	f507 3788 	add.w	r7, r7, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    3092:	4614      	mov	r4, r2
     return p_reg->COUNTER;
    3094:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    3098:	1a40      	subs	r0, r0, r1
    309a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    309e:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    30a2:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    30a4:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
    30a8:	d107      	bne.n	30ba <compare_set+0x9a>
    30aa:	e9cd 2102 	strd	r2, r1, [sp, #8]
	z_impl_k_busy_wait(usec_to_wait);
    30ae:	2013      	movs	r0, #19
    30b0:	f004 f96b 	bl	738a <z_impl_k_busy_wait>
    30b4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
    30b8:	4b29      	ldr	r3, [pc, #164]	; (3160 <compare_set+0x140>)
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    30ba:	f101 0c02 	add.w	ip, r1, #2
	return (a - b) & COUNTER_MAX;
    30be:	eba4 000c 	sub.w	r0, r4, ip
    30c2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    30c6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    30ca:	bf88      	it	hi
    30cc:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    30ce:	2000      	movs	r0, #0
    30d0:	6038      	str	r0, [r7, #0]
    30d2:	6838      	ldr	r0, [r7, #0]
    p_reg->EVTENSET = mask;
    30d4:	9801      	ldr	r0, [sp, #4]
    30d6:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    30da:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    30de:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    30e2:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    30e6:	4281      	cmp	r1, r0
    30e8:	d006      	beq.n	30f8 <compare_set+0xd8>
	return (a - b) & COUNTER_MAX;
    30ea:	1a20      	subs	r0, r4, r0
    30ec:	3802      	subs	r0, #2
    30ee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    30f2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    30f6:	d819      	bhi.n	312c <compare_set+0x10c>
	return (a - b) & COUNTER_MAX;
    30f8:	1aa4      	subs	r4, r4, r2
    30fa:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    30fe:	eb14 0a06 	adds.w	sl, r4, r6
    3102:	f148 0b00 	adc.w	fp, r8, #0
	cc_data[chan].target_time = target_time;
    3106:	4915      	ldr	r1, [pc, #84]	; (315c <compare_set+0x13c>)
	cc_data[chan].callback = handler;
    3108:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
    310a:	012b      	lsls	r3, r5, #4
    310c:	eb01 1205 	add.w	r2, r1, r5, lsl #4
    3110:	e9c2 ab02 	strd	sl, fp, [r2, #8]
	cc_data[chan].callback = handler;
    3114:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    3116:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3118:	6053      	str	r3, [r2, #4]
	return ret;
    311a:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    311c:	4628      	mov	r0, r5
    311e:	9900      	ldr	r1, [sp, #0]
    3120:	f7ff ff2e 	bl	2f80 <compare_int_unlock>
}
    3124:	4620      	mov	r0, r4
    3126:	b005      	add	sp, #20
    3128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    312c:	4620      	mov	r0, r4
    312e:	e7b1      	b.n	3094 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    3130:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    3132:	4a0c      	ldr	r2, [pc, #48]	; (3164 <compare_set+0x144>)
    3134:	f3bf 8f5b 	dmb	ish
    3138:	40ab      	lsls	r3, r5
    313a:	e852 1f00 	ldrex	r1, [r2]
    313e:	4319      	orrs	r1, r3
    3140:	e842 1000 	strex	r0, r1, [r2]
    3144:	2800      	cmp	r0, #0
    3146:	d1f8      	bne.n	313a <compare_set+0x11a>
    3148:	f3bf 8f5b 	dmb	ish
    314c:	46b2      	mov	sl, r6
    314e:	46c3      	mov	fp, r8
    3150:	e7d9      	b.n	3106 <compare_set+0xe6>
			return -EINVAL;
    3152:	f06f 0415 	mvn.w	r4, #21
    3156:	e7e1      	b.n	311c <compare_set+0xfc>
    3158:	01000001 	.word	0x01000001
    315c:	20000348 	.word	0x20000348
    3160:	40011000 	.word	0x40011000
    3164:	20000a68 	.word	0x20000a68

00003168 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    3168:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    316a:	4b19      	ldr	r3, [pc, #100]	; (31d0 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    316c:	4d19      	ldr	r5, [pc, #100]	; (31d4 <sys_clock_driver_init+0x6c>)
    316e:	2400      	movs	r4, #0
    3170:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3174:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    3178:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    317c:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    3180:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3184:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3188:	4b13      	ldr	r3, [pc, #76]	; (31d8 <sys_clock_driver_init+0x70>)
    318a:	2602      	movs	r6, #2
    318c:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    3190:	2101      	movs	r1, #1
    3192:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    3196:	2011      	movs	r0, #17
    3198:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    319c:	4622      	mov	r2, r4
    319e:	f7fe fbdb 	bl	1958 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    31a2:	2011      	movs	r0, #17
    31a4:	f7fe fbba 	bl	191c <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    31a8:	4a0c      	ldr	r2, [pc, #48]	; (31dc <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    31aa:	2301      	movs	r3, #1
    31ac:	60ab      	str	r3, [r5, #8]
    31ae:	602b      	str	r3, [r5, #0]
    31b0:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    31b2:	4b0b      	ldr	r3, [pc, #44]	; (31e0 <sys_clock_driver_init+0x78>)
    31b4:	4a0b      	ldr	r2, [pc, #44]	; (31e4 <sys_clock_driver_init+0x7c>)
    31b6:	9300      	str	r3, [sp, #0]
    31b8:	9401      	str	r4, [sp, #4]
    31ba:	2300      	movs	r3, #0
    31bc:	4620      	mov	r0, r4
    31be:	f7ff ff2f 	bl	3020 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    31c2:	4630      	mov	r0, r6
    31c4:	f7ff fa24 	bl	2610 <z_nrf_clock_control_lf_on>

	return 0;
}
    31c8:	4620      	mov	r0, r4
    31ca:	b002      	add	sp, #8
    31cc:	bd70      	pop	{r4, r5, r6, pc}
    31ce:	bf00      	nop
    31d0:	20000348 	.word	0x20000348
    31d4:	40011000 	.word	0x40011000
    31d8:	e000e100 	.word	0xe000e100
    31dc:	20000a6c 	.word	0x20000a6c
    31e0:	00002f09 	.word	0x00002f09
    31e4:	007fffff 	.word	0x007fffff

000031e8 <rtc_nrf_isr>:
{
    31e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    31ec:	4c35      	ldr	r4, [pc, #212]	; (32c4 <rtc_nrf_isr+0xdc>)
    31ee:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    31f2:	079a      	lsls	r2, r3, #30
    31f4:	d50b      	bpl.n	320e <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    31f6:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    31fa:	b143      	cbz	r3, 320e <rtc_nrf_isr+0x26>
		overflow_cnt++;
    31fc:	4a32      	ldr	r2, [pc, #200]	; (32c8 <rtc_nrf_isr+0xe0>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    31fe:	2300      	movs	r3, #0
    3200:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    3204:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    3208:	6813      	ldr	r3, [r2, #0]
    320a:	3301      	adds	r3, #1
    320c:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    320e:	f04f 0320 	mov.w	r3, #32
    3212:	f3ef 8211 	mrs	r2, BASEPRI
    3216:	f383 8812 	msr	BASEPRI_MAX, r3
    321a:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    321e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    3222:	03db      	lsls	r3, r3, #15
    3224:	d512      	bpl.n	324c <rtc_nrf_isr+0x64>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3226:	f3bf 8f5b 	dmb	ish
    322a:	4b28      	ldr	r3, [pc, #160]	; (32cc <rtc_nrf_isr+0xe4>)
    322c:	e853 1f00 	ldrex	r1, [r3]
    3230:	f021 0001 	bic.w	r0, r1, #1
    3234:	e843 0600 	strex	r6, r0, [r3]
    3238:	2e00      	cmp	r6, #0
    323a:	d1f7      	bne.n	322c <rtc_nrf_isr+0x44>
    323c:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3240:	2900      	cmp	r1, #0
    3242:	d136      	bne.n	32b2 <rtc_nrf_isr+0xca>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3244:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		if (result) {
    3248:	2b00      	cmp	r3, #0
    324a:	d132      	bne.n	32b2 <rtc_nrf_isr+0xca>
{
    324c:	2300      	movs	r3, #0
	__asm__ volatile(
    324e:	f382 8811 	msr	BASEPRI, r2
    3252:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    3256:	b34b      	cbz	r3, 32ac <rtc_nrf_isr+0xc4>
		curr_time = z_nrf_rtc_timer_read();
    3258:	f7ff fec0 	bl	2fdc <z_nrf_rtc_timer_read>
	__asm__ volatile(
    325c:	f04f 0320 	mov.w	r3, #32
    3260:	f3ef 8c11 	mrs	ip, BASEPRI
    3264:	f383 8812 	msr	BASEPRI_MAX, r3
    3268:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    326c:	4b18      	ldr	r3, [pc, #96]	; (32d0 <rtc_nrf_isr+0xe8>)
    326e:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    3272:	42b0      	cmp	r0, r6
    3274:	eb71 0207 	sbcs.w	r2, r1, r7
    3278:	f04f 0200 	mov.w	r2, #0
    327c:	d320      	bcc.n	32c0 <rtc_nrf_isr+0xd8>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    327e:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3282:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    3286:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    328a:	e9c3 8902 	strd	r8, r9, [r3, #8]
			cc_data[chan].callback = NULL;
    328e:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    3290:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3294:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    3298:	f38c 8811 	msr	BASEPRI, ip
    329c:	f3bf 8f6f 	isb	sy
		if (handler) {
    32a0:	b121      	cbz	r1, 32ac <rtc_nrf_isr+0xc4>
			handler(chan, expire_time, user_context);
    32a2:	9500      	str	r5, [sp, #0]
    32a4:	4632      	mov	r2, r6
    32a6:	463b      	mov	r3, r7
    32a8:	2000      	movs	r0, #0
    32aa:	4788      	blx	r1
}
    32ac:	b003      	add	sp, #12
    32ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    32b2:	2300      	movs	r3, #0
    32b4:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
    32b8:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    32bc:	2301      	movs	r3, #1
}
    32be:	e7c6      	b.n	324e <rtc_nrf_isr+0x66>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    32c0:	4611      	mov	r1, r2
    32c2:	e7e9      	b.n	3298 <rtc_nrf_isr+0xb0>
    32c4:	40011000 	.word	0x40011000
    32c8:	20000a70 	.word	0x20000a70
    32cc:	20000a68 	.word	0x20000a68
    32d0:	20000348 	.word	0x20000348

000032d4 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    32d4:	1c43      	adds	r3, r0, #1
{
    32d6:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    32d8:	d021      	beq.n	331e <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    32da:	2801      	cmp	r0, #1
    32dc:	dd21      	ble.n	3322 <sys_clock_set_timeout+0x4e>
    32de:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    32e2:	da20      	bge.n	3326 <sys_clock_set_timeout+0x52>
    32e4:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    32e6:	f7ff fe79 	bl	2fdc <z_nrf_rtc_timer_read>
    32ea:	4b10      	ldr	r3, [pc, #64]	; (332c <sys_clock_set_timeout+0x58>)
    32ec:	e9d3 1300 	ldrd	r1, r3, [r3]
    32f0:	1a40      	subs	r0, r0, r1
		ticks = 0;
    32f2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    32f6:	bf28      	it	cs
    32f8:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    32fa:	3001      	adds	r0, #1
    32fc:	1902      	adds	r2, r0, r4
	uint64_t target_time = cyc + last_count;
    32fe:	480c      	ldr	r0, [pc, #48]	; (3330 <sys_clock_set_timeout+0x5c>)
    3300:	4282      	cmp	r2, r0
    3302:	bf28      	it	cs
    3304:	4602      	movcs	r2, r0
    3306:	1852      	adds	r2, r2, r1
    3308:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    330c:	4909      	ldr	r1, [pc, #36]	; (3334 <sys_clock_set_timeout+0x60>)
    330e:	9001      	str	r0, [sp, #4]
    3310:	9100      	str	r1, [sp, #0]
    3312:	f143 0300 	adc.w	r3, r3, #0
    3316:	f7ff fe83 	bl	3020 <compare_set>
}
    331a:	b002      	add	sp, #8
    331c:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    331e:	4804      	ldr	r0, [pc, #16]	; (3330 <sys_clock_set_timeout+0x5c>)
    3320:	e7e0      	b.n	32e4 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3322:	2400      	movs	r4, #0
    3324:	e7df      	b.n	32e6 <sys_clock_set_timeout+0x12>
    3326:	4c02      	ldr	r4, [pc, #8]	; (3330 <sys_clock_set_timeout+0x5c>)
    3328:	e7dd      	b.n	32e6 <sys_clock_set_timeout+0x12>
    332a:	bf00      	nop
    332c:	20000358 	.word	0x20000358
    3330:	007fffff 	.word	0x007fffff
    3334:	00002f09 	.word	0x00002f09

00003338 <sys_clock_elapsed>:
{
    3338:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    333a:	f7ff fe4f 	bl	2fdc <z_nrf_rtc_timer_read>
    333e:	4b02      	ldr	r3, [pc, #8]	; (3348 <sys_clock_elapsed+0x10>)
    3340:	681b      	ldr	r3, [r3, #0]
}
    3342:	1ac0      	subs	r0, r0, r3
    3344:	bd08      	pop	{r3, pc}
    3346:	bf00      	nop
    3348:	20000358 	.word	0x20000358

0000334c <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    334c:	6802      	ldr	r2, [r0, #0]
    switch (port)
    334e:	0953      	lsrs	r3, r2, #5
{
    3350:	b510      	push	{r4, lr}
    3352:	4604      	mov	r4, r0
    switch (port)
    3354:	d02c      	beq.n	33b0 <nrf_gpio_pin_port_decode+0x64>
    uint32_t mask = 0;
    3356:	2b01      	cmp	r3, #1
    3358:	f64f 73ff 	movw	r3, #65535	; 0xffff
    335c:	bf18      	it	ne
    335e:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    3360:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    3364:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3366:	07db      	lsls	r3, r3, #31
    3368:	d40b      	bmi.n	3382 <nrf_gpio_pin_port_decode+0x36>
    336a:	4914      	ldr	r1, [pc, #80]	; (33bc <nrf_gpio_pin_port_decode+0x70>)
    336c:	4814      	ldr	r0, [pc, #80]	; (33c0 <nrf_gpio_pin_port_decode+0x74>)
    336e:	4a15      	ldr	r2, [pc, #84]	; (33c4 <nrf_gpio_pin_port_decode+0x78>)
    3370:	f240 2329 	movw	r3, #553	; 0x229
    3374:	f003 fc81 	bl	6c7a <assert_print>
    3378:	4812      	ldr	r0, [pc, #72]	; (33c4 <nrf_gpio_pin_port_decode+0x78>)
    337a:	f240 2129 	movw	r1, #553	; 0x229
    337e:	f003 fc75 	bl	6c6c <assert_post_action>
    uint32_t pin_number = *p_pin;
    3382:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    3384:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3388:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    338a:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    338c:	d00d      	beq.n	33aa <nrf_gpio_pin_port_decode+0x5e>
    338e:	2b01      	cmp	r3, #1
    3390:	d011      	beq.n	33b6 <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    3392:	490d      	ldr	r1, [pc, #52]	; (33c8 <nrf_gpio_pin_port_decode+0x7c>)
    3394:	480a      	ldr	r0, [pc, #40]	; (33c0 <nrf_gpio_pin_port_decode+0x74>)
    3396:	4a0b      	ldr	r2, [pc, #44]	; (33c4 <nrf_gpio_pin_port_decode+0x78>)
    3398:	f240 232e 	movw	r3, #558	; 0x22e
    339c:	f003 fc6d 	bl	6c7a <assert_print>
    33a0:	4808      	ldr	r0, [pc, #32]	; (33c4 <nrf_gpio_pin_port_decode+0x78>)
    33a2:	f240 212e 	movw	r1, #558	; 0x22e
    33a6:	f003 fc61 	bl	6c6c <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    33aa:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    33ae:	bd10      	pop	{r4, pc}
    switch (port)
    33b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    33b4:	e7d4      	b.n	3360 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    33b6:	4805      	ldr	r0, [pc, #20]	; (33cc <nrf_gpio_pin_port_decode+0x80>)
    33b8:	e7f9      	b.n	33ae <nrf_gpio_pin_port_decode+0x62>
    33ba:	bf00      	nop
    33bc:	000081a0 	.word	0x000081a0
    33c0:	0000795b 	.word	0x0000795b
    33c4:	0000816d 	.word	0x0000816d
    33c8:	00007efd 	.word	0x00007efd
    33cc:	50000300 	.word	0x50000300

000033d0 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    33d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    33d4:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    33d8:	2a08      	cmp	r2, #8
    33da:	d106      	bne.n	33ea <nrf52_errata_103+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    33dc:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    33e0:	2b05      	cmp	r3, #5
    33e2:	d802      	bhi.n	33ea <nrf52_errata_103+0x1a>
    33e4:	4a02      	ldr	r2, [pc, #8]	; (33f0 <nrf52_errata_103+0x20>)
    33e6:	5cd0      	ldrb	r0, [r2, r3]
    33e8:	4770      	bx	lr
        return false;
    33ea:	2000      	movs	r0, #0
}
    33ec:	4770      	bx	lr
    33ee:	bf00      	nop
    33f0:	000081f1 	.word	0x000081f1

000033f4 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    33f4:	4a02      	ldr	r2, [pc, #8]	; (3400 <nvmc_wait+0xc>)
    33f6:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    33fa:	2b00      	cmp	r3, #0
    33fc:	d0fb      	beq.n	33f6 <nvmc_wait+0x2>
}
    33fe:	4770      	bx	lr
    3400:	4001e000 	.word	0x4001e000

00003404 <SystemCoreClockUpdate>:
    nvmc_wait();
}

void SystemCoreClockUpdate(void)
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    3404:	4b01      	ldr	r3, [pc, #4]	; (340c <SystemCoreClockUpdate+0x8>)
    3406:	4a02      	ldr	r2, [pc, #8]	; (3410 <SystemCoreClockUpdate+0xc>)
    3408:	601a      	str	r2, [r3, #0]
}
    340a:	4770      	bx	lr
    340c:	20000054 	.word	0x20000054
    3410:	03d09000 	.word	0x03d09000

00003414 <SystemInit>:

void SystemInit(void)
{
    3414:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    3416:	f003 fec2 	bl	719e <nrf52_errata_136>
    341a:	b140      	cbz	r0, 342e <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    341c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3420:	2200      	movs	r2, #0
    3422:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    3426:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    342a:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    342e:	f003 feb6 	bl	719e <nrf52_errata_136>
    3432:	2800      	cmp	r0, #0
    3434:	d046      	beq.n	34c4 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    3436:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    343a:	4b60      	ldr	r3, [pc, #384]	; (35bc <SystemInit+0x1a8>)
    343c:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    3440:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    3444:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    3448:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    344c:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    3450:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    3454:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    3458:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    345c:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    3460:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    3464:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    3468:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    346c:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    3470:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    3474:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    3478:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    347c:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    3480:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    3484:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    3488:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    348c:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    3490:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    3494:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    3498:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    349c:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    34a0:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    34a4:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    34a8:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    34ac:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    34b0:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    34b4:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    34b8:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    34bc:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    34c0:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    34c4:	f7ff ff84 	bl	33d0 <nrf52_errata_103>
    34c8:	b118      	cbz	r0, 34d2 <SystemInit+0xbe>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    34ca:	4b3d      	ldr	r3, [pc, #244]	; (35c0 <SystemInit+0x1ac>)
    34cc:	4a3d      	ldr	r2, [pc, #244]	; (35c4 <SystemInit+0x1b0>)
    34ce:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    34d2:	f7ff ff7d 	bl	33d0 <nrf52_errata_103>
    34d6:	b118      	cbz	r0, 34e0 <SystemInit+0xcc>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    34d8:	4b3b      	ldr	r3, [pc, #236]	; (35c8 <SystemInit+0x1b4>)
    34da:	22fb      	movs	r2, #251	; 0xfb
    34dc:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    34e0:	f7ff ff76 	bl	33d0 <nrf52_errata_103>
    34e4:	b170      	cbz	r0, 3504 <SystemInit+0xf0>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    34e6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    34ea:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    34ee:	f8d1 2ee4 	ldr.w	r2, [r1, #3812]	; 0xee4
    34f2:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    34f6:	f022 020f 	bic.w	r2, r2, #15
    34fa:	f003 030f 	and.w	r3, r3, #15
    34fe:	4313      	orrs	r3, r2
    3500:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    3504:	f7ff ff64 	bl	33d0 <nrf52_errata_103>
    3508:	b120      	cbz	r0, 3514 <SystemInit+0x100>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    350a:	4b30      	ldr	r3, [pc, #192]	; (35cc <SystemInit+0x1b8>)
    350c:	f44f 7200 	mov.w	r2, #512	; 0x200
    3510:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    3514:	f003 fe43 	bl	719e <nrf52_errata_136>
    3518:	b148      	cbz	r0, 352e <SystemInit+0x11a>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    351a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    351e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    3522:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    3524:	bf44      	itt	mi
    3526:	f06f 0201 	mvnmi.w	r2, #1
    352a:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    352e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    3532:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    3536:	2a08      	cmp	r2, #8
    3538:	d10e      	bne.n	3558 <SystemInit+0x144>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    353a:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
    353e:	2b05      	cmp	r3, #5
    3540:	d802      	bhi.n	3548 <SystemInit+0x134>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    3542:	4a23      	ldr	r2, [pc, #140]	; (35d0 <SystemInit+0x1bc>)
    3544:	5cd3      	ldrb	r3, [r2, r3]
    3546:	b13b      	cbz	r3, 3558 <SystemInit+0x144>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    3548:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    354c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    3550:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3554:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3558:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    355c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    3560:	2a00      	cmp	r2, #0
    3562:	db03      	blt.n	356c <SystemInit+0x158>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    3564:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3568:	2b00      	cmp	r3, #0
    356a:	da22      	bge.n	35b2 <SystemInit+0x19e>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    356c:	4919      	ldr	r1, [pc, #100]	; (35d4 <SystemInit+0x1c0>)
    356e:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3570:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3574:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3578:	2412      	movs	r4, #18
    nvmc_wait();
    357a:	f7ff ff3b 	bl	33f4 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    357e:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    3582:	f7ff ff37 	bl	33f4 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    3586:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    358a:	f7ff ff33 	bl	33f4 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    358e:	2300      	movs	r3, #0
    3590:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    3594:	f7ff ff2e 	bl	33f4 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    3598:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    359c:	490e      	ldr	r1, [pc, #56]	; (35d8 <SystemInit+0x1c4>)
    359e:	4b0f      	ldr	r3, [pc, #60]	; (35dc <SystemInit+0x1c8>)
    35a0:	68ca      	ldr	r2, [r1, #12]
    35a2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    35a6:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    35a8:	60cb      	str	r3, [r1, #12]
    35aa:	f3bf 8f4f 	dsb	sy
    __NOP();
    35ae:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    35b0:	e7fd      	b.n	35ae <SystemInit+0x19a>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    35b2:	4b0b      	ldr	r3, [pc, #44]	; (35e0 <SystemInit+0x1cc>)
    35b4:	4a0b      	ldr	r2, [pc, #44]	; (35e4 <SystemInit+0x1d0>)
    35b6:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    35b8:	bd10      	pop	{r4, pc}
    35ba:	bf00      	nop
    35bc:	4000c000 	.word	0x4000c000
    35c0:	40005000 	.word	0x40005000
    35c4:	00038148 	.word	0x00038148
    35c8:	4000f000 	.word	0x4000f000
    35cc:	40029000 	.word	0x40029000
    35d0:	000081eb 	.word	0x000081eb
    35d4:	4001e000 	.word	0x4001e000
    35d8:	e000ed00 	.word	0xe000ed00
    35dc:	05fa0004 	.word	0x05fa0004
    35e0:	20000054 	.word	0x20000054
    35e4:	03d09000 	.word	0x03d09000

000035e8 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    35e8:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    35ea:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    35ec:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    35ee:	fab2 f382 	clz	r3, r2
    35f2:	f1c3 031f 	rsb	r3, r3, #31
        if (idx < 0) {
    35f6:	1c5e      	adds	r6, r3, #1
        idx = 31 - NRF_CLZ(prev_mask);
    35f8:	b2dc      	uxtb	r4, r3
        if (idx < 0) {
    35fa:	d014      	beq.n	3626 <nrfx_flag32_alloc+0x3e>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    35fc:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    3600:	fa05 f303 	lsl.w	r3, r5, r3
    3604:	ea22 0303 	bic.w	r3, r2, r3
    3608:	e850 6f00 	ldrex	r6, [r0]
    360c:	4296      	cmp	r6, r2
    360e:	d104      	bne.n	361a <nrfx_flag32_alloc+0x32>
    3610:	e840 3c00 	strex	ip, r3, [r0]
    3614:	f1bc 0f00 	cmp.w	ip, #0
    3618:	d1f6      	bne.n	3608 <nrfx_flag32_alloc+0x20>
    361a:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    361e:	d1e5      	bne.n	35ec <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    3620:	4802      	ldr	r0, [pc, #8]	; (362c <nrfx_flag32_alloc+0x44>)
    *p_flag = idx;
    3622:	700c      	strb	r4, [r1, #0]
}
    3624:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    3626:	4802      	ldr	r0, [pc, #8]	; (3630 <nrfx_flag32_alloc+0x48>)
    3628:	e7fc      	b.n	3624 <nrfx_flag32_alloc+0x3c>
    362a:	bf00      	nop
    362c:	0bad0000 	.word	0x0bad0000
    3630:	0bad0002 	.word	0x0bad0002

00003634 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    3634:	6803      	ldr	r3, [r0, #0]
    3636:	40cb      	lsrs	r3, r1
    3638:	07db      	lsls	r3, r3, #31
{
    363a:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    363c:	d415      	bmi.n	366a <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    363e:	2301      	movs	r3, #1
    3640:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    3644:	6803      	ldr	r3, [r0, #0]
    3646:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    364a:	ea41 0203 	orr.w	r2, r1, r3
    364e:	e850 4f00 	ldrex	r4, [r0]
    3652:	429c      	cmp	r4, r3
    3654:	d104      	bne.n	3660 <nrfx_flag32_free+0x2c>
    3656:	e840 2c00 	strex	ip, r2, [r0]
    365a:	f1bc 0f00 	cmp.w	ip, #0
    365e:	d1f6      	bne.n	364e <nrfx_flag32_free+0x1a>
    3660:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3664:	d1ee      	bne.n	3644 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    3666:	4802      	ldr	r0, [pc, #8]	; (3670 <nrfx_flag32_free+0x3c>)
}
    3668:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    366a:	4802      	ldr	r0, [pc, #8]	; (3674 <nrfx_flag32_free+0x40>)
    366c:	e7fc      	b.n	3668 <nrfx_flag32_free+0x34>
    366e:	bf00      	nop
    3670:	0bad0000 	.word	0x0bad0000
    3674:	0bad0004 	.word	0x0bad0004

00003678 <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    3678:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    367a:	4604      	mov	r4, r0
    367c:	b170      	cbz	r0, 369c <clock_stop+0x24>
    367e:	2801      	cmp	r0, #1
    3680:	d031      	beq.n	36e6 <clock_stop+0x6e>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    3682:	4931      	ldr	r1, [pc, #196]	; (3748 <clock_stop+0xd0>)
    3684:	4831      	ldr	r0, [pc, #196]	; (374c <clock_stop+0xd4>)
    3686:	4a32      	ldr	r2, [pc, #200]	; (3750 <clock_stop+0xd8>)
    3688:	23d8      	movs	r3, #216	; 0xd8
    368a:	f003 faf6 	bl	6c7a <assert_print>
    368e:	4830      	ldr	r0, [pc, #192]	; (3750 <clock_stop+0xd8>)
    3690:	21d8      	movs	r1, #216	; 0xd8
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    3692:	b003      	add	sp, #12
    3694:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
            NRFX_ASSERT(0);
    3698:	f003 bae8 	b.w	6c6c <assert_post_action>
    p_reg->INTENCLR = mask;
    369c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    36a0:	2202      	movs	r2, #2
    36a2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    36a6:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    36aa:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    36ae:	2201      	movs	r2, #1
    36b0:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    36b2:	2301      	movs	r3, #1
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    36b4:	429c      	cmp	r4, r3
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    36b6:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    36ba:	bf14      	ite	ne
    36bc:	2500      	movne	r5, #0
    36be:	f10d 0507 	addeq.w	r5, sp, #7
    36c2:	f242 7710 	movw	r7, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    36c6:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    36ca:	b1bc      	cbz	r4, 36fc <clock_stop+0x84>
    36cc:	2c01      	cmp	r4, #1
    36ce:	d02c      	beq.n	372a <clock_stop+0xb2>
            NRFX_ASSERT(0);
    36d0:	491d      	ldr	r1, [pc, #116]	; (3748 <clock_stop+0xd0>)
    36d2:	481e      	ldr	r0, [pc, #120]	; (374c <clock_stop+0xd4>)
    36d4:	4a1f      	ldr	r2, [pc, #124]	; (3754 <clock_stop+0xdc>)
    36d6:	f44f 734f 	mov.w	r3, #828	; 0x33c
    36da:	f003 face 	bl	6c7a <assert_print>
    36de:	481d      	ldr	r0, [pc, #116]	; (3754 <clock_stop+0xdc>)
    36e0:	f44f 714f 	mov.w	r1, #828	; 0x33c
    36e4:	e7d5      	b.n	3692 <clock_stop+0x1a>
    p_reg->INTENCLR = mask;
    36e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    36ea:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    36ec:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    36f0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    36f4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    36f8:	6058      	str	r0, [r3, #4]
}
    36fa:	e7da      	b.n	36b2 <clock_stop+0x3a>
            if (p_clk_src != NULL)
    36fc:	b125      	cbz	r5, 3708 <clock_stop+0x90>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    36fe:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    3702:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    3706:	602b      	str	r3, [r5, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3708:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    370c:	03da      	lsls	r2, r3, #15
    370e:	d519      	bpl.n	3744 <clock_stop+0xcc>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    3710:	b11d      	cbz	r5, 371a <clock_stop+0xa2>
    3712:	f89d 3007 	ldrb.w	r3, [sp, #7]
    3716:	2b01      	cmp	r3, #1
    3718:	d104      	bne.n	3724 <clock_stop+0xac>
    371a:	2001      	movs	r0, #1
    371c:	f003 fd49 	bl	71b2 <nrfx_busy_wait>
    3720:	3f01      	subs	r7, #1
    3722:	d1d2      	bne.n	36ca <clock_stop+0x52>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    3724:	2c01      	cmp	r4, #1
    3726:	d00a      	beq.n	373e <clock_stop+0xc6>
    3728:	e00c      	b.n	3744 <clock_stop+0xcc>
            if (p_clk_src != NULL)
    372a:	b125      	cbz	r5, 3736 <clock_stop+0xbe>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    372c:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    3730:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    3734:	702b      	strb	r3, [r5, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3736:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    373a:	03db      	lsls	r3, r3, #15
    373c:	d4e8      	bmi.n	3710 <clock_stop+0x98>
            m_clock_cb.hfclk_started = false;
    373e:	4b06      	ldr	r3, [pc, #24]	; (3758 <clock_stop+0xe0>)
    3740:	2200      	movs	r2, #0
    3742:	715a      	strb	r2, [r3, #5]
}
    3744:	b003      	add	sp, #12
    3746:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3748:	00007efd 	.word	0x00007efd
    374c:	0000795b 	.word	0x0000795b
    3750:	000081f7 	.word	0x000081f7
    3754:	00008234 	.word	0x00008234
    3758:	20000a74 	.word	0x20000a74

0000375c <nrfx_clock_init>:
    }
    return is_correct_clk;
}

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    375c:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    375e:	4604      	mov	r4, r0
    3760:	b958      	cbnz	r0, 377a <nrfx_clock_init+0x1e>
    3762:	490b      	ldr	r1, [pc, #44]	; (3790 <nrfx_clock_init+0x34>)
    3764:	480b      	ldr	r0, [pc, #44]	; (3794 <nrfx_clock_init+0x38>)
    3766:	4a0c      	ldr	r2, [pc, #48]	; (3798 <nrfx_clock_init+0x3c>)
    3768:	f240 1315 	movw	r3, #277	; 0x115
    376c:	f003 fa85 	bl	6c7a <assert_print>
    3770:	4809      	ldr	r0, [pc, #36]	; (3798 <nrfx_clock_init+0x3c>)
    3772:	f240 1115 	movw	r1, #277	; 0x115
    3776:	f003 fa79 	bl	6c6c <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    377a:	4b08      	ldr	r3, [pc, #32]	; (379c <nrfx_clock_init+0x40>)
    377c:	791a      	ldrb	r2, [r3, #4]
    377e:	b922      	cbnz	r2, 378a <nrfx_clock_init+0x2e>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    3780:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    3782:	4807      	ldr	r0, [pc, #28]	; (37a0 <nrfx_clock_init+0x44>)
        m_clock_cb.event_handler = event_handler;
    3784:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    3786:	809a      	strh	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    3788:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    378a:	4806      	ldr	r0, [pc, #24]	; (37a4 <nrfx_clock_init+0x48>)
    return err_code;
    378c:	e7fc      	b.n	3788 <nrfx_clock_init+0x2c>
    378e:	bf00      	nop
    3790:	00008268 	.word	0x00008268
    3794:	0000795b 	.word	0x0000795b
    3798:	000081f7 	.word	0x000081f7
    379c:	20000a74 	.word	0x20000a74
    37a0:	0bad0000 	.word	0x0bad0000
    37a4:	0bad000c 	.word	0x0bad000c

000037a8 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    37a8:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    37aa:	4b0d      	ldr	r3, [pc, #52]	; (37e0 <nrfx_clock_enable+0x38>)
    37ac:	791b      	ldrb	r3, [r3, #4]
    37ae:	b95b      	cbnz	r3, 37c8 <nrfx_clock_enable+0x20>
    37b0:	490c      	ldr	r1, [pc, #48]	; (37e4 <nrfx_clock_enable+0x3c>)
    37b2:	480d      	ldr	r0, [pc, #52]	; (37e8 <nrfx_clock_enable+0x40>)
    37b4:	4a0d      	ldr	r2, [pc, #52]	; (37ec <nrfx_clock_enable+0x44>)
    37b6:	f44f 7397 	mov.w	r3, #302	; 0x12e
    37ba:	f003 fa5e 	bl	6c7a <assert_print>
    37be:	480b      	ldr	r0, [pc, #44]	; (37ec <nrfx_clock_enable+0x44>)
    37c0:	f44f 7197 	mov.w	r1, #302	; 0x12e
    37c4:	f003 fa52 	bl	6c6c <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    37c8:	2000      	movs	r0, #0
    37ca:	f7fe f8b7 	bl	193c <arch_irq_is_enabled>
    37ce:	b908      	cbnz	r0, 37d4 <nrfx_clock_enable+0x2c>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    37d0:	f7fe f8a4 	bl	191c <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    37d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    37d8:	2200      	movs	r2, #0
    37da:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    37de:	bd08      	pop	{r3, pc}
    37e0:	20000a74 	.word	0x20000a74
    37e4:	00008276 	.word	0x00008276
    37e8:	0000795b 	.word	0x0000795b
    37ec:	000081f7 	.word	0x000081f7

000037f0 <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    37f0:	4b2c      	ldr	r3, [pc, #176]	; (38a4 <nrfx_clock_start+0xb4>)
    37f2:	791b      	ldrb	r3, [r3, #4]
{
    37f4:	b510      	push	{r4, lr}
    37f6:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    37f8:	b95b      	cbnz	r3, 3812 <nrfx_clock_start+0x22>
    37fa:	492b      	ldr	r1, [pc, #172]	; (38a8 <nrfx_clock_start+0xb8>)
    37fc:	482b      	ldr	r0, [pc, #172]	; (38ac <nrfx_clock_start+0xbc>)
    37fe:	4a2c      	ldr	r2, [pc, #176]	; (38b0 <nrfx_clock_start+0xc0>)
    3800:	f44f 73b4 	mov.w	r3, #360	; 0x168
    3804:	f003 fa39 	bl	6c7a <assert_print>
    3808:	4829      	ldr	r0, [pc, #164]	; (38b0 <nrfx_clock_start+0xc0>)
    380a:	f44f 71b4 	mov.w	r1, #360	; 0x168
    380e:	f003 fa2d 	bl	6c6c <assert_post_action>
    switch (domain)
    3812:	b17c      	cbz	r4, 3834 <nrfx_clock_start+0x44>
    3814:	2c01      	cmp	r4, #1
    3816:	d03a      	beq.n	388e <nrfx_clock_start+0x9e>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    3818:	4926      	ldr	r1, [pc, #152]	; (38b4 <nrfx_clock_start+0xc4>)
    381a:	4824      	ldr	r0, [pc, #144]	; (38ac <nrfx_clock_start+0xbc>)
    381c:	4a24      	ldr	r2, [pc, #144]	; (38b0 <nrfx_clock_start+0xc0>)
    381e:	f44f 73d3 	mov.w	r3, #422	; 0x1a6
    3822:	f003 fa2a 	bl	6c7a <assert_print>
            break;
    }
}
    3826:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            NRFX_ASSERT(0);
    382a:	4821      	ldr	r0, [pc, #132]	; (38b0 <nrfx_clock_start+0xc0>)
    382c:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
    3830:	f003 ba1c 	b.w	6c6c <assert_post_action>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3834:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3838:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    383c:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    3840:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
    3844:	d10b      	bne.n	385e <nrfx_clock_start+0x6e>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    3846:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    384a:	07c9      	lsls	r1, r1, #31
    384c:	d510      	bpl.n	3870 <nrfx_clock_start+0x80>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    384e:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    if (!is_correct_clk)
    3852:	079b      	lsls	r3, r3, #30
    3854:	d408      	bmi.n	3868 <nrfx_clock_start+0x78>
    p_reg->INTENSET = mask;
    3856:	2302      	movs	r3, #2
    3858:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    385c:	e016      	b.n	388c <nrfx_clock_start+0x9c>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    385e:	f001 0303 	and.w	r3, r1, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    3862:	2b01      	cmp	r3, #1
    3864:	d004      	beq.n	3870 <nrfx_clock_start+0x80>
    if (!is_correct_clk)
    3866:	b11b      	cbz	r3, 3870 <nrfx_clock_start+0x80>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    3868:	2000      	movs	r0, #0
    386a:	f7ff ff05 	bl	3678 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    386e:	2300      	movs	r3, #0
    p_reg->LFCLKSRC = (uint32_t)(source);
    3870:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3874:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3878:	2300      	movs	r3, #0
    387a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    387e:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    3882:	2302      	movs	r3, #2
    3884:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3888:	2301      	movs	r3, #1
    388a:	6093      	str	r3, [r2, #8]
}
    388c:	bd10      	pop	{r4, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    388e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3892:	2200      	movs	r2, #0
    3894:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3898:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    389c:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    38a0:	601c      	str	r4, [r3, #0]
}
    38a2:	e7f3      	b.n	388c <nrfx_clock_start+0x9c>
    38a4:	20000a74 	.word	0x20000a74
    38a8:	00008276 	.word	0x00008276
    38ac:	0000795b 	.word	0x0000795b
    38b0:	000081f7 	.word	0x000081f7
    38b4:	00007efd 	.word	0x00007efd

000038b8 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    38b8:	4b0a      	ldr	r3, [pc, #40]	; (38e4 <nrfx_clock_stop+0x2c>)
    38ba:	791b      	ldrb	r3, [r3, #4]
{
    38bc:	b510      	push	{r4, lr}
    38be:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    38c0:	b95b      	cbnz	r3, 38da <nrfx_clock_stop+0x22>
    38c2:	4909      	ldr	r1, [pc, #36]	; (38e8 <nrfx_clock_stop+0x30>)
    38c4:	4809      	ldr	r0, [pc, #36]	; (38ec <nrfx_clock_stop+0x34>)
    38c6:	4a0a      	ldr	r2, [pc, #40]	; (38f0 <nrfx_clock_stop+0x38>)
    38c8:	f240 13ad 	movw	r3, #429	; 0x1ad
    38cc:	f003 f9d5 	bl	6c7a <assert_print>
    38d0:	4807      	ldr	r0, [pc, #28]	; (38f0 <nrfx_clock_stop+0x38>)
    38d2:	f240 11ad 	movw	r1, #429	; 0x1ad
    38d6:	f003 f9c9 	bl	6c6c <assert_post_action>
    clock_stop(domain);
    38da:	4620      	mov	r0, r4
}
    38dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    clock_stop(domain);
    38e0:	f7ff beca 	b.w	3678 <clock_stop>
    38e4:	20000a74 	.word	0x20000a74
    38e8:	00008276 	.word	0x00008276
    38ec:	0000795b 	.word	0x0000795b
    38f0:	000081f7 	.word	0x000081f7

000038f4 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    38f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    38f8:	b510      	push	{r4, lr}
    38fa:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    38fe:	b16a      	cbz	r2, 391c <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3900:	2200      	movs	r2, #0
    3902:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3906:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    390a:	2201      	movs	r2, #1
    390c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    3910:	4b11      	ldr	r3, [pc, #68]	; (3958 <nrfx_power_clock_irq_handler+0x64>)
    3912:	7958      	ldrb	r0, [r3, #5]
    3914:	b910      	cbnz	r0, 391c <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    3916:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3918:	681b      	ldr	r3, [r3, #0]
    391a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    391c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3920:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    3924:	b172      	cbz	r2, 3944 <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3926:	2200      	movs	r2, #0
    3928:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    392c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3930:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3934:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    3938:	0792      	lsls	r2, r2, #30
    393a:	d104      	bne.n	3946 <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    393c:	2201      	movs	r2, #1
    393e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3942:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    3944:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    3946:	2202      	movs	r2, #2
    3948:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    394c:	4b02      	ldr	r3, [pc, #8]	; (3958 <nrfx_power_clock_irq_handler+0x64>)
}
    394e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3952:	681b      	ldr	r3, [r3, #0]
    3954:	2001      	movs	r0, #1
    3956:	4718      	bx	r3
    3958:	20000a74 	.word	0x20000a74

0000395c <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    395c:	4b03      	ldr	r3, [pc, #12]	; (396c <pin_in_use_by_te+0x10>)
    395e:	3008      	adds	r0, #8
    3960:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    3964:	f3c0 1040 	ubfx	r0, r0, #5, #1
    3968:	4770      	bx	lr
    396a:	bf00      	nop
    396c:	20000058 	.word	0x20000058

00003970 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    3970:	4b04      	ldr	r3, [pc, #16]	; (3984 <pin_has_trigger+0x14>)
    3972:	3008      	adds	r0, #8
    3974:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    3978:	f010 001c 	ands.w	r0, r0, #28
    397c:	bf18      	it	ne
    397e:	2001      	movne	r0, #1
    3980:	4770      	bx	lr
    3982:	bf00      	nop
    3984:	20000058 	.word	0x20000058

00003988 <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3988:	4b03      	ldr	r3, [pc, #12]	; (3998 <pin_is_output+0x10>)
    398a:	3008      	adds	r0, #8
    398c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    3990:	f3c0 0040 	ubfx	r0, r0, #1, #1
    3994:	4770      	bx	lr
    3996:	bf00      	nop
    3998:	20000058 	.word	0x20000058

0000399c <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    399c:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    399e:	f100 0308 	add.w	r3, r0, #8
    39a2:	4c0c      	ldr	r4, [pc, #48]	; (39d4 <call_handler+0x38>)
    39a4:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    39a8:	05da      	lsls	r2, r3, #23
{
    39aa:	4605      	mov	r5, r0
    39ac:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    39ae:	d507      	bpl.n	39c0 <call_handler+0x24>
    39b0:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    39b4:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    39b8:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    39bc:	6852      	ldr	r2, [r2, #4]
    39be:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    39c0:	68a3      	ldr	r3, [r4, #8]
    39c2:	b12b      	cbz	r3, 39d0 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    39c4:	68e2      	ldr	r2, [r4, #12]
    39c6:	4631      	mov	r1, r6
    39c8:	4628      	mov	r0, r5
    }
}
    39ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    39ce:	4718      	bx	r3
}
    39d0:	bd70      	pop	{r4, r5, r6, pc}
    39d2:	bf00      	nop
    39d4:	20000058 	.word	0x20000058

000039d8 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    39d8:	4a19      	ldr	r2, [pc, #100]	; (3a40 <release_handler+0x68>)
    39da:	3008      	adds	r0, #8
{
    39dc:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    39de:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    39e2:	05d9      	lsls	r1, r3, #23
    39e4:	d51d      	bpl.n	3a22 <release_handler+0x4a>
    39e6:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    39ea:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    39ee:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    39f2:	f102 0410 	add.w	r4, r2, #16
    39f6:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    39f8:	f834 3b02 	ldrh.w	r3, [r4], #2
    39fc:	f413 7f80 	tst.w	r3, #256	; 0x100
    3a00:	d003      	beq.n	3a0a <release_handler+0x32>
    3a02:	f3c3 2343 	ubfx	r3, r3, #9, #4
    3a06:	4299      	cmp	r1, r3
    3a08:	d00b      	beq.n	3a22 <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3a0a:	3001      	adds	r0, #1
    3a0c:	2830      	cmp	r0, #48	; 0x30
    3a0e:	d1f3      	bne.n	39f8 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    3a10:	2300      	movs	r3, #0
    3a12:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    3a16:	480b      	ldr	r0, [pc, #44]	; (3a44 <release_handler+0x6c>)
    3a18:	f7ff fe0c 	bl	3634 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    3a1c:	4b0a      	ldr	r3, [pc, #40]	; (3a48 <release_handler+0x70>)
    3a1e:	4298      	cmp	r0, r3
    3a20:	d100      	bne.n	3a24 <release_handler+0x4c>
}
    3a22:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    3a24:	4909      	ldr	r1, [pc, #36]	; (3a4c <release_handler+0x74>)
    3a26:	480a      	ldr	r0, [pc, #40]	; (3a50 <release_handler+0x78>)
    3a28:	4a0a      	ldr	r2, [pc, #40]	; (3a54 <release_handler+0x7c>)
    3a2a:	f44f 7399 	mov.w	r3, #306	; 0x132
    3a2e:	f003 f924 	bl	6c7a <assert_print>
}
    3a32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    3a36:	4807      	ldr	r0, [pc, #28]	; (3a54 <release_handler+0x7c>)
    3a38:	f44f 7199 	mov.w	r1, #306	; 0x132
    3a3c:	f003 b916 	b.w	6c6c <assert_post_action>
    3a40:	20000058 	.word	0x20000058
    3a44:	200000cc 	.word	0x200000cc
    3a48:	0bad0000 	.word	0x0bad0000
    3a4c:	000082f8 	.word	0x000082f8
    3a50:	0000795b 	.word	0x0000795b
    3a54:	00008294 	.word	0x00008294

00003a58 <pin_handler_trigger_uninit>:
{
    3a58:	b538      	push	{r3, r4, r5, lr}
    3a5a:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    3a5c:	f7ff ff7e 	bl	395c <pin_in_use_by_te>
    3a60:	4c09      	ldr	r4, [pc, #36]	; (3a88 <pin_handler_trigger_uninit+0x30>)
    3a62:	f102 0508 	add.w	r5, r2, #8
    3a66:	b140      	cbz	r0, 3a7a <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3a68:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    3a6c:	4907      	ldr	r1, [pc, #28]	; (3a8c <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    3a6e:	0b5b      	lsrs	r3, r3, #13
    3a70:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    3a74:	2000      	movs	r0, #0
    3a76:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    3a7a:	4610      	mov	r0, r2
    3a7c:	f7ff ffac 	bl	39d8 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    3a80:	2300      	movs	r3, #0
    3a82:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    3a86:	bd38      	pop	{r3, r4, r5, pc}
    3a88:	20000058 	.word	0x20000058
    3a8c:	40006000 	.word	0x40006000

00003a90 <nrf_gpio_pin_port_decode>:
{
    3a90:	b510      	push	{r4, lr}
    3a92:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3a94:	6800      	ldr	r0, [r0, #0]
    3a96:	f003 fb8e 	bl	71b6 <nrf_gpio_pin_present_check>
    3a9a:	b958      	cbnz	r0, 3ab4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c>
    3a9c:	4912      	ldr	r1, [pc, #72]	; (3ae8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x50>)
    3a9e:	4813      	ldr	r0, [pc, #76]	; (3aec <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x54>)
    3aa0:	4a13      	ldr	r2, [pc, #76]	; (3af0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x58>)
    3aa2:	f240 2329 	movw	r3, #553	; 0x229
    3aa6:	f003 f8e8 	bl	6c7a <assert_print>
    3aaa:	4811      	ldr	r0, [pc, #68]	; (3af0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x58>)
    3aac:	f240 2129 	movw	r1, #553	; 0x229
    3ab0:	f003 f8dc 	bl	6c6c <assert_post_action>
    uint32_t pin_number = *p_pin;
    3ab4:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    3ab6:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3aba:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    3abc:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3abe:	d00d      	beq.n	3adc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x44>
    3ac0:	2b01      	cmp	r3, #1
    3ac2:	d00e      	beq.n	3ae2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4a>
            NRFX_ASSERT(0);
    3ac4:	490b      	ldr	r1, [pc, #44]	; (3af4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x5c>)
    3ac6:	4809      	ldr	r0, [pc, #36]	; (3aec <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x54>)
    3ac8:	4a09      	ldr	r2, [pc, #36]	; (3af0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x58>)
    3aca:	f240 232e 	movw	r3, #558	; 0x22e
    3ace:	f003 f8d4 	bl	6c7a <assert_print>
    3ad2:	4807      	ldr	r0, [pc, #28]	; (3af0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x58>)
    3ad4:	f240 212e 	movw	r1, #558	; 0x22e
    3ad8:	f003 f8c8 	bl	6c6c <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3adc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    3ae0:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    3ae2:	4805      	ldr	r0, [pc, #20]	; (3af8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x60>)
    3ae4:	e7fc      	b.n	3ae0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x48>
    3ae6:	bf00      	nop
    3ae8:	000081a0 	.word	0x000081a0
    3aec:	0000795b 	.word	0x0000795b
    3af0:	0000816d 	.word	0x0000816d
    3af4:	00007efd 	.word	0x00007efd
    3af8:	50000300 	.word	0x50000300

00003afc <nrfx_gpiote_input_configure>:
{
    3afc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3afe:	4604      	mov	r4, r0
    3b00:	b085      	sub	sp, #20
    3b02:	4617      	mov	r7, r2
    3b04:	461d      	mov	r5, r3
    if (p_input_config)
    3b06:	b1f1      	cbz	r1, 3b46 <nrfx_gpiote_input_configure+0x4a>
        if (pin_is_task_output(pin))
    3b08:	f003 fb66 	bl	71d8 <pin_is_task_output>
    3b0c:	b110      	cbz	r0, 3b14 <nrfx_gpiote_input_configure+0x18>
                return NRFX_ERROR_INVALID_PARAM;
    3b0e:	484d      	ldr	r0, [pc, #308]	; (3c44 <nrfx_gpiote_input_configure+0x148>)
}
    3b10:	b005      	add	sp, #20
    3b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    3b14:	460b      	mov	r3, r1
    3b16:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    3b1a:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    3b1e:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    3b22:	f10d 020f 	add.w	r2, sp, #15
    3b26:	f10d 010e 	add.w	r1, sp, #14
    3b2a:	4620      	mov	r0, r4
    3b2c:	f003 fb63 	bl	71f6 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    3b30:	4a45      	ldr	r2, [pc, #276]	; (3c48 <nrfx_gpiote_input_configure+0x14c>)
    3b32:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    3b36:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3b3a:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    3b3e:	f043 0301 	orr.w	r3, r3, #1
    3b42:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    3b46:	b197      	cbz	r7, 3b6e <nrfx_gpiote_input_configure+0x72>
        if (pin_is_output(pin))
    3b48:	4620      	mov	r0, r4
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    3b4a:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    3b4c:	687a      	ldr	r2, [r7, #4]
        if (pin_is_output(pin))
    3b4e:	f7ff ff1b 	bl	3988 <pin_is_output>
    3b52:	b180      	cbz	r0, 3b76 <nrfx_gpiote_input_configure+0x7a>
            if (use_evt)
    3b54:	2a00      	cmp	r2, #0
    3b56:	d1da      	bne.n	3b0e <nrfx_gpiote_input_configure+0x12>
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    3b58:	4a3b      	ldr	r2, [pc, #236]	; (3c48 <nrfx_gpiote_input_configure+0x14c>)
    3b5a:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    3b5e:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3b62:	f023 031c 	bic.w	r3, r3, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    3b66:	ea43 0386 	orr.w	r3, r3, r6, lsl #2
    3b6a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
    3b6e:	2d00      	cmp	r5, #0
    3b70:	d13d      	bne.n	3bee <nrfx_gpiote_input_configure+0xf2>
    return NRFX_SUCCESS;
    3b72:	4836      	ldr	r0, [pc, #216]	; (3c4c <nrfx_gpiote_input_configure+0x150>)
    3b74:	e7cc      	b.n	3b10 <nrfx_gpiote_input_configure+0x14>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    3b76:	4f34      	ldr	r7, [pc, #208]	; (3c48 <nrfx_gpiote_input_configure+0x14c>)
    3b78:	f104 0c08 	add.w	ip, r4, #8
    3b7c:	f837 101c 	ldrh.w	r1, [r7, ip, lsl #1]
    3b80:	f021 0120 	bic.w	r1, r1, #32
    3b84:	04c9      	lsls	r1, r1, #19
    3b86:	0cc9      	lsrs	r1, r1, #19
    3b88:	f827 101c 	strh.w	r1, [r7, ip, lsl #1]
            if (use_evt)
    3b8c:	2a00      	cmp	r2, #0
    3b8e:	d0e3      	beq.n	3b58 <nrfx_gpiote_input_configure+0x5c>
                if (!edge)
    3b90:	2e03      	cmp	r6, #3
    3b92:	d8bc      	bhi.n	3b0e <nrfx_gpiote_input_configure+0x12>
                uint8_t ch = *p_trigger_config->p_in_channel;
    3b94:	7813      	ldrb	r3, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    3b96:	b92e      	cbnz	r6, 3ba4 <nrfx_gpiote_input_configure+0xa8>
    3b98:	4a2d      	ldr	r2, [pc, #180]	; (3c50 <nrfx_gpiote_input_configure+0x154>)
    3b9a:	f503 71a2 	add.w	r1, r3, #324	; 0x144
    3b9e:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    3ba2:	e7d9      	b.n	3b58 <nrfx_gpiote_input_configure+0x5c>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3ba4:	009a      	lsls	r2, r3, #2
    3ba6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3baa:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3bae:	ea41 3143 	orr.w	r1, r1, r3, lsl #13
    3bb2:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    3bb6:	f020 0003 	bic.w	r0, r0, #3
    3bba:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    3bbe:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    3bc2:	f420 304f 	bic.w	r0, r0, #211968	; 0x33c00
    3bc6:	f420 7040 	bic.w	r0, r0, #768	; 0x300
    3bca:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3bce:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    3bd2:	0220      	lsls	r0, r4, #8
    3bd4:	f400 507c 	and.w	r0, r0, #16128	; 0x3f00
    3bd8:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    3bdc:	ea40 000e 	orr.w	r0, r0, lr
    3be0:	f041 0120 	orr.w	r1, r1, #32
    3be4:	f827 101c 	strh.w	r1, [r7, ip, lsl #1]
    3be8:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    3bec:	e7b4      	b.n	3b58 <nrfx_gpiote_input_configure+0x5c>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    3bee:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    3bf2:	4620      	mov	r0, r4
    3bf4:	f7ff fef0 	bl	39d8 <release_handler>
    if (!handler)
    3bf8:	2e00      	cmp	r6, #0
    3bfa:	d0ba      	beq.n	3b72 <nrfx_gpiote_input_configure+0x76>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    3bfc:	4d12      	ldr	r5, [pc, #72]	; (3c48 <nrfx_gpiote_input_configure+0x14c>)
    3bfe:	682b      	ldr	r3, [r5, #0]
    3c00:	429e      	cmp	r6, r3
    3c02:	d104      	bne.n	3c0e <nrfx_gpiote_input_configure+0x112>
    3c04:	686b      	ldr	r3, [r5, #4]
    3c06:	429f      	cmp	r7, r3
    3c08:	d101      	bne.n	3c0e <nrfx_gpiote_input_configure+0x112>
    3c0a:	2200      	movs	r2, #0
    3c0c:	e00a      	b.n	3c24 <nrfx_gpiote_input_configure+0x128>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    3c0e:	4811      	ldr	r0, [pc, #68]	; (3c54 <nrfx_gpiote_input_configure+0x158>)
    3c10:	f10d 010f 	add.w	r1, sp, #15
    3c14:	f7ff fce8 	bl	35e8 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    3c18:	4b0c      	ldr	r3, [pc, #48]	; (3c4c <nrfx_gpiote_input_configure+0x150>)
    3c1a:	4298      	cmp	r0, r3
    3c1c:	f47f af78 	bne.w	3b10 <nrfx_gpiote_input_configure+0x14>
        handler_id = (int32_t)id;
    3c20:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    3c24:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    3c28:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3c2c:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    3c2e:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3c30:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    3c34:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    3c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3c3c:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    3c40:	e797      	b.n	3b72 <nrfx_gpiote_input_configure+0x76>
    3c42:	bf00      	nop
    3c44:	0bad0004 	.word	0x0bad0004
    3c48:	20000058 	.word	0x20000058
    3c4c:	0bad0000 	.word	0x0bad0000
    3c50:	40006000 	.word	0x40006000
    3c54:	200000cc 	.word	0x200000cc

00003c58 <nrfx_gpiote_output_configure>:
{
    3c58:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c5a:	4604      	mov	r4, r0
    3c5c:	b085      	sub	sp, #20
    3c5e:	4615      	mov	r5, r2
    if (p_config)
    3c60:	b321      	cbz	r1, 3cac <nrfx_gpiote_output_configure+0x54>
    return !pin_is_output(pin);
    3c62:	f7ff fe91 	bl	3988 <pin_is_output>
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3c66:	b920      	cbnz	r0, 3c72 <nrfx_gpiote_output_configure+0x1a>
    3c68:	4620      	mov	r0, r4
    3c6a:	f7ff fe77 	bl	395c <pin_in_use_by_te>
    3c6e:	2800      	cmp	r0, #0
    3c70:	d15e      	bne.n	3d30 <nrfx_gpiote_output_configure+0xd8>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    3c72:	4620      	mov	r0, r4
    3c74:	f7ff fe7c 	bl	3970 <pin_has_trigger>
    3c78:	b110      	cbz	r0, 3c80 <nrfx_gpiote_output_configure+0x28>
    3c7a:	784b      	ldrb	r3, [r1, #1]
    3c7c:	2b01      	cmp	r3, #1
    3c7e:	d057      	beq.n	3d30 <nrfx_gpiote_output_configure+0xd8>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    3c80:	2301      	movs	r3, #1
    3c82:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    3c86:	2300      	movs	r3, #0
    3c88:	e9cd 1300 	strd	r1, r3, [sp]
    3c8c:	1c4a      	adds	r2, r1, #1
    3c8e:	1c8b      	adds	r3, r1, #2
    3c90:	4620      	mov	r0, r4
    3c92:	f10d 010f 	add.w	r1, sp, #15
    3c96:	f003 faae 	bl	71f6 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    3c9a:	4a26      	ldr	r2, [pc, #152]	; (3d34 <nrfx_gpiote_output_configure+0xdc>)
    3c9c:	f104 0108 	add.w	r1, r4, #8
    3ca0:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3ca4:	f043 0303 	orr.w	r3, r3, #3
    3ca8:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    3cac:	b915      	cbnz	r5, 3cb4 <nrfx_gpiote_output_configure+0x5c>
    return NRFX_SUCCESS;
    3cae:	4822      	ldr	r0, [pc, #136]	; (3d38 <nrfx_gpiote_output_configure+0xe0>)
}
    3cb0:	b005      	add	sp, #20
    3cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return !pin_is_output(pin);
    3cb4:	4620      	mov	r0, r4
    3cb6:	f7ff fe67 	bl	3988 <pin_is_output>
        if (pin_is_input(pin))
    3cba:	b3c8      	cbz	r0, 3d30 <nrfx_gpiote_output_configure+0xd8>
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    3cbc:	4e1d      	ldr	r6, [pc, #116]	; (3d34 <nrfx_gpiote_output_configure+0xdc>)
        uint32_t ch = p_task_config->task_ch;
    3cbe:	f895 c000 	ldrb.w	ip, [r5]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    3cc2:	f104 0708 	add.w	r7, r4, #8
    3cc6:	4661      	mov	r1, ip
    3cc8:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
    3ccc:	0089      	lsls	r1, r1, #2
    3cce:	f020 0020 	bic.w	r0, r0, #32
    3cd2:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    3cd6:	04c0      	lsls	r0, r0, #19
    3cd8:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    3cdc:	0cc0      	lsrs	r0, r0, #19
    3cde:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    p_reg->CONFIG[idx] = 0;
    3ce2:	2300      	movs	r3, #0
    3ce4:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    3ce8:	786a      	ldrb	r2, [r5, #1]
    3cea:	2a00      	cmp	r2, #0
    3cec:	d0df      	beq.n	3cae <nrfx_gpiote_output_configure+0x56>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    3cee:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    3cf2:	78ad      	ldrb	r5, [r5, #2]
    3cf4:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    3cf8:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    3cfc:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3d00:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    3d04:	0223      	lsls	r3, r4, #8
    3d06:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3d0a:	0412      	lsls	r2, r2, #16
    3d0c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3d10:	ea43 030e 	orr.w	r3, r3, lr
    3d14:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3d16:	052a      	lsls	r2, r5, #20
    3d18:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3d1c:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3d20:	4313      	orrs	r3, r2
    3d22:	f040 0020 	orr.w	r0, r0, #32
    3d26:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3d2a:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    3d2e:	e7be      	b.n	3cae <nrfx_gpiote_output_configure+0x56>
            return NRFX_ERROR_INVALID_PARAM;
    3d30:	4802      	ldr	r0, [pc, #8]	; (3d3c <nrfx_gpiote_output_configure+0xe4>)
    3d32:	e7bd      	b.n	3cb0 <nrfx_gpiote_output_configure+0x58>
    3d34:	20000058 	.word	0x20000058
    3d38:	0bad0000 	.word	0x0bad0000
    3d3c:	0bad0004 	.word	0x0bad0004

00003d40 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    3d40:	4b01      	ldr	r3, [pc, #4]	; (3d48 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    3d42:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    3d46:	4770      	bx	lr
    3d48:	20000058 	.word	0x20000058

00003d4c <nrfx_gpiote_channel_get>:
{
    3d4c:	b538      	push	{r3, r4, r5, lr}
    3d4e:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    3d50:	460d      	mov	r5, r1
    3d52:	b959      	cbnz	r1, 3d6c <nrfx_gpiote_channel_get+0x20>
    3d54:	490c      	ldr	r1, [pc, #48]	; (3d88 <nrfx_gpiote_channel_get+0x3c>)
    3d56:	480d      	ldr	r0, [pc, #52]	; (3d8c <nrfx_gpiote_channel_get+0x40>)
    3d58:	4a0d      	ldr	r2, [pc, #52]	; (3d90 <nrfx_gpiote_channel_get+0x44>)
    3d5a:	f240 2335 	movw	r3, #565	; 0x235
    3d5e:	f002 ff8c 	bl	6c7a <assert_print>
    3d62:	480b      	ldr	r0, [pc, #44]	; (3d90 <nrfx_gpiote_channel_get+0x44>)
    3d64:	f240 2135 	movw	r1, #565	; 0x235
    3d68:	f002 ff80 	bl	6c6c <assert_post_action>
    if (pin_in_use_by_te(pin))
    3d6c:	4620      	mov	r0, r4
    3d6e:	f7ff fdf5 	bl	395c <pin_in_use_by_te>
    3d72:	b138      	cbz	r0, 3d84 <nrfx_gpiote_channel_get+0x38>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3d74:	4b07      	ldr	r3, [pc, #28]	; (3d94 <nrfx_gpiote_channel_get+0x48>)
        return NRFX_SUCCESS;
    3d76:	4808      	ldr	r0, [pc, #32]	; (3d98 <nrfx_gpiote_channel_get+0x4c>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3d78:	3408      	adds	r4, #8
    3d7a:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    3d7e:	0b5b      	lsrs	r3, r3, #13
    3d80:	702b      	strb	r3, [r5, #0]
}
    3d82:	bd38      	pop	{r3, r4, r5, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3d84:	4805      	ldr	r0, [pc, #20]	; (3d9c <nrfx_gpiote_channel_get+0x50>)
    3d86:	e7fc      	b.n	3d82 <nrfx_gpiote_channel_get+0x36>
    3d88:	0000830c 	.word	0x0000830c
    3d8c:	0000795b 	.word	0x0000795b
    3d90:	00008294 	.word	0x00008294
    3d94:	20000058 	.word	0x20000058
    3d98:	0bad0000 	.word	0x0bad0000
    3d9c:	0bad0004 	.word	0x0bad0004

00003da0 <nrfx_gpiote_init>:
{
    3da0:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    3da2:	4c0f      	ldr	r4, [pc, #60]	; (3de0 <nrfx_gpiote_init+0x40>)
    3da4:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    3da8:	b9bd      	cbnz	r5, 3dda <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    3daa:	2260      	movs	r2, #96	; 0x60
    3dac:	4629      	mov	r1, r5
    3dae:	f104 0010 	add.w	r0, r4, #16
    3db2:	f002 ffc3 	bl	6d3c <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    3db6:	2006      	movs	r0, #6
    3db8:	f7fd fdb0 	bl	191c <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3dbc:	4b09      	ldr	r3, [pc, #36]	; (3de4 <nrfx_gpiote_init+0x44>)
    return err_code;
    3dbe:	480a      	ldr	r0, [pc, #40]	; (3de8 <nrfx_gpiote_init+0x48>)
    3dc0:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    3dc4:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    3dc8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3dcc:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3dd0:	2301      	movs	r3, #1
    3dd2:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    3dd6:	6763      	str	r3, [r4, #116]	; 0x74
}
    3dd8:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    3dda:	4804      	ldr	r0, [pc, #16]	; (3dec <nrfx_gpiote_init+0x4c>)
    3ddc:	e7fc      	b.n	3dd8 <nrfx_gpiote_init+0x38>
    3dde:	bf00      	nop
    3de0:	20000058 	.word	0x20000058
    3de4:	40006000 	.word	0x40006000
    3de8:	0bad0000 	.word	0x0bad0000
    3dec:	0bad0005 	.word	0x0bad0005

00003df0 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    3df0:	4b03      	ldr	r3, [pc, #12]	; (3e00 <nrfx_gpiote_is_init+0x10>)
    3df2:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    3df6:	3800      	subs	r0, #0
    3df8:	bf18      	it	ne
    3dfa:	2001      	movne	r0, #1
    3dfc:	4770      	bx	lr
    3dfe:	bf00      	nop
    3e00:	20000058 	.word	0x20000058

00003e04 <nrfx_gpiote_channel_free>:
{
    3e04:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    3e06:	4801      	ldr	r0, [pc, #4]	; (3e0c <nrfx_gpiote_channel_free+0x8>)
    3e08:	f7ff bc14 	b.w	3634 <nrfx_flag32_free>
    3e0c:	200000c8 	.word	0x200000c8

00003e10 <nrfx_gpiote_channel_alloc>:
{
    3e10:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    3e12:	4801      	ldr	r0, [pc, #4]	; (3e18 <nrfx_gpiote_channel_alloc+0x8>)
    3e14:	f7ff bbe8 	b.w	35e8 <nrfx_flag32_alloc>
    3e18:	200000c8 	.word	0x200000c8

00003e1c <nrfx_gpiote_trigger_enable>:
{
    3e1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3e1e:	4604      	mov	r4, r0
    3e20:	460d      	mov	r5, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    3e22:	f7ff fda5 	bl	3970 <pin_has_trigger>
    3e26:	b958      	cbnz	r0, 3e40 <nrfx_gpiote_trigger_enable+0x24>
    3e28:	4930      	ldr	r1, [pc, #192]	; (3eec <nrfx_gpiote_trigger_enable+0xd0>)
    3e2a:	4831      	ldr	r0, [pc, #196]	; (3ef0 <nrfx_gpiote_trigger_enable+0xd4>)
    3e2c:	4a31      	ldr	r2, [pc, #196]	; (3ef4 <nrfx_gpiote_trigger_enable+0xd8>)
    3e2e:	f240 33df 	movw	r3, #991	; 0x3df
    3e32:	f002 ff22 	bl	6c7a <assert_print>
    3e36:	482f      	ldr	r0, [pc, #188]	; (3ef4 <nrfx_gpiote_trigger_enable+0xd8>)
    3e38:	f240 31df 	movw	r1, #991	; 0x3df
    3e3c:	f002 ff16 	bl	6c6c <assert_post_action>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3e40:	4620      	mov	r0, r4
    3e42:	f7ff fd8b 	bl	395c <pin_in_use_by_te>
    3e46:	4e2c      	ldr	r6, [pc, #176]	; (3ef8 <nrfx_gpiote_trigger_enable+0xdc>)
    3e48:	f104 0708 	add.w	r7, r4, #8
    3e4c:	b318      	cbz	r0, 3e96 <nrfx_gpiote_trigger_enable+0x7a>
    return !pin_is_output(pin);
    3e4e:	4620      	mov	r0, r4
    3e50:	f7ff fd9a 	bl	3988 <pin_is_output>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3e54:	4602      	mov	r2, r0
    3e56:	b9f0      	cbnz	r0, 3e96 <nrfx_gpiote_trigger_enable+0x7a>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3e58:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
    3e5c:	0b41      	lsrs	r1, r0, #13
        nrf_gpiote_event_clear(NRF_GPIOTE, nrf_gpiote_in_event_get(ch));
    3e5e:	4608      	mov	r0, r1
    3e60:	f003 f9c5 	bl	71ee <nrf_gpiote_in_event_get>
    return ((uint32_t)p_reg + event);
    3e64:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
    3e68:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3e6c:	601a      	str	r2, [r3, #0]
    3e6e:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3e70:	008b      	lsls	r3, r1, #2
    3e72:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3e76:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3e7a:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    3e7e:	f042 0201 	orr.w	r2, r2, #1
    3e82:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
        if (int_enable)
    3e86:	b125      	cbz	r5, 3e92 <nrfx_gpiote_trigger_enable+0x76>
    p_reg->INTENSET = mask;
    3e88:	4a1c      	ldr	r2, [pc, #112]	; (3efc <nrfx_gpiote_trigger_enable+0xe0>)
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    3e8a:	2301      	movs	r3, #1
    3e8c:	408b      	lsls	r3, r1
    3e8e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    3e92:	b003      	add	sp, #12
    3e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
        NRFX_ASSERT(int_enable);
    3e96:	b95d      	cbnz	r5, 3eb0 <nrfx_gpiote_trigger_enable+0x94>
    3e98:	4919      	ldr	r1, [pc, #100]	; (3f00 <nrfx_gpiote_trigger_enable+0xe4>)
    3e9a:	4815      	ldr	r0, [pc, #84]	; (3ef0 <nrfx_gpiote_trigger_enable+0xd4>)
    3e9c:	4a15      	ldr	r2, [pc, #84]	; (3ef4 <nrfx_gpiote_trigger_enable+0xd8>)
    3e9e:	f240 33ee 	movw	r3, #1006	; 0x3ee
    3ea2:	f002 feea 	bl	6c7a <assert_print>
    3ea6:	4813      	ldr	r0, [pc, #76]	; (3ef4 <nrfx_gpiote_trigger_enable+0xd8>)
    3ea8:	f240 31ee 	movw	r1, #1006	; 0x3ee
    3eac:	f002 fede 	bl	6c6c <assert_post_action>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3eb0:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    3eb4:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    3eb8:	2b04      	cmp	r3, #4
    3eba:	d012      	beq.n	3ee2 <nrfx_gpiote_trigger_enable+0xc6>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    3ebc:	2b05      	cmp	r3, #5
    3ebe:	d012      	beq.n	3ee6 <nrfx_gpiote_trigger_enable+0xca>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3ec0:	a801      	add	r0, sp, #4
    3ec2:	9401      	str	r4, [sp, #4]
    3ec4:	f7ff fde4 	bl	3a90 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3ec8:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    3eca:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3ece:	40d9      	lsrs	r1, r3
    3ed0:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3ed4:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3ed6:	4620      	mov	r0, r4
}
    3ed8:	b003      	add	sp, #12
    3eda:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3ede:	f003 b9d5 	b.w	728c <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3ee2:	2103      	movs	r1, #3
    3ee4:	e7f7      	b.n	3ed6 <nrfx_gpiote_trigger_enable+0xba>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    3ee6:	2102      	movs	r1, #2
    3ee8:	e7f5      	b.n	3ed6 <nrfx_gpiote_trigger_enable+0xba>
    3eea:	bf00      	nop
    3eec:	00008316 	.word	0x00008316
    3ef0:	0000795b 	.word	0x0000795b
    3ef4:	00008294 	.word	0x00008294
    3ef8:	20000058 	.word	0x20000058
    3efc:	40006000 	.word	0x40006000
    3f00:	0000832b 	.word	0x0000832b

00003f04 <nrfx_gpiote_trigger_disable>:
{
    3f04:	b508      	push	{r3, lr}
    3f06:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3f08:	f7ff fd28 	bl	395c <pin_in_use_by_te>
    3f0c:	b1c8      	cbz	r0, 3f42 <nrfx_gpiote_trigger_disable+0x3e>
    return !pin_is_output(pin);
    3f0e:	4610      	mov	r0, r2
    3f10:	f7ff fd3a 	bl	3988 <pin_is_output>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3f14:	b9a8      	cbnz	r0, 3f42 <nrfx_gpiote_trigger_disable+0x3e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3f16:	3208      	adds	r2, #8
    3f18:	4b0d      	ldr	r3, [pc, #52]	; (3f50 <nrfx_gpiote_trigger_disable+0x4c>)
    p_reg->INTENCLR = mask;
    3f1a:	490e      	ldr	r1, [pc, #56]	; (3f54 <nrfx_gpiote_trigger_disable+0x50>)
    3f1c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3f20:	2201      	movs	r2, #1
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3f22:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3f24:	409a      	lsls	r2, r3
    3f26:	009b      	lsls	r3, r3, #2
    3f28:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3f2c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3f30:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3f34:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    3f38:	f022 0203 	bic.w	r2, r2, #3
    3f3c:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    3f40:	bd08      	pop	{r3, pc}
    3f42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3f46:	2100      	movs	r1, #0
    3f48:	4610      	mov	r0, r2
    3f4a:	f003 b99f 	b.w	728c <nrf_gpio_cfg_sense_set>
    3f4e:	bf00      	nop
    3f50:	20000058 	.word	0x20000058
    3f54:	40006000 	.word	0x40006000

00003f58 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3f58:	4b0e      	ldr	r3, [pc, #56]	; (3f94 <nrfx_gpiote_pin_uninit+0x3c>)
    3f5a:	f100 0208 	add.w	r2, r0, #8
{
    3f5e:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3f60:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    3f64:	07db      	lsls	r3, r3, #31
{
    3f66:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    3f68:	d511      	bpl.n	3f8e <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    3f6a:	f7ff ffcb 	bl	3f04 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    3f6e:	4620      	mov	r0, r4
    3f70:	f7ff fd72 	bl	3a58 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3f74:	a801      	add	r0, sp, #4
    3f76:	9401      	str	r4, [sp, #4]
    3f78:	f7ff fd8a 	bl	3a90 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3f7c:	9b01      	ldr	r3, [sp, #4]
    3f7e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3f82:	2202      	movs	r2, #2
    3f84:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    3f88:	4803      	ldr	r0, [pc, #12]	; (3f98 <nrfx_gpiote_pin_uninit+0x40>)
}
    3f8a:	b002      	add	sp, #8
    3f8c:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3f8e:	4803      	ldr	r0, [pc, #12]	; (3f9c <nrfx_gpiote_pin_uninit+0x44>)
    3f90:	e7fb      	b.n	3f8a <nrfx_gpiote_pin_uninit+0x32>
    3f92:	bf00      	nop
    3f94:	20000058 	.word	0x20000058
    3f98:	0bad0000 	.word	0x0bad0000
    3f9c:	0bad0004 	.word	0x0bad0004

00003fa0 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    3fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3fa4:	4b65      	ldr	r3, [pc, #404]	; (413c <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
    3fa6:	4866      	ldr	r0, [pc, #408]	; (4140 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3fa8:	4966      	ldr	r1, [pc, #408]	; (4144 <nrfx_gpiote_irq_handler+0x1a4>)
    uint32_t status = 0;
    3faa:	2600      	movs	r6, #0
{
    3fac:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    3fae:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3fb0:	4634      	mov	r4, r6
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3fb2:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    3fb4:	b135      	cbz	r5, 3fc4 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    3fb6:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    3fba:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3fbc:	bf1e      	ittt	ne
    3fbe:	601c      	strne	r4, [r3, #0]
    3fc0:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    3fc2:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3fc4:	3304      	adds	r3, #4
    3fc6:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    3fc8:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3fcc:	d1f1      	bne.n	3fb2 <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3fce:	f8df 8170 	ldr.w	r8, [pc, #368]	; 4140 <nrfx_gpiote_irq_handler+0x1a0>
    3fd2:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    3fd6:	2b00      	cmp	r3, #0
    3fd8:	f000 8093 	beq.w	4102 <nrfx_gpiote_irq_handler+0x162>
        *p_masks = gpio_regs[i]->LATCH;
    3fdc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    3fe0:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    3fe4:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    3fe6:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    3fea:	f8d3 2820 	ldr.w	r2, [r3, #2080]	; 0x820
    3fee:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    3ff0:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3ff4:	2700      	movs	r7, #0
            while (latch[i])
    3ff6:	f10d 0910 	add.w	r9, sp, #16
    3ffa:	017b      	lsls	r3, r7, #5
    3ffc:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    3ffe:	f04f 0a01 	mov.w	sl, #1
    4002:	e04b      	b.n	409c <nrfx_gpiote_irq_handler+0xfc>
                pin += 32 * i;
    4004:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4006:	4a50      	ldr	r2, [pc, #320]	; (4148 <nrfx_gpiote_irq_handler+0x1a8>)
                uint32_t pin = NRF_CTZ(latch[i]);
    4008:	fa94 f4a4 	rbit	r4, r4
    400c:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    4010:	441c      	add	r4, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4012:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    4016:	08e0      	lsrs	r0, r4, #3
    4018:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    401c:	9403      	str	r4, [sp, #12]
    bit = BITMASK_RELBIT_GET(bit);
    401e:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    4022:	fa0a fc02 	lsl.w	ip, sl, r2
    4026:	f819 2000 	ldrb.w	r2, [r9, r0]
    402a:	ea22 020c 	bic.w	r2, r2, ip
    402e:	0899      	lsrs	r1, r3, #2
    4030:	f809 2000 	strb.w	r2, [r9, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4034:	a803      	add	r0, sp, #12
    4036:	f3c3 0582 	ubfx	r5, r3, #2, #3
    403a:	9101      	str	r1, [sp, #4]
    403c:	f7ff fd28 	bl	3a90 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4040:	9a03      	ldr	r2, [sp, #12]
    if (is_level(trigger))
    4042:	9901      	ldr	r1, [sp, #4]
    4044:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    4048:	074b      	lsls	r3, r1, #29
    404a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    404e:	46ab      	mov	fp, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    4050:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    4054:	d529      	bpl.n	40aa <nrfx_gpiote_irq_handler+0x10a>
        call_handler(pin, trigger);
    4056:	4659      	mov	r1, fp
    4058:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    405a:	b2d5      	uxtb	r5, r2
    405c:	f7ff fc9e 	bl	399c <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4060:	a803      	add	r0, sp, #12
    4062:	9403      	str	r4, [sp, #12]
    4064:	f7ff fd14 	bl	3a90 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4068:	9b03      	ldr	r3, [sp, #12]
    406a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    406e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    4072:	f3c3 4301 	ubfx	r3, r3, #16, #2
    4076:	429d      	cmp	r5, r3
    4078:	d107      	bne.n	408a <nrfx_gpiote_irq_handler+0xea>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    407a:	2100      	movs	r1, #0
    407c:	4620      	mov	r0, r4
    407e:	f003 f905 	bl	728c <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    4082:	4629      	mov	r1, r5
    4084:	4620      	mov	r0, r4
    4086:	f003 f901 	bl	728c <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    408a:	a803      	add	r0, sp, #12
    408c:	9403      	str	r4, [sp, #12]
    408e:	f7ff fcff 	bl	3a90 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    4092:	9b03      	ldr	r3, [sp, #12]
    4094:	fa0a f303 	lsl.w	r3, sl, r3
    4098:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
    409c:	f859 4027 	ldr.w	r4, [r9, r7, lsl #2]
    40a0:	2c00      	cmp	r4, #0
    40a2:	d1af      	bne.n	4004 <nrfx_gpiote_irq_handler+0x64>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    40a4:	b9cf      	cbnz	r7, 40da <nrfx_gpiote_irq_handler+0x13a>
    40a6:	2701      	movs	r7, #1
    40a8:	e7a7      	b.n	3ffa <nrfx_gpiote_irq_handler+0x5a>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    40aa:	2a02      	cmp	r2, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    40ac:	bf0c      	ite	eq
    40ae:	2103      	moveq	r1, #3
    40b0:	2102      	movne	r1, #2
    40b2:	4620      	mov	r0, r4
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    40b4:	9201      	str	r2, [sp, #4]
        nrf_gpio_cfg_sense_set(pin, next_sense);
    40b6:	f003 f8e9 	bl	728c <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    40ba:	2d03      	cmp	r5, #3
    40bc:	d004      	beq.n	40c8 <nrfx_gpiote_irq_handler+0x128>
    40be:	9a01      	ldr	r2, [sp, #4]
    40c0:	2a02      	cmp	r2, #2
    40c2:	d106      	bne.n	40d2 <nrfx_gpiote_irq_handler+0x132>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    40c4:	2d01      	cmp	r5, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    40c6:	d1e0      	bne.n	408a <nrfx_gpiote_irq_handler+0xea>
            call_handler(pin, trigger);
    40c8:	4659      	mov	r1, fp
    40ca:	4620      	mov	r0, r4
    40cc:	f7ff fc66 	bl	399c <call_handler>
    40d0:	e7db      	b.n	408a <nrfx_gpiote_irq_handler+0xea>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    40d2:	2a03      	cmp	r2, #3
    40d4:	d1d9      	bne.n	408a <nrfx_gpiote_irq_handler+0xea>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    40d6:	2d02      	cmp	r5, #2
    40d8:	e7f5      	b.n	40c6 <nrfx_gpiote_irq_handler+0x126>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    40da:	f8c8 417c 	str.w	r4, [r8, #380]	; 0x17c
    40de:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    40e2:	491a      	ldr	r1, [pc, #104]	; (414c <nrfx_gpiote_irq_handler+0x1ac>)
    40e4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    40e8:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    40ec:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    40ee:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    40f2:	f8d1 3520 	ldr.w	r3, [r1, #1312]	; 0x520
    40f6:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    40f8:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    40fc:	4313      	orrs	r3, r2
    40fe:	f47f af79 	bne.w	3ff4 <nrfx_gpiote_irq_handler+0x54>
        mask &= ~NRFX_BIT(ch);
    4102:	2401      	movs	r4, #1
    while (mask)
    4104:	b916      	cbnz	r6, 410c <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    4106:	b007      	add	sp, #28
    4108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    410c:	fa96 f3a6 	rbit	r3, r6
    4110:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    4114:	fa04 f203 	lsl.w	r2, r4, r3
    4118:	009b      	lsls	r3, r3, #2
    411a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    411e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    4122:	ea26 0602 	bic.w	r6, r6, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    4126:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    412a:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    412e:	f3c0 2005 	ubfx	r0, r0, #8, #6
    4132:	f3c1 4101 	ubfx	r1, r1, #16, #2
    4136:	f7ff fc31 	bl	399c <call_handler>
    413a:	e7e3      	b.n	4104 <nrfx_gpiote_irq_handler+0x164>
    413c:	40006100 	.word	0x40006100
    4140:	40006000 	.word	0x40006000
    4144:	40006120 	.word	0x40006120
    4148:	20000058 	.word	0x20000058
    414c:	50000300 	.word	0x50000300

00004150 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    4150:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    4152:	4801      	ldr	r0, [pc, #4]	; (4158 <nrfx_ppi_channel_alloc+0x8>)
    4154:	f7ff ba48 	b.w	35e8 <nrfx_flag32_alloc>
    4158:	200000d4 	.word	0x200000d4

0000415c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    415c:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    415e:	4c14      	ldr	r4, [pc, #80]	; (41b0 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    4160:	4a14      	ldr	r2, [pc, #80]	; (41b4 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    4162:	4915      	ldr	r1, [pc, #84]	; (41b8 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    4164:	2303      	movs	r3, #3
    4166:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    4168:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    416a:	4b14      	ldr	r3, [pc, #80]	; (41bc <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    416c:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    416e:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    4170:	f44f 6380 	mov.w	r3, #1024	; 0x400
    4174:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    4176:	2300      	movs	r3, #0
    4178:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    417a:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    417c:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    417e:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    4180:	4a0f      	ldr	r2, [pc, #60]	; (41c0 <_DoInit+0x64>)
    4182:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    4184:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    4186:	2210      	movs	r2, #16
    4188:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    418a:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    418c:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    418e:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    4190:	f002 fdaf 	bl	6cf2 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4194:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    4198:	490a      	ldr	r1, [pc, #40]	; (41c4 <_DoInit+0x68>)
    419a:	4620      	mov	r0, r4
    419c:	f002 fda9 	bl	6cf2 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    41a0:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    41a4:	2320      	movs	r3, #32
    41a6:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    41a8:	f3bf 8f5f 	dmb	sy
}
    41ac:	bd10      	pop	{r4, pc}
    41ae:	bf00      	nop
    41b0:	20000a7c 	.word	0x20000a7c
    41b4:	00008336 	.word	0x00008336
    41b8:	0000833f 	.word	0x0000833f
    41bc:	20000d56 	.word	0x20000d56
    41c0:	20000d46 	.word	0x20000d46
    41c4:	00008343 	.word	0x00008343

000041c8 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    41c8:	4b0e      	ldr	r3, [pc, #56]	; (4204 <z_sys_init_run_level+0x3c>)
{
    41ca:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    41cc:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    41d0:	3001      	adds	r0, #1
    41d2:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    41d6:	42a6      	cmp	r6, r4
    41d8:	d800      	bhi.n	41dc <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    41da:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    41dc:	e9d4 3500 	ldrd	r3, r5, [r4]
    41e0:	4628      	mov	r0, r5
    41e2:	4798      	blx	r3
		if (dev != NULL) {
    41e4:	b165      	cbz	r5, 4200 <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    41e6:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    41e8:	b130      	cbz	r0, 41f8 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    41ea:	2800      	cmp	r0, #0
    41ec:	bfb8      	it	lt
    41ee:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    41f0:	28ff      	cmp	r0, #255	; 0xff
    41f2:	bfa8      	it	ge
    41f4:	20ff      	movge	r0, #255	; 0xff
    41f6:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    41f8:	785a      	ldrb	r2, [r3, #1]
    41fa:	f042 0201 	orr.w	r2, r2, #1
    41fe:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4200:	3408      	adds	r4, #8
    4202:	e7e8      	b.n	41d6 <z_sys_init_run_level+0xe>
    4204:	0000777c 	.word	0x0000777c

00004208 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    4208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    420a:	4604      	mov	r4, r0
    420c:	460e      	mov	r6, r1
	__asm__ volatile(
    420e:	f04f 0320 	mov.w	r3, #32
    4212:	f3ef 8711 	mrs	r7, BASEPRI
    4216:	f383 8812 	msr	BASEPRI_MAX, r3
    421a:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    421e:	f001 fe15 	bl	5e4c <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    4222:	4631      	mov	r1, r6
    4224:	4605      	mov	r5, r0
    4226:	4620      	mov	r0, r4
    4228:	f002 ffaa 	bl	7180 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    422c:	2c04      	cmp	r4, #4
    422e:	d10c      	bne.n	424a <z_fatal_error+0x42>
    4230:	490a      	ldr	r1, [pc, #40]	; (425c <z_fatal_error+0x54>)
    4232:	4a0b      	ldr	r2, [pc, #44]	; (4260 <z_fatal_error+0x58>)
    4234:	480b      	ldr	r0, [pc, #44]	; (4264 <z_fatal_error+0x5c>)
    4236:	238f      	movs	r3, #143	; 0x8f
    4238:	f002 fd1f 	bl	6c7a <assert_print>
    423c:	480a      	ldr	r0, [pc, #40]	; (4268 <z_fatal_error+0x60>)
    423e:	f002 fd1c 	bl	6c7a <assert_print>
    4242:	4807      	ldr	r0, [pc, #28]	; (4260 <z_fatal_error+0x58>)
    4244:	218f      	movs	r1, #143	; 0x8f
    4246:	f002 fd11 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    424a:	f387 8811 	msr	BASEPRI, r7
    424e:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    4252:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    4254:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    4258:	f7fd be6c 	b.w	1f34 <z_impl_k_thread_abort>
    425c:	0000836c 	.word	0x0000836c
    4260:	0000834a 	.word	0x0000834a
    4264:	0000795b 	.word	0x0000795b
    4268:	00008389 	.word	0x00008389

0000426c <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    426c:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    426e:	4b0a      	ldr	r3, [pc, #40]	; (4298 <bg_thread_main+0x2c>)
    4270:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4272:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    4274:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4276:	f7ff ffa7 	bl	41c8 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    427a:	f002 f9c3 	bl	6604 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    427e:	2003      	movs	r0, #3
    4280:	f7ff ffa2 	bl	41c8 <z_sys_init_run_level>

	z_init_static_threads();
    4284:	f000 fa7a 	bl	477c <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    4288:	f7fc f914 	bl	4b4 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    428c:	4a03      	ldr	r2, [pc, #12]	; (429c <bg_thread_main+0x30>)
    428e:	7b13      	ldrb	r3, [r2, #12]
    4290:	f023 0301 	bic.w	r3, r3, #1
    4294:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    4296:	bd08      	pop	{r3, pc}
    4298:	20001156 	.word	0x20001156
    429c:	200003e0 	.word	0x200003e0

000042a0 <z_bss_zero>:
{
    42a0:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    42a2:	4803      	ldr	r0, [pc, #12]	; (42b0 <z_bss_zero+0x10>)
    42a4:	4a03      	ldr	r2, [pc, #12]	; (42b4 <z_bss_zero+0x14>)
    42a6:	2100      	movs	r1, #0
    42a8:	1a12      	subs	r2, r2, r0
    42aa:	f003 f810 	bl	72ce <z_early_memset>
}
    42ae:	bd08      	pop	{r3, pc}
    42b0:	200001c0 	.word	0x200001c0
    42b4:	20001158 	.word	0x20001158

000042b8 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    42b8:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    42ba:	2300      	movs	r3, #0
{
    42bc:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    42be:	2201      	movs	r2, #1
    42c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    42c4:	4e13      	ldr	r6, [pc, #76]	; (4314 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    42c6:	4d14      	ldr	r5, [pc, #80]	; (4318 <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    42c8:	9301      	str	r3, [sp, #4]
    42ca:	220f      	movs	r2, #15
    42cc:	e9cd 3202 	strd	r3, r2, [sp, #8]
    42d0:	4912      	ldr	r1, [pc, #72]	; (431c <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    42d2:	2318      	movs	r3, #24
    42d4:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    42d8:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    42dc:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    42de:	f44f 70b0 	mov.w	r0, #352	; 0x160
    42e2:	fb00 1104 	mla	r1, r0, r4, r1
    42e6:	4b0e      	ldr	r3, [pc, #56]	; (4320 <z_init_cpu+0x68>)
    42e8:	9500      	str	r5, [sp, #0]
    42ea:	f44f 72a0 	mov.w	r2, #320	; 0x140
    42ee:	4630      	mov	r0, r6
    42f0:	f000 f990 	bl	4614 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    42f4:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    42f6:	480b      	ldr	r0, [pc, #44]	; (4324 <z_init_cpu+0x6c>)
	_kernel.cpus[id].id = id;
    42f8:	752c      	strb	r4, [r5, #20]
    42fa:	f023 0304 	bic.w	r3, r3, #4
    42fe:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    4300:	f44f 6302 	mov.w	r3, #2080	; 0x820
    4304:	fb03 0404 	mla	r4, r3, r4, r0
    4308:	441c      	add	r4, r3
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    430a:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
    430c:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    430e:	b006      	add	sp, #24
    4310:	bd70      	pop	{r4, r5, r6, pc}
    4312:	bf00      	nop
    4314:	20000360 	.word	0x20000360
    4318:	20000b24 	.word	0x20000b24
    431c:	200021e0 	.word	0x200021e0
    4320:	000048d9 	.word	0x000048d9
    4324:	20002340 	.word	0x20002340

00004328 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    4328:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    432a:	4b2e      	ldr	r3, [pc, #184]	; (43e4 <z_cstart+0xbc>)
    432c:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    432e:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    4332:	4d2d      	ldr	r5, [pc, #180]	; (43e8 <z_cstart+0xc0>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    4334:	4e2d      	ldr	r6, [pc, #180]	; (43ec <z_cstart+0xc4>)
    4336:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4338:	4f2d      	ldr	r7, [pc, #180]	; (43f0 <z_cstart+0xc8>)
    433a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    433e:	616b      	str	r3, [r5, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4340:	2400      	movs	r4, #0
    4342:	23e0      	movs	r3, #224	; 0xe0
    4344:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    4348:	77ec      	strb	r4, [r5, #31]
    434a:	762c      	strb	r4, [r5, #24]
    434c:	766c      	strb	r4, [r5, #25]
    434e:	76ac      	strb	r4, [r5, #26]
    4350:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    4354:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4356:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    435a:	626b      	str	r3, [r5, #36]	; 0x24
    435c:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    4360:	f7fd fd5c 	bl	1e1c <z_arm_fault_init>
	z_arm_cpu_idle_init();
    4364:	f7fd fabc 	bl	18e0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    4368:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    436c:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    436e:	62eb      	str	r3, [r5, #44]	; 0x2c
	k_thread_system_pool_assign(dummy_thread);
    4370:	ad06      	add	r5, sp, #24
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    4372:	f7fd ff11 	bl	2198 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    4376:	f7fd fe41 	bl	1ffc <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    437a:	f240 1301 	movw	r3, #257	; 0x101
	k_thread_system_pool_assign(dummy_thread);
    437e:	4628      	mov	r0, r5
	dummy_thread->base.user_options = K_ESSENTIAL;
    4380:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	dummy_thread->stack_info.size = 0U;
    4384:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	k_thread_system_pool_assign(dummy_thread);
    4388:	f002 f936 	bl	65f8 <k_thread_system_pool_assign>
	_current_cpu->current = dummy_thread;
    438c:	60b5      	str	r5, [r6, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    438e:	f002 ff93 	bl	72b8 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    4392:	4620      	mov	r0, r4
    4394:	f7ff ff18 	bl	41c8 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4398:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    439a:	4d16      	ldr	r5, [pc, #88]	; (43f4 <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    439c:	f7ff ff14 	bl	41c8 <z_sys_init_run_level>
	z_sched_init();
    43a0:	f001 fbc6 	bl	5b30 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    43a4:	4b14      	ldr	r3, [pc, #80]	; (43f8 <z_cstart+0xd0>)
	_kernel.ready_q.cache = &z_main_thread;
    43a6:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    43a8:	9305      	str	r3, [sp, #20]
    43aa:	2301      	movs	r3, #1
    43ac:	4913      	ldr	r1, [pc, #76]	; (43fc <z_cstart+0xd4>)
    43ae:	9400      	str	r4, [sp, #0]
    43b0:	e9cd 4303 	strd	r4, r3, [sp, #12]
    43b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    43b8:	463b      	mov	r3, r7
    43ba:	e9cd 4401 	strd	r4, r4, [sp, #4]
    43be:	4628      	mov	r0, r5
    43c0:	f000 f928 	bl	4614 <z_setup_new_thread>
    43c4:	7b6a      	ldrb	r2, [r5, #13]
    43c6:	4606      	mov	r6, r0
    43c8:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    43cc:	4628      	mov	r0, r5
    43ce:	736a      	strb	r2, [r5, #13]
    43d0:	f001 f800 	bl	53d4 <z_ready_thread>
	z_init_cpu(0);
    43d4:	4620      	mov	r0, r4
    43d6:	f7ff ff6f 	bl	42b8 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    43da:	463a      	mov	r2, r7
    43dc:	4631      	mov	r1, r6
    43de:	4628      	mov	r0, r5
    43e0:	f7fd fb94 	bl	1b0c <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    43e4:	20002b60 	.word	0x20002b60
    43e8:	e000ed00 	.word	0xe000ed00
    43ec:	20000b24 	.word	0x20000b24
    43f0:	0000426d 	.word	0x0000426d
    43f4:	200003e0 	.word	0x200003e0
    43f8:	000083be 	.word	0x000083be
    43fc:	20001dc0 	.word	0x20001dc0

00004400 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    4400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4402:	4c16      	ldr	r4, [pc, #88]	; (445c <init_mem_slab_module+0x5c>)
    4404:	4d16      	ldr	r5, [pc, #88]	; (4460 <init_mem_slab_module+0x60>)
    4406:	4e17      	ldr	r6, [pc, #92]	; (4464 <init_mem_slab_module+0x64>)
    4408:	42ac      	cmp	r4, r5
    440a:	d90c      	bls.n	4426 <init_mem_slab_module+0x26>
    440c:	4916      	ldr	r1, [pc, #88]	; (4468 <init_mem_slab_module+0x68>)
    440e:	4817      	ldr	r0, [pc, #92]	; (446c <init_mem_slab_module+0x6c>)
    4410:	233d      	movs	r3, #61	; 0x3d
    4412:	4632      	mov	r2, r6
    4414:	f002 fc31 	bl	6c7a <assert_print>
    4418:	4815      	ldr	r0, [pc, #84]	; (4470 <init_mem_slab_module+0x70>)
    441a:	f002 fc2e 	bl	6c7a <assert_print>
    441e:	213d      	movs	r1, #61	; 0x3d
    4420:	4630      	mov	r0, r6
    4422:	f002 fc23 	bl	6c6c <assert_post_action>
    4426:	42ac      	cmp	r4, r5
    4428:	d301      	bcc.n	442e <init_mem_slab_module+0x2e>
			goto out;
		}
		z_object_init(slab);
	}

out:
    442a:	2000      	movs	r0, #0
	return rc;
}
    442c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    442e:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
    4432:	ea41 0302 	orr.w	r3, r1, r2
    4436:	f013 0303 	ands.w	r3, r3, #3
    443a:	d10b      	bne.n	4454 <init_mem_slab_module+0x54>
	for (j = 0U; j < slab->num_blocks; j++) {
    443c:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    443e:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    4440:	4283      	cmp	r3, r0
    4442:	d101      	bne.n	4448 <init_mem_slab_module+0x48>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4444:	3420      	adds	r4, #32
    4446:	e7df      	b.n	4408 <init_mem_slab_module+0x8>
		*(char **)p = slab->free_list;
    4448:	69a7      	ldr	r7, [r4, #24]
    444a:	600f      	str	r7, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    444c:	3301      	adds	r3, #1
		slab->free_list = p;
    444e:	61a1      	str	r1, [r4, #24]
		p += slab->block_size;
    4450:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    4452:	e7f5      	b.n	4440 <init_mem_slab_module+0x40>
	return rc;
    4454:	f06f 0015 	mvn.w	r0, #21
    4458:	e7e8      	b.n	442c <init_mem_slab_module+0x2c>
    445a:	bf00      	nop
    445c:	20000154 	.word	0x20000154
    4460:	20000154 	.word	0x20000154
    4464:	000083c3 	.word	0x000083c3
    4468:	000083e8 	.word	0x000083e8
    446c:	0000795b 	.word	0x0000795b
    4470:	00008405 	.word	0x00008405

00004474 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    4474:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    4478:	4604      	mov	r4, r0
    447a:	460e      	mov	r6, r1
    447c:	4690      	mov	r8, r2
    447e:	461f      	mov	r7, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    4480:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    4484:	f04f 0320 	mov.w	r3, #32
    4488:	f3ef 8911 	mrs	r9, BASEPRI
    448c:	f383 8812 	msr	BASEPRI_MAX, r3
    4490:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4494:	4628      	mov	r0, r5
    4496:	f000 f9f9 	bl	488c <z_spin_lock_valid>
    449a:	b968      	cbnz	r0, 44b8 <k_mem_slab_alloc+0x44>
    449c:	4a24      	ldr	r2, [pc, #144]	; (4530 <k_mem_slab_alloc+0xbc>)
    449e:	4925      	ldr	r1, [pc, #148]	; (4534 <k_mem_slab_alloc+0xc0>)
    44a0:	4825      	ldr	r0, [pc, #148]	; (4538 <k_mem_slab_alloc+0xc4>)
    44a2:	238e      	movs	r3, #142	; 0x8e
    44a4:	f002 fbe9 	bl	6c7a <assert_print>
    44a8:	4824      	ldr	r0, [pc, #144]	; (453c <k_mem_slab_alloc+0xc8>)
    44aa:	4629      	mov	r1, r5
    44ac:	f002 fbe5 	bl	6c7a <assert_print>
    44b0:	481f      	ldr	r0, [pc, #124]	; (4530 <k_mem_slab_alloc+0xbc>)
    44b2:	218e      	movs	r1, #142	; 0x8e
    44b4:	f002 fbda 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    44b8:	4628      	mov	r0, r5
    44ba:	f000 fa05 	bl	48c8 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    44be:	69a3      	ldr	r3, [r4, #24]
    44c0:	b1eb      	cbz	r3, 44fe <k_mem_slab_alloc+0x8a>
		/* take a free block */
		*mem = slab->free_list;
    44c2:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    44c4:	681b      	ldr	r3, [r3, #0]
    44c6:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    44c8:	69e3      	ldr	r3, [r4, #28]
    44ca:	3301      	adds	r3, #1
    44cc:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    44ce:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    44d0:	4628      	mov	r0, r5
    44d2:	f000 f9e9 	bl	48a8 <z_spin_unlock_valid>
    44d6:	b968      	cbnz	r0, 44f4 <k_mem_slab_alloc+0x80>
    44d8:	4a15      	ldr	r2, [pc, #84]	; (4530 <k_mem_slab_alloc+0xbc>)
    44da:	4919      	ldr	r1, [pc, #100]	; (4540 <k_mem_slab_alloc+0xcc>)
    44dc:	4816      	ldr	r0, [pc, #88]	; (4538 <k_mem_slab_alloc+0xc4>)
    44de:	23b9      	movs	r3, #185	; 0xb9
    44e0:	f002 fbcb 	bl	6c7a <assert_print>
    44e4:	4817      	ldr	r0, [pc, #92]	; (4544 <k_mem_slab_alloc+0xd0>)
    44e6:	4629      	mov	r1, r5
    44e8:	f002 fbc7 	bl	6c7a <assert_print>
    44ec:	4810      	ldr	r0, [pc, #64]	; (4530 <k_mem_slab_alloc+0xbc>)
    44ee:	21b9      	movs	r1, #185	; 0xb9
    44f0:	f002 fbbc 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    44f4:	f389 8811 	msr	BASEPRI, r9
    44f8:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    44fc:	e013      	b.n	4526 <k_mem_slab_alloc+0xb2>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    44fe:	ea58 0207 	orrs.w	r2, r8, r7
    4502:	d103      	bne.n	450c <k_mem_slab_alloc+0x98>
		*mem = NULL;
    4504:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    4506:	f06f 040b 	mvn.w	r4, #11
    450a:	e7e1      	b.n	44d0 <k_mem_slab_alloc+0x5c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    450c:	4622      	mov	r2, r4
    450e:	e9cd 8700 	strd	r8, r7, [sp]
    4512:	4649      	mov	r1, r9
    4514:	4628      	mov	r0, r5
    4516:	f001 f90d 	bl	5734 <z_pend_curr>
		if (result == 0) {
    451a:	4604      	mov	r4, r0
    451c:	b918      	cbnz	r0, 4526 <k_mem_slab_alloc+0xb2>
			*mem = _current->base.swap_data;
    451e:	4b0a      	ldr	r3, [pc, #40]	; (4548 <k_mem_slab_alloc+0xd4>)
    4520:	689b      	ldr	r3, [r3, #8]
    4522:	695b      	ldr	r3, [r3, #20]
    4524:	6033      	str	r3, [r6, #0]
}
    4526:	4620      	mov	r0, r4
    4528:	b003      	add	sp, #12
    452a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    452e:	bf00      	nop
    4530:	00007a1b 	.word	0x00007a1b
    4534:	00007a74 	.word	0x00007a74
    4538:	0000795b 	.word	0x0000795b
    453c:	00007a89 	.word	0x00007a89
    4540:	00007a48 	.word	0x00007a48
    4544:	00007a5f 	.word	0x00007a5f
    4548:	20000b24 	.word	0x20000b24

0000454c <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    454c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4550:	4604      	mov	r4, r0
    4552:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    4554:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    4558:	f04f 0320 	mov.w	r3, #32
    455c:	f3ef 8711 	mrs	r7, BASEPRI
    4560:	f383 8812 	msr	BASEPRI_MAX, r3
    4564:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4568:	4628      	mov	r0, r5
    456a:	f000 f98f 	bl	488c <z_spin_lock_valid>
    456e:	b968      	cbnz	r0, 458c <k_mem_slab_free+0x40>
    4570:	4a22      	ldr	r2, [pc, #136]	; (45fc <k_mem_slab_free+0xb0>)
    4572:	4923      	ldr	r1, [pc, #140]	; (4600 <k_mem_slab_free+0xb4>)
    4574:	4823      	ldr	r0, [pc, #140]	; (4604 <k_mem_slab_free+0xb8>)
    4576:	238e      	movs	r3, #142	; 0x8e
    4578:	f002 fb7f 	bl	6c7a <assert_print>
    457c:	4822      	ldr	r0, [pc, #136]	; (4608 <k_mem_slab_free+0xbc>)
    457e:	4629      	mov	r1, r5
    4580:	f002 fb7b 	bl	6c7a <assert_print>
    4584:	481d      	ldr	r0, [pc, #116]	; (45fc <k_mem_slab_free+0xb0>)
    4586:	218e      	movs	r1, #142	; 0x8e
    4588:	f002 fb70 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    458c:	4628      	mov	r0, r5
    458e:	f000 f99b 	bl	48c8 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    4592:	f8d4 8018 	ldr.w	r8, [r4, #24]
    4596:	f1b8 0f00 	cmp.w	r8, #0
    459a:	d10f      	bne.n	45bc <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    459c:	4620      	mov	r0, r4
    459e:	f001 fa77 	bl	5a90 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    45a2:	b158      	cbz	r0, 45bc <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    45a4:	6832      	ldr	r2, [r6, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    45a6:	6142      	str	r2, [r0, #20]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    45a8:	f8c0 8078 	str.w	r8, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    45ac:	f000 ff12 	bl	53d4 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    45b0:	4639      	mov	r1, r7
    45b2:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    45b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    45b8:	f000 bcc0 	b.w	4f3c <z_reschedule>
	**(char ***) mem = slab->free_list;
    45bc:	6833      	ldr	r3, [r6, #0]
    45be:	69a2      	ldr	r2, [r4, #24]
    45c0:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    45c2:	6833      	ldr	r3, [r6, #0]
    45c4:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    45c6:	69e3      	ldr	r3, [r4, #28]
    45c8:	3b01      	subs	r3, #1
    45ca:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    45cc:	4628      	mov	r0, r5
    45ce:	f000 f96b 	bl	48a8 <z_spin_unlock_valid>
    45d2:	b968      	cbnz	r0, 45f0 <k_mem_slab_free+0xa4>
    45d4:	4a09      	ldr	r2, [pc, #36]	; (45fc <k_mem_slab_free+0xb0>)
    45d6:	490d      	ldr	r1, [pc, #52]	; (460c <k_mem_slab_free+0xc0>)
    45d8:	480a      	ldr	r0, [pc, #40]	; (4604 <k_mem_slab_free+0xb8>)
    45da:	23b9      	movs	r3, #185	; 0xb9
    45dc:	f002 fb4d 	bl	6c7a <assert_print>
    45e0:	480b      	ldr	r0, [pc, #44]	; (4610 <k_mem_slab_free+0xc4>)
    45e2:	4629      	mov	r1, r5
    45e4:	f002 fb49 	bl	6c7a <assert_print>
    45e8:	4804      	ldr	r0, [pc, #16]	; (45fc <k_mem_slab_free+0xb0>)
    45ea:	21b9      	movs	r1, #185	; 0xb9
    45ec:	f002 fb3e 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    45f0:	f387 8811 	msr	BASEPRI, r7
    45f4:	f3bf 8f6f 	isb	sy
}
    45f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    45fc:	00007a1b 	.word	0x00007a1b
    4600:	00007a74 	.word	0x00007a74
    4604:	0000795b 	.word	0x0000795b
    4608:	00007a89 	.word	0x00007a89
    460c:	00007a48 	.word	0x00007a48
    4610:	00007a5f 	.word	0x00007a5f

00004614 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    4614:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4618:	b085      	sub	sp, #20
    461a:	4604      	mov	r4, r0
    461c:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    4620:	f1b8 0f0f 	cmp.w	r8, #15
{
    4624:	460f      	mov	r7, r1
    4626:	4615      	mov	r5, r2
    4628:	4699      	mov	r9, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    462a:	d132      	bne.n	4692 <z_setup_new_thread+0x7e>
    462c:	4b25      	ldr	r3, [pc, #148]	; (46c4 <z_setup_new_thread+0xb0>)
    462e:	4599      	cmp	r9, r3
    4630:	d133      	bne.n	469a <z_setup_new_thread+0x86>
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    4632:	f104 0358 	add.w	r3, r4, #88	; 0x58
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    4636:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    463a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    463c:	7323      	strb	r3, [r4, #12]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    463e:	3507      	adds	r5, #7
	thread_base->thread_state = (uint8_t)initial_state;
    4640:	2304      	movs	r3, #4
    4642:	7363      	strb	r3, [r4, #13]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4644:	f025 0507 	bic.w	r5, r5, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    4648:	f107 0320 	add.w	r3, r7, #32
	new_thread->stack_info.size = stack_buf_size;
    464c:	e9c4 3519 	strd	r3, r5, [r4, #100]	; 0x64
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4650:	9b0e      	ldr	r3, [sp, #56]	; 0x38

	thread_base->prio = priority;
    4652:	f884 800e 	strb.w	r8, [r4, #14]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4656:	9302      	str	r3, [sp, #8]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4658:	f105 0820 	add.w	r8, r5, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    465c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    465e:	9301      	str	r3, [sp, #4]
	thread_base->pended_on = NULL;
    4660:	2600      	movs	r6, #0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4662:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4664:	9300      	str	r3, [sp, #0]
	stack_ptr = (char *)stack + stack_obj_size;
    4666:	44b8      	add	r8, r7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4668:	464b      	mov	r3, r9
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    466a:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    466e:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
    4670:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    4672:	66e6      	str	r6, [r4, #108]	; 0x6c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4674:	4642      	mov	r2, r8
    4676:	4639      	mov	r1, r7
    4678:	4620      	mov	r0, r4
    467a:	f7fd fa15 	bl	1aa8 <arch_new_thread>
	if (!_current) {
    467e:	4b12      	ldr	r3, [pc, #72]	; (46c8 <z_setup_new_thread+0xb4>)
	new_thread->init_data = NULL;
    4680:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    4682:	689b      	ldr	r3, [r3, #8]
    4684:	b103      	cbz	r3, 4688 <z_setup_new_thread+0x74>
	new_thread->resource_pool = _current->resource_pool;
    4686:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    4688:	6723      	str	r3, [r4, #112]	; 0x70
}
    468a:	4640      	mov	r0, r8
    468c:	b005      	add	sp, #20
    468e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    4692:	f108 0310 	add.w	r3, r8, #16
    4696:	2b1e      	cmp	r3, #30
    4698:	d9cb      	bls.n	4632 <z_setup_new_thread+0x1e>
    469a:	4a0c      	ldr	r2, [pc, #48]	; (46cc <z_setup_new_thread+0xb8>)
    469c:	490c      	ldr	r1, [pc, #48]	; (46d0 <z_setup_new_thread+0xbc>)
    469e:	480d      	ldr	r0, [pc, #52]	; (46d4 <z_setup_new_thread+0xc0>)
    46a0:	f240 13ff 	movw	r3, #511	; 0x1ff
    46a4:	f002 fae9 	bl	6c7a <assert_print>
    46a8:	4641      	mov	r1, r8
    46aa:	480b      	ldr	r0, [pc, #44]	; (46d8 <z_setup_new_thread+0xc4>)
    46ac:	f06f 030f 	mvn.w	r3, #15
    46b0:	220e      	movs	r2, #14
    46b2:	f002 fae2 	bl	6c7a <assert_print>
    46b6:	4805      	ldr	r0, [pc, #20]	; (46cc <z_setup_new_thread+0xb8>)
    46b8:	f240 11ff 	movw	r1, #511	; 0x1ff
    46bc:	f002 fad6 	bl	6c6c <assert_post_action>
    46c0:	e7b7      	b.n	4632 <z_setup_new_thread+0x1e>
    46c2:	bf00      	nop
    46c4:	000048d9 	.word	0x000048d9
    46c8:	20000b24 	.word	0x20000b24
    46cc:	00008424 	.word	0x00008424
    46d0:	00008447 	.word	0x00008447
    46d4:	0000795b 	.word	0x0000795b
    46d8:	000084c7 	.word	0x000084c7

000046dc <z_impl_k_thread_create>:
{
    46dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    46e0:	b087      	sub	sp, #28
    46e2:	e9dd 6514 	ldrd	r6, r5, [sp, #80]	; 0x50
    46e6:	4604      	mov	r4, r0
    46e8:	460f      	mov	r7, r1
    46ea:	4690      	mov	r8, r2
    46ec:	4699      	mov	r9, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    46ee:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    46f2:	b173      	cbz	r3, 4712 <z_impl_k_thread_create+0x36>
    46f4:	491c      	ldr	r1, [pc, #112]	; (4768 <z_impl_k_thread_create+0x8c>)
    46f6:	4a1d      	ldr	r2, [pc, #116]	; (476c <z_impl_k_thread_create+0x90>)
    46f8:	481d      	ldr	r0, [pc, #116]	; (4770 <z_impl_k_thread_create+0x94>)
    46fa:	f240 236e 	movw	r3, #622	; 0x26e
    46fe:	f002 fabc 	bl	6c7a <assert_print>
    4702:	481c      	ldr	r0, [pc, #112]	; (4774 <z_impl_k_thread_create+0x98>)
    4704:	f002 fab9 	bl	6c7a <assert_print>
    4708:	4818      	ldr	r0, [pc, #96]	; (476c <z_impl_k_thread_create+0x90>)
    470a:	f240 216e 	movw	r1, #622	; 0x26e
    470e:	f002 faad 	bl	6c6c <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    4712:	2300      	movs	r3, #0
    4714:	9305      	str	r3, [sp, #20]
    4716:	9b12      	ldr	r3, [sp, #72]	; 0x48
    4718:	9304      	str	r3, [sp, #16]
    471a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    471c:	9303      	str	r3, [sp, #12]
    471e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4720:	9302      	str	r3, [sp, #8]
    4722:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4724:	9301      	str	r3, [sp, #4]
    4726:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    4728:	9300      	str	r3, [sp, #0]
    472a:	4642      	mov	r2, r8
    472c:	464b      	mov	r3, r9
    472e:	4639      	mov	r1, r7
    4730:	4620      	mov	r0, r4
    4732:	f7ff ff6f 	bl	4614 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    4736:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
    473a:	bf08      	it	eq
    473c:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    4740:	d005      	beq.n	474e <z_impl_k_thread_create+0x72>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    4742:	ea55 0306 	orrs.w	r3, r5, r6
    4746:	d106      	bne.n	4756 <z_impl_k_thread_create+0x7a>
	z_sched_start(thread);
    4748:	4620      	mov	r0, r4
    474a:	f000 fe8b 	bl	5464 <z_sched_start>
}
    474e:	4620      	mov	r0, r4
    4750:	b007      	add	sp, #28
    4752:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4756:	4908      	ldr	r1, [pc, #32]	; (4778 <z_impl_k_thread_create+0x9c>)
    4758:	4632      	mov	r2, r6
    475a:	462b      	mov	r3, r5
    475c:	f104 0018 	add.w	r0, r4, #24
    4760:	f001 fc92 	bl	6088 <z_add_timeout>
    4764:	e7f3      	b.n	474e <z_impl_k_thread_create+0x72>
    4766:	bf00      	nop
    4768:	000084f8 	.word	0x000084f8
    476c:	00008424 	.word	0x00008424
    4770:	0000795b 	.word	0x0000795b
    4774:	0000850a 	.word	0x0000850a
    4778:	0000550d 	.word	0x0000550d

0000477c <z_init_static_threads>:
{
    477c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4780:	4c3b      	ldr	r4, [pc, #236]	; (4870 <z_init_static_threads+0xf4>)
	_FOREACH_STATIC_THREAD(thread_data) {
    4782:	4d3c      	ldr	r5, [pc, #240]	; (4874 <z_init_static_threads+0xf8>)
    4784:	4f3c      	ldr	r7, [pc, #240]	; (4878 <z_init_static_threads+0xfc>)
{
    4786:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    4788:	42ac      	cmp	r4, r5
    478a:	4626      	mov	r6, r4
    478c:	d90e      	bls.n	47ac <z_init_static_threads+0x30>
    478e:	493b      	ldr	r1, [pc, #236]	; (487c <z_init_static_threads+0x100>)
    4790:	483b      	ldr	r0, [pc, #236]	; (4880 <z_init_static_threads+0x104>)
    4792:	f240 23d5 	movw	r3, #725	; 0x2d5
    4796:	463a      	mov	r2, r7
    4798:	f002 fa6f 	bl	6c7a <assert_print>
    479c:	4839      	ldr	r0, [pc, #228]	; (4884 <z_init_static_threads+0x108>)
    479e:	f002 fa6c 	bl	6c7a <assert_print>
    47a2:	f240 21d5 	movw	r1, #725	; 0x2d5
    47a6:	4638      	mov	r0, r7
    47a8:	f002 fa60 	bl	6c6c <assert_post_action>
    47ac:	42ae      	cmp	r6, r5
    47ae:	f104 0430 	add.w	r4, r4, #48	; 0x30
    47b2:	d31f      	bcc.n	47f4 <z_init_static_threads+0x78>
	k_sched_lock();
    47b4:	f000 fc06 	bl	4fc4 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    47b8:	4c2d      	ldr	r4, [pc, #180]	; (4870 <z_init_static_threads+0xf4>)
    47ba:	4e2f      	ldr	r6, [pc, #188]	; (4878 <z_init_static_threads+0xfc>)
    47bc:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 487c <z_init_static_threads+0x100>
    47c0:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 4880 <z_init_static_threads+0x104>
    47c4:	42ac      	cmp	r4, r5
    47c6:	d90e      	bls.n	47e6 <z_init_static_threads+0x6a>
    47c8:	4641      	mov	r1, r8
    47ca:	f44f 733d 	mov.w	r3, #756	; 0x2f4
    47ce:	4632      	mov	r2, r6
    47d0:	4648      	mov	r0, r9
    47d2:	f002 fa52 	bl	6c7a <assert_print>
    47d6:	482b      	ldr	r0, [pc, #172]	; (4884 <z_init_static_threads+0x108>)
    47d8:	f002 fa4f 	bl	6c7a <assert_print>
    47dc:	f44f 713d 	mov.w	r1, #756	; 0x2f4
    47e0:	4630      	mov	r0, r6
    47e2:	f002 fa43 	bl	6c6c <assert_post_action>
    47e6:	42ac      	cmp	r4, r5
    47e8:	d320      	bcc.n	482c <z_init_static_threads+0xb0>
}
    47ea:	b007      	add	sp, #28
    47ec:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    47f0:	f001 b8d2 	b.w	5998 <k_sched_unlock>
		z_setup_new_thread(
    47f4:	f854 3c04 	ldr.w	r3, [r4, #-4]
    47f8:	9305      	str	r3, [sp, #20]
    47fa:	f854 3c10 	ldr.w	r3, [r4, #-16]
    47fe:	9304      	str	r3, [sp, #16]
    4800:	f854 3c14 	ldr.w	r3, [r4, #-20]
    4804:	9303      	str	r3, [sp, #12]
    4806:	f854 3c18 	ldr.w	r3, [r4, #-24]
    480a:	9302      	str	r3, [sp, #8]
    480c:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    4810:	9301      	str	r3, [sp, #4]
    4812:	f854 3c20 	ldr.w	r3, [r4, #-32]
    4816:	9300      	str	r3, [sp, #0]
    4818:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    481c:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    4820:	f7ff fef8 	bl	4614 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    4824:	f854 3c30 	ldr.w	r3, [r4, #-48]
    4828:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    482a:	e7ad      	b.n	4788 <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    482c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    482e:	1c5a      	adds	r2, r3, #1
    4830:	d00f      	beq.n	4852 <z_init_static_threads+0xd6>
					    K_MSEC(thread_data->init_delay));
    4832:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    4836:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    483a:	f240 30e7 	movw	r0, #999	; 0x3e7
    483e:	2100      	movs	r1, #0
    4840:	fbc3 0102 	smlal	r0, r1, r3, r2
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    4844:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    4848:	6827      	ldr	r7, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    484a:	d104      	bne.n	4856 <z_init_static_threads+0xda>
	z_sched_start(thread);
    484c:	4638      	mov	r0, r7
    484e:	f000 fe09 	bl	5464 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    4852:	3430      	adds	r4, #48	; 0x30
    4854:	e7b6      	b.n	47c4 <z_init_static_threads+0x48>
    4856:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    485a:	2300      	movs	r3, #0
    485c:	f7fb fc50 	bl	100 <__aeabi_uldivmod>
    4860:	4602      	mov	r2, r0
    4862:	460b      	mov	r3, r1
    4864:	f107 0018 	add.w	r0, r7, #24
    4868:	4907      	ldr	r1, [pc, #28]	; (4888 <z_init_static_threads+0x10c>)
    486a:	f001 fc0d 	bl	6088 <z_add_timeout>
    486e:	e7f0      	b.n	4852 <z_init_static_threads+0xd6>
    4870:	20000154 	.word	0x20000154
    4874:	20000154 	.word	0x20000154
    4878:	00008424 	.word	0x00008424
    487c:	0000852f 	.word	0x0000852f
    4880:	0000795b 	.word	0x0000795b
    4884:	00008405 	.word	0x00008405
    4888:	0000550d 	.word	0x0000550d

0000488c <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    488c:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    488e:	b138      	cbz	r0, 48a0 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    4890:	4b04      	ldr	r3, [pc, #16]	; (48a4 <z_spin_lock_valid+0x18>)
    4892:	7d1b      	ldrb	r3, [r3, #20]
    4894:	f000 0003 	and.w	r0, r0, #3
    4898:	1ac0      	subs	r0, r0, r3
    489a:	bf18      	it	ne
    489c:	2001      	movne	r0, #1
    489e:	4770      	bx	lr
			return false;
		}
	}
	return true;
    48a0:	2001      	movs	r0, #1
}
    48a2:	4770      	bx	lr
    48a4:	20000b24 	.word	0x20000b24

000048a8 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    48a8:	4906      	ldr	r1, [pc, #24]	; (48c4 <z_spin_unlock_valid+0x1c>)
{
    48aa:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    48ac:	688a      	ldr	r2, [r1, #8]
    48ae:	7d08      	ldrb	r0, [r1, #20]
    48b0:	6819      	ldr	r1, [r3, #0]
    48b2:	4302      	orrs	r2, r0
    48b4:	4291      	cmp	r1, r2
    48b6:	f04f 0000 	mov.w	r0, #0
		return false;
	}
	l->thread_cpu = 0;
    48ba:	bf04      	itt	eq
    48bc:	6018      	streq	r0, [r3, #0]
	return true;
    48be:	2001      	moveq	r0, #1
}
    48c0:	4770      	bx	lr
    48c2:	bf00      	nop
    48c4:	20000b24 	.word	0x20000b24

000048c8 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    48c8:	4a02      	ldr	r2, [pc, #8]	; (48d4 <z_spin_lock_set_owner+0xc>)
    48ca:	7d11      	ldrb	r1, [r2, #20]
    48cc:	6893      	ldr	r3, [r2, #8]
    48ce:	430b      	orrs	r3, r1
    48d0:	6003      	str	r3, [r0, #0]
}
    48d2:	4770      	bx	lr
    48d4:	20000b24 	.word	0x20000b24

000048d8 <idle>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    48d8:	4c13      	ldr	r4, [pc, #76]	; (4928 <idle+0x50>)
{
    48da:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(_current->base.prio >= 0);
    48dc:	68a3      	ldr	r3, [r4, #8]
    48de:	f993 300e 	ldrsb.w	r3, [r3, #14]
    48e2:	2b00      	cmp	r3, #0
    48e4:	da09      	bge.n	48fa <idle+0x22>
    48e6:	4911      	ldr	r1, [pc, #68]	; (492c <idle+0x54>)
    48e8:	4811      	ldr	r0, [pc, #68]	; (4930 <idle+0x58>)
    48ea:	4a12      	ldr	r2, [pc, #72]	; (4934 <idle+0x5c>)
    48ec:	2327      	movs	r3, #39	; 0x27
    48ee:	f002 f9c4 	bl	6c7a <assert_print>
    48f2:	4810      	ldr	r0, [pc, #64]	; (4934 <idle+0x5c>)
    48f4:	2127      	movs	r1, #39	; 0x27
    48f6:	f002 f9b9 	bl	6c6c <assert_post_action>
	return !z_sys_post_kernel;
    48fa:	4d0f      	ldr	r5, [pc, #60]	; (4938 <idle+0x60>)
	__asm__ volatile(
    48fc:	f04f 0220 	mov.w	r2, #32
    4900:	f3ef 8311 	mrs	r3, BASEPRI
    4904:	f382 8812 	msr	BASEPRI_MAX, r2
    4908:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    490c:	f001 fcd2 	bl	62b4 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    4910:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    4912:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    4914:	b913      	cbnz	r3, 491c <idle+0x44>
	arch_cpu_idle();
    4916:	f7fc ffe9 	bl	18ec <arch_cpu_idle>
}
    491a:	e7ef      	b.n	48fc <idle+0x24>
    491c:	f7fc fe3c 	bl	1598 <pm_system_suspend>
    4920:	2800      	cmp	r0, #0
    4922:	d1eb      	bne.n	48fc <idle+0x24>
    4924:	e7f7      	b.n	4916 <idle+0x3e>
    4926:	bf00      	nop
    4928:	20000b24 	.word	0x20000b24
    492c:	0000857d 	.word	0x0000857d
    4930:	0000795b 	.word	0x0000795b
    4934:	0000855c 	.word	0x0000855c
    4938:	20001156 	.word	0x20001156

0000493c <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    493c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    4940:	4604      	mov	r4, r0
    4942:	4617      	mov	r7, r2
    4944:	461e      	mov	r6, r3
    4946:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    494a:	b163      	cbz	r3, 4966 <z_impl_k_mutex_lock+0x2a>
    494c:	496d      	ldr	r1, [pc, #436]	; (4b04 <z_impl_k_mutex_lock+0x1c8>)
    494e:	4a6e      	ldr	r2, [pc, #440]	; (4b08 <z_impl_k_mutex_lock+0x1cc>)
    4950:	486e      	ldr	r0, [pc, #440]	; (4b0c <z_impl_k_mutex_lock+0x1d0>)
    4952:	2365      	movs	r3, #101	; 0x65
    4954:	f002 f991 	bl	6c7a <assert_print>
    4958:	486d      	ldr	r0, [pc, #436]	; (4b10 <z_impl_k_mutex_lock+0x1d4>)
    495a:	f002 f98e 	bl	6c7a <assert_print>
    495e:	486a      	ldr	r0, [pc, #424]	; (4b08 <z_impl_k_mutex_lock+0x1cc>)
    4960:	2165      	movs	r1, #101	; 0x65
    4962:	f002 f983 	bl	6c6c <assert_post_action>
    4966:	f04f 0320 	mov.w	r3, #32
    496a:	f3ef 8811 	mrs	r8, BASEPRI
    496e:	f383 8812 	msr	BASEPRI_MAX, r3
    4972:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4976:	4867      	ldr	r0, [pc, #412]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    4978:	f7ff ff88 	bl	488c <z_spin_lock_valid>
    497c:	b968      	cbnz	r0, 499a <z_impl_k_mutex_lock+0x5e>
    497e:	4a66      	ldr	r2, [pc, #408]	; (4b18 <z_impl_k_mutex_lock+0x1dc>)
    4980:	4966      	ldr	r1, [pc, #408]	; (4b1c <z_impl_k_mutex_lock+0x1e0>)
    4982:	4862      	ldr	r0, [pc, #392]	; (4b0c <z_impl_k_mutex_lock+0x1d0>)
    4984:	238e      	movs	r3, #142	; 0x8e
    4986:	f002 f978 	bl	6c7a <assert_print>
    498a:	4962      	ldr	r1, [pc, #392]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    498c:	4864      	ldr	r0, [pc, #400]	; (4b20 <z_impl_k_mutex_lock+0x1e4>)
    498e:	f002 f974 	bl	6c7a <assert_print>
    4992:	4861      	ldr	r0, [pc, #388]	; (4b18 <z_impl_k_mutex_lock+0x1dc>)
    4994:	218e      	movs	r1, #142	; 0x8e
    4996:	f002 f969 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    499a:	485e      	ldr	r0, [pc, #376]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    499c:	f7ff ff94 	bl	48c8 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    49a0:	68e3      	ldr	r3, [r4, #12]
    49a2:	4a60      	ldr	r2, [pc, #384]	; (4b24 <z_impl_k_mutex_lock+0x1e8>)
    49a4:	b1fb      	cbz	r3, 49e6 <z_impl_k_mutex_lock+0xaa>
    49a6:	68a0      	ldr	r0, [r4, #8]
    49a8:	6891      	ldr	r1, [r2, #8]
    49aa:	4288      	cmp	r0, r1
    49ac:	d03d      	beq.n	4a2a <z_impl_k_mutex_lock+0xee>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    49ae:	ea57 0306 	orrs.w	r3, r7, r6
    49b2:	d13c      	bne.n	4a2e <z_impl_k_mutex_lock+0xf2>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    49b4:	4857      	ldr	r0, [pc, #348]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    49b6:	f7ff ff77 	bl	48a8 <z_spin_unlock_valid>
    49ba:	b968      	cbnz	r0, 49d8 <z_impl_k_mutex_lock+0x9c>
    49bc:	4a56      	ldr	r2, [pc, #344]	; (4b18 <z_impl_k_mutex_lock+0x1dc>)
    49be:	495a      	ldr	r1, [pc, #360]	; (4b28 <z_impl_k_mutex_lock+0x1ec>)
    49c0:	4852      	ldr	r0, [pc, #328]	; (4b0c <z_impl_k_mutex_lock+0x1d0>)
    49c2:	23b9      	movs	r3, #185	; 0xb9
    49c4:	f002 f959 	bl	6c7a <assert_print>
    49c8:	4952      	ldr	r1, [pc, #328]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    49ca:	4858      	ldr	r0, [pc, #352]	; (4b2c <z_impl_k_mutex_lock+0x1f0>)
    49cc:	f002 f955 	bl	6c7a <assert_print>
    49d0:	4851      	ldr	r0, [pc, #324]	; (4b18 <z_impl_k_mutex_lock+0x1dc>)
    49d2:	21b9      	movs	r1, #185	; 0xb9
    49d4:	f002 f94a 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    49d8:	f388 8811 	msr	BASEPRI, r8
    49dc:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    49e0:	f06f 000f 	mvn.w	r0, #15
    49e4:	e01e      	b.n	4a24 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    49e6:	6891      	ldr	r1, [r2, #8]
    49e8:	f991 100e 	ldrsb.w	r1, [r1, #14]
    49ec:	4849      	ldr	r0, [pc, #292]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    49ee:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    49f0:	3301      	adds	r3, #1
    49f2:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    49f4:	6893      	ldr	r3, [r2, #8]
    49f6:	60a3      	str	r3, [r4, #8]
    49f8:	f7ff ff56 	bl	48a8 <z_spin_unlock_valid>
    49fc:	b968      	cbnz	r0, 4a1a <z_impl_k_mutex_lock+0xde>
    49fe:	4a46      	ldr	r2, [pc, #280]	; (4b18 <z_impl_k_mutex_lock+0x1dc>)
    4a00:	4949      	ldr	r1, [pc, #292]	; (4b28 <z_impl_k_mutex_lock+0x1ec>)
    4a02:	4842      	ldr	r0, [pc, #264]	; (4b0c <z_impl_k_mutex_lock+0x1d0>)
    4a04:	23b9      	movs	r3, #185	; 0xb9
    4a06:	f002 f938 	bl	6c7a <assert_print>
    4a0a:	4942      	ldr	r1, [pc, #264]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    4a0c:	4847      	ldr	r0, [pc, #284]	; (4b2c <z_impl_k_mutex_lock+0x1f0>)
    4a0e:	f002 f934 	bl	6c7a <assert_print>
    4a12:	4841      	ldr	r0, [pc, #260]	; (4b18 <z_impl_k_mutex_lock+0x1dc>)
    4a14:	21b9      	movs	r1, #185	; 0xb9
    4a16:	f002 f929 	bl	6c6c <assert_post_action>
    4a1a:	f388 8811 	msr	BASEPRI, r8
    4a1e:	f3bf 8f6f 	isb	sy
		return 0;
    4a22:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    4a24:	b002      	add	sp, #8
    4a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    4a2a:	6921      	ldr	r1, [r4, #16]
    4a2c:	e7de      	b.n	49ec <z_impl_k_mutex_lock+0xb0>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    4a2e:	f991 100e 	ldrsb.w	r1, [r1, #14]
    4a32:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    4a36:	4299      	cmp	r1, r3
    4a38:	bfa8      	it	ge
    4a3a:	4619      	movge	r1, r3
    4a3c:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    4a40:	4291      	cmp	r1, r2
    4a42:	bfb8      	it	lt
    4a44:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    4a46:	428b      	cmp	r3, r1
    4a48:	dd43      	ble.n	4ad2 <z_impl_k_mutex_lock+0x196>
		resched = adjust_owner_prio(mutex, new_prio);
    4a4a:	f002 fc6d 	bl	7328 <adjust_owner_prio.isra.0>
    4a4e:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    4a50:	e9cd 7600 	strd	r7, r6, [sp]
    4a54:	482f      	ldr	r0, [pc, #188]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    4a56:	4622      	mov	r2, r4
    4a58:	4641      	mov	r1, r8
    4a5a:	f000 fe6b 	bl	5734 <z_pend_curr>
	if (got_mutex == 0) {
    4a5e:	2800      	cmp	r0, #0
    4a60:	d0e0      	beq.n	4a24 <z_impl_k_mutex_lock+0xe8>
	__asm__ volatile(
    4a62:	f04f 0320 	mov.w	r3, #32
    4a66:	f3ef 8611 	mrs	r6, BASEPRI
    4a6a:	f383 8812 	msr	BASEPRI_MAX, r3
    4a6e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4a72:	4828      	ldr	r0, [pc, #160]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    4a74:	f7ff ff0a 	bl	488c <z_spin_lock_valid>
    4a78:	b968      	cbnz	r0, 4a96 <z_impl_k_mutex_lock+0x15a>
    4a7a:	4a27      	ldr	r2, [pc, #156]	; (4b18 <z_impl_k_mutex_lock+0x1dc>)
    4a7c:	4927      	ldr	r1, [pc, #156]	; (4b1c <z_impl_k_mutex_lock+0x1e0>)
    4a7e:	4823      	ldr	r0, [pc, #140]	; (4b0c <z_impl_k_mutex_lock+0x1d0>)
    4a80:	238e      	movs	r3, #142	; 0x8e
    4a82:	f002 f8fa 	bl	6c7a <assert_print>
    4a86:	4923      	ldr	r1, [pc, #140]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    4a88:	4825      	ldr	r0, [pc, #148]	; (4b20 <z_impl_k_mutex_lock+0x1e4>)
    4a8a:	f002 f8f6 	bl	6c7a <assert_print>
    4a8e:	4822      	ldr	r0, [pc, #136]	; (4b18 <z_impl_k_mutex_lock+0x1dc>)
    4a90:	218e      	movs	r1, #142	; 0x8e
    4a92:	f002 f8eb 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    4a96:	481f      	ldr	r0, [pc, #124]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    4a98:	f7ff ff16 	bl	48c8 <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    4a9c:	6823      	ldr	r3, [r4, #0]
    4a9e:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4aa0:	429c      	cmp	r4, r3
    4aa2:	d00a      	beq.n	4aba <z_impl_k_mutex_lock+0x17e>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    4aa4:	b14b      	cbz	r3, 4aba <z_impl_k_mutex_lock+0x17e>
    4aa6:	f993 300e 	ldrsb.w	r3, [r3, #14]
    4aaa:	4299      	cmp	r1, r3
    4aac:	bfa8      	it	ge
    4aae:	4619      	movge	r1, r3
    4ab0:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    4ab4:	4299      	cmp	r1, r3
    4ab6:	bfb8      	it	lt
    4ab8:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    4aba:	68a0      	ldr	r0, [r4, #8]
    4abc:	f002 fc34 	bl	7328 <adjust_owner_prio.isra.0>
    4ac0:	b900      	cbnz	r0, 4ac4 <z_impl_k_mutex_lock+0x188>
	if (resched) {
    4ac2:	b145      	cbz	r5, 4ad6 <z_impl_k_mutex_lock+0x19a>
		z_reschedule(&lock, key);
    4ac4:	4813      	ldr	r0, [pc, #76]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    4ac6:	4631      	mov	r1, r6
    4ac8:	f000 fa38 	bl	4f3c <z_reschedule>
	return -EAGAIN;
    4acc:	f06f 000a 	mvn.w	r0, #10
    4ad0:	e7a8      	b.n	4a24 <z_impl_k_mutex_lock+0xe8>
	bool resched = false;
    4ad2:	2500      	movs	r5, #0
    4ad4:	e7bc      	b.n	4a50 <z_impl_k_mutex_lock+0x114>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4ad6:	480f      	ldr	r0, [pc, #60]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    4ad8:	f7ff fee6 	bl	48a8 <z_spin_unlock_valid>
    4adc:	b968      	cbnz	r0, 4afa <z_impl_k_mutex_lock+0x1be>
    4ade:	4a0e      	ldr	r2, [pc, #56]	; (4b18 <z_impl_k_mutex_lock+0x1dc>)
    4ae0:	4911      	ldr	r1, [pc, #68]	; (4b28 <z_impl_k_mutex_lock+0x1ec>)
    4ae2:	480a      	ldr	r0, [pc, #40]	; (4b0c <z_impl_k_mutex_lock+0x1d0>)
    4ae4:	23b9      	movs	r3, #185	; 0xb9
    4ae6:	f002 f8c8 	bl	6c7a <assert_print>
    4aea:	490a      	ldr	r1, [pc, #40]	; (4b14 <z_impl_k_mutex_lock+0x1d8>)
    4aec:	480f      	ldr	r0, [pc, #60]	; (4b2c <z_impl_k_mutex_lock+0x1f0>)
    4aee:	f002 f8c4 	bl	6c7a <assert_print>
    4af2:	4809      	ldr	r0, [pc, #36]	; (4b18 <z_impl_k_mutex_lock+0x1dc>)
    4af4:	21b9      	movs	r1, #185	; 0xb9
    4af6:	f002 f8b9 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    4afa:	f386 8811 	msr	BASEPRI, r6
    4afe:	f3bf 8f6f 	isb	sy
    4b02:	e7e3      	b.n	4acc <z_impl_k_mutex_lock+0x190>
    4b04:	000084f8 	.word	0x000084f8
    4b08:	000085a5 	.word	0x000085a5
    4b0c:	0000795b 	.word	0x0000795b
    4b10:	000085c7 	.word	0x000085c7
    4b14:	20000b4c 	.word	0x20000b4c
    4b18:	00007a1b 	.word	0x00007a1b
    4b1c:	00007a74 	.word	0x00007a74
    4b20:	00007a89 	.word	0x00007a89
    4b24:	20000b24 	.word	0x20000b24
    4b28:	00007a48 	.word	0x00007a48
    4b2c:	00007a5f 	.word	0x00007a5f

00004b30 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    4b30:	b538      	push	{r3, r4, r5, lr}
    4b32:	4604      	mov	r4, r0
    4b34:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    4b38:	b163      	cbz	r3, 4b54 <z_impl_k_mutex_unlock+0x24>
    4b3a:	4950      	ldr	r1, [pc, #320]	; (4c7c <z_impl_k_mutex_unlock+0x14c>)
    4b3c:	4a50      	ldr	r2, [pc, #320]	; (4c80 <z_impl_k_mutex_unlock+0x150>)
    4b3e:	4851      	ldr	r0, [pc, #324]	; (4c84 <z_impl_k_mutex_unlock+0x154>)
    4b40:	23c7      	movs	r3, #199	; 0xc7
    4b42:	f002 f89a 	bl	6c7a <assert_print>
    4b46:	4850      	ldr	r0, [pc, #320]	; (4c88 <z_impl_k_mutex_unlock+0x158>)
    4b48:	f002 f897 	bl	6c7a <assert_print>
    4b4c:	484c      	ldr	r0, [pc, #304]	; (4c80 <z_impl_k_mutex_unlock+0x150>)
    4b4e:	21c7      	movs	r1, #199	; 0xc7
    4b50:	f002 f88c 	bl	6c6c <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    4b54:	68a3      	ldr	r3, [r4, #8]
    4b56:	2b00      	cmp	r3, #0
    4b58:	f000 8089 	beq.w	4c6e <z_impl_k_mutex_unlock+0x13e>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    4b5c:	4d4b      	ldr	r5, [pc, #300]	; (4c8c <z_impl_k_mutex_unlock+0x15c>)
    4b5e:	68aa      	ldr	r2, [r5, #8]
    4b60:	4293      	cmp	r3, r2
    4b62:	f040 8087 	bne.w	4c74 <z_impl_k_mutex_unlock+0x144>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    4b66:	68e3      	ldr	r3, [r4, #12]
    4b68:	b94b      	cbnz	r3, 4b7e <z_impl_k_mutex_unlock+0x4e>
    4b6a:	4949      	ldr	r1, [pc, #292]	; (4c90 <z_impl_k_mutex_unlock+0x160>)
    4b6c:	4845      	ldr	r0, [pc, #276]	; (4c84 <z_impl_k_mutex_unlock+0x154>)
    4b6e:	4a44      	ldr	r2, [pc, #272]	; (4c80 <z_impl_k_mutex_unlock+0x150>)
    4b70:	23df      	movs	r3, #223	; 0xdf
    4b72:	f002 f882 	bl	6c7a <assert_print>
    4b76:	4842      	ldr	r0, [pc, #264]	; (4c80 <z_impl_k_mutex_unlock+0x150>)
    4b78:	21df      	movs	r1, #223	; 0xdf
    4b7a:	f002 f877 	bl	6c6c <assert_post_action>
    4b7e:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    4b82:	b163      	cbz	r3, 4b9e <z_impl_k_mutex_unlock+0x6e>
    4b84:	493d      	ldr	r1, [pc, #244]	; (4c7c <z_impl_k_mutex_unlock+0x14c>)
    4b86:	4a43      	ldr	r2, [pc, #268]	; (4c94 <z_impl_k_mutex_unlock+0x164>)
    4b88:	483e      	ldr	r0, [pc, #248]	; (4c84 <z_impl_k_mutex_unlock+0x154>)
    4b8a:	23fd      	movs	r3, #253	; 0xfd
    4b8c:	f002 f875 	bl	6c7a <assert_print>
    4b90:	4841      	ldr	r0, [pc, #260]	; (4c98 <z_impl_k_mutex_unlock+0x168>)
    4b92:	f002 f872 	bl	6c7a <assert_print>
    4b96:	483f      	ldr	r0, [pc, #252]	; (4c94 <z_impl_k_mutex_unlock+0x164>)
    4b98:	21fd      	movs	r1, #253	; 0xfd
    4b9a:	f002 f867 	bl	6c6c <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    4b9e:	68ab      	ldr	r3, [r5, #8]
    4ba0:	7bdb      	ldrb	r3, [r3, #15]
    4ba2:	2b01      	cmp	r3, #1
    4ba4:	d10c      	bne.n	4bc0 <z_impl_k_mutex_unlock+0x90>
    4ba6:	493d      	ldr	r1, [pc, #244]	; (4c9c <z_impl_k_mutex_unlock+0x16c>)
    4ba8:	4a3a      	ldr	r2, [pc, #232]	; (4c94 <z_impl_k_mutex_unlock+0x164>)
    4baa:	4836      	ldr	r0, [pc, #216]	; (4c84 <z_impl_k_mutex_unlock+0x154>)
    4bac:	23fe      	movs	r3, #254	; 0xfe
    4bae:	f002 f864 	bl	6c7a <assert_print>
    4bb2:	4839      	ldr	r0, [pc, #228]	; (4c98 <z_impl_k_mutex_unlock+0x168>)
    4bb4:	f002 f861 	bl	6c7a <assert_print>
    4bb8:	4836      	ldr	r0, [pc, #216]	; (4c94 <z_impl_k_mutex_unlock+0x164>)
    4bba:	21fe      	movs	r1, #254	; 0xfe
    4bbc:	f002 f856 	bl	6c6c <assert_post_action>

	--_current->base.sched_locked;
    4bc0:	68aa      	ldr	r2, [r5, #8]
    4bc2:	7bd3      	ldrb	r3, [r2, #15]
    4bc4:	3b01      	subs	r3, #1
    4bc6:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    4bc8:	68e3      	ldr	r3, [r4, #12]
    4bca:	2b01      	cmp	r3, #1
    4bcc:	d905      	bls.n	4bda <z_impl_k_mutex_unlock+0xaa>
		mutex->lock_count--;
    4bce:	3b01      	subs	r3, #1
    4bd0:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    4bd2:	f000 fee1 	bl	5998 <k_sched_unlock>

	return 0;
    4bd6:	2000      	movs	r0, #0
}
    4bd8:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    4bda:	f04f 0320 	mov.w	r3, #32
    4bde:	f3ef 8511 	mrs	r5, BASEPRI
    4be2:	f383 8812 	msr	BASEPRI_MAX, r3
    4be6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4bea:	482d      	ldr	r0, [pc, #180]	; (4ca0 <z_impl_k_mutex_unlock+0x170>)
    4bec:	f7ff fe4e 	bl	488c <z_spin_lock_valid>
    4bf0:	b968      	cbnz	r0, 4c0e <z_impl_k_mutex_unlock+0xde>
    4bf2:	4a2c      	ldr	r2, [pc, #176]	; (4ca4 <z_impl_k_mutex_unlock+0x174>)
    4bf4:	492c      	ldr	r1, [pc, #176]	; (4ca8 <z_impl_k_mutex_unlock+0x178>)
    4bf6:	4823      	ldr	r0, [pc, #140]	; (4c84 <z_impl_k_mutex_unlock+0x154>)
    4bf8:	238e      	movs	r3, #142	; 0x8e
    4bfa:	f002 f83e 	bl	6c7a <assert_print>
    4bfe:	4928      	ldr	r1, [pc, #160]	; (4ca0 <z_impl_k_mutex_unlock+0x170>)
    4c00:	482a      	ldr	r0, [pc, #168]	; (4cac <z_impl_k_mutex_unlock+0x17c>)
    4c02:	f002 f83a 	bl	6c7a <assert_print>
    4c06:	4827      	ldr	r0, [pc, #156]	; (4ca4 <z_impl_k_mutex_unlock+0x174>)
    4c08:	218e      	movs	r1, #142	; 0x8e
    4c0a:	f002 f82f 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    4c0e:	4824      	ldr	r0, [pc, #144]	; (4ca0 <z_impl_k_mutex_unlock+0x170>)
    4c10:	f7ff fe5a 	bl	48c8 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    4c14:	6921      	ldr	r1, [r4, #16]
    4c16:	68a0      	ldr	r0, [r4, #8]
    4c18:	f002 fb86 	bl	7328 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    4c1c:	4620      	mov	r0, r4
    4c1e:	f000 ff37 	bl	5a90 <z_unpend_first_thread>
	mutex->owner = new_owner;
    4c22:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    4c24:	b158      	cbz	r0, 4c3e <z_impl_k_mutex_unlock+0x10e>
		mutex->owner_orig_prio = new_owner->base.prio;
    4c26:	f990 200e 	ldrsb.w	r2, [r0, #14]
    4c2a:	6122      	str	r2, [r4, #16]
    4c2c:	2200      	movs	r2, #0
    4c2e:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    4c30:	f000 fbd0 	bl	53d4 <z_ready_thread>
		z_reschedule(&lock, key);
    4c34:	481a      	ldr	r0, [pc, #104]	; (4ca0 <z_impl_k_mutex_unlock+0x170>)
    4c36:	4629      	mov	r1, r5
    4c38:	f000 f980 	bl	4f3c <z_reschedule>
    4c3c:	e7c9      	b.n	4bd2 <z_impl_k_mutex_unlock+0xa2>
		mutex->lock_count = 0U;
    4c3e:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4c40:	4817      	ldr	r0, [pc, #92]	; (4ca0 <z_impl_k_mutex_unlock+0x170>)
    4c42:	f7ff fe31 	bl	48a8 <z_spin_unlock_valid>
    4c46:	b968      	cbnz	r0, 4c64 <z_impl_k_mutex_unlock+0x134>
    4c48:	4a16      	ldr	r2, [pc, #88]	; (4ca4 <z_impl_k_mutex_unlock+0x174>)
    4c4a:	4919      	ldr	r1, [pc, #100]	; (4cb0 <z_impl_k_mutex_unlock+0x180>)
    4c4c:	480d      	ldr	r0, [pc, #52]	; (4c84 <z_impl_k_mutex_unlock+0x154>)
    4c4e:	23b9      	movs	r3, #185	; 0xb9
    4c50:	f002 f813 	bl	6c7a <assert_print>
    4c54:	4912      	ldr	r1, [pc, #72]	; (4ca0 <z_impl_k_mutex_unlock+0x170>)
    4c56:	4817      	ldr	r0, [pc, #92]	; (4cb4 <z_impl_k_mutex_unlock+0x184>)
    4c58:	f002 f80f 	bl	6c7a <assert_print>
    4c5c:	4811      	ldr	r0, [pc, #68]	; (4ca4 <z_impl_k_mutex_unlock+0x174>)
    4c5e:	21b9      	movs	r1, #185	; 0xb9
    4c60:	f002 f804 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    4c64:	f385 8811 	msr	BASEPRI, r5
    4c68:	f3bf 8f6f 	isb	sy
    4c6c:	e7b1      	b.n	4bd2 <z_impl_k_mutex_unlock+0xa2>
		return -EINVAL;
    4c6e:	f06f 0015 	mvn.w	r0, #21
    4c72:	e7b1      	b.n	4bd8 <z_impl_k_mutex_unlock+0xa8>
		return -EPERM;
    4c74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4c78:	e7ae      	b.n	4bd8 <z_impl_k_mutex_unlock+0xa8>
    4c7a:	bf00      	nop
    4c7c:	000084f8 	.word	0x000084f8
    4c80:	000085a5 	.word	0x000085a5
    4c84:	0000795b 	.word	0x0000795b
    4c88:	000085c7 	.word	0x000085c7
    4c8c:	20000b24 	.word	0x20000b24
    4c90:	000085ec 	.word	0x000085ec
    4c94:	00008603 	.word	0x00008603
    4c98:	0000862e 	.word	0x0000862e
    4c9c:	00008631 	.word	0x00008631
    4ca0:	20000b4c 	.word	0x20000b4c
    4ca4:	00007a1b 	.word	0x00007a1b
    4ca8:	00007a74 	.word	0x00007a74
    4cac:	00007a89 	.word	0x00007a89
    4cb0:	00007a48 	.word	0x00007a48
    4cb4:	00007a5f 	.word	0x00007a5f

00004cb8 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    4cb8:	b538      	push	{r3, r4, r5, lr}
    4cba:	4604      	mov	r4, r0
	__asm__ volatile(
    4cbc:	f04f 0320 	mov.w	r3, #32
    4cc0:	f3ef 8511 	mrs	r5, BASEPRI
    4cc4:	f383 8812 	msr	BASEPRI_MAX, r3
    4cc8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4ccc:	4814      	ldr	r0, [pc, #80]	; (4d20 <z_impl_k_sem_give+0x68>)
    4cce:	f7ff fddd 	bl	488c <z_spin_lock_valid>
    4cd2:	b968      	cbnz	r0, 4cf0 <z_impl_k_sem_give+0x38>
    4cd4:	4a13      	ldr	r2, [pc, #76]	; (4d24 <z_impl_k_sem_give+0x6c>)
    4cd6:	4914      	ldr	r1, [pc, #80]	; (4d28 <z_impl_k_sem_give+0x70>)
    4cd8:	4814      	ldr	r0, [pc, #80]	; (4d2c <z_impl_k_sem_give+0x74>)
    4cda:	238e      	movs	r3, #142	; 0x8e
    4cdc:	f001 ffcd 	bl	6c7a <assert_print>
    4ce0:	490f      	ldr	r1, [pc, #60]	; (4d20 <z_impl_k_sem_give+0x68>)
    4ce2:	4813      	ldr	r0, [pc, #76]	; (4d30 <z_impl_k_sem_give+0x78>)
    4ce4:	f001 ffc9 	bl	6c7a <assert_print>
    4ce8:	480e      	ldr	r0, [pc, #56]	; (4d24 <z_impl_k_sem_give+0x6c>)
    4cea:	218e      	movs	r1, #142	; 0x8e
    4cec:	f001 ffbe 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    4cf0:	480b      	ldr	r0, [pc, #44]	; (4d20 <z_impl_k_sem_give+0x68>)
    4cf2:	f7ff fde9 	bl	48c8 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    4cf6:	4620      	mov	r0, r4
    4cf8:	f000 feca 	bl	5a90 <z_unpend_first_thread>

	if (thread != NULL) {
    4cfc:	b148      	cbz	r0, 4d12 <z_impl_k_sem_give+0x5a>
    4cfe:	2200      	movs	r2, #0
    4d00:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    4d02:	f000 fb67 	bl	53d4 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    4d06:	4629      	mov	r1, r5
    4d08:	4805      	ldr	r0, [pc, #20]	; (4d20 <z_impl_k_sem_give+0x68>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    4d0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    4d0e:	f000 b915 	b.w	4f3c <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    4d12:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    4d16:	429a      	cmp	r2, r3
    4d18:	bf18      	it	ne
    4d1a:	3301      	addne	r3, #1
    4d1c:	60a3      	str	r3, [r4, #8]
}
    4d1e:	e7f2      	b.n	4d06 <z_impl_k_sem_give+0x4e>
    4d20:	20000b50 	.word	0x20000b50
    4d24:	00007a1b 	.word	0x00007a1b
    4d28:	00007a74 	.word	0x00007a74
    4d2c:	0000795b 	.word	0x0000795b
    4d30:	00007a89 	.word	0x00007a89

00004d34 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    4d34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4d36:	4604      	mov	r4, r0
    4d38:	4616      	mov	r6, r2
    4d3a:	461d      	mov	r5, r3
    4d3c:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    4d40:	b17b      	cbz	r3, 4d62 <z_impl_k_sem_take+0x2e>
    4d42:	ea52 0305 	orrs.w	r3, r2, r5
    4d46:	d00c      	beq.n	4d62 <z_impl_k_sem_take+0x2e>
    4d48:	4935      	ldr	r1, [pc, #212]	; (4e20 <z_impl_k_sem_take+0xec>)
    4d4a:	4a36      	ldr	r2, [pc, #216]	; (4e24 <z_impl_k_sem_take+0xf0>)
    4d4c:	4836      	ldr	r0, [pc, #216]	; (4e28 <z_impl_k_sem_take+0xf4>)
    4d4e:	2379      	movs	r3, #121	; 0x79
    4d50:	f001 ff93 	bl	6c7a <assert_print>
    4d54:	4835      	ldr	r0, [pc, #212]	; (4e2c <z_impl_k_sem_take+0xf8>)
    4d56:	f001 ff90 	bl	6c7a <assert_print>
    4d5a:	4832      	ldr	r0, [pc, #200]	; (4e24 <z_impl_k_sem_take+0xf0>)
    4d5c:	2179      	movs	r1, #121	; 0x79
    4d5e:	f001 ff85 	bl	6c6c <assert_post_action>
    4d62:	f04f 0320 	mov.w	r3, #32
    4d66:	f3ef 8711 	mrs	r7, BASEPRI
    4d6a:	f383 8812 	msr	BASEPRI_MAX, r3
    4d6e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4d72:	482f      	ldr	r0, [pc, #188]	; (4e30 <z_impl_k_sem_take+0xfc>)
    4d74:	f7ff fd8a 	bl	488c <z_spin_lock_valid>
    4d78:	b968      	cbnz	r0, 4d96 <z_impl_k_sem_take+0x62>
    4d7a:	4a2e      	ldr	r2, [pc, #184]	; (4e34 <z_impl_k_sem_take+0x100>)
    4d7c:	492e      	ldr	r1, [pc, #184]	; (4e38 <z_impl_k_sem_take+0x104>)
    4d7e:	482a      	ldr	r0, [pc, #168]	; (4e28 <z_impl_k_sem_take+0xf4>)
    4d80:	238e      	movs	r3, #142	; 0x8e
    4d82:	f001 ff7a 	bl	6c7a <assert_print>
    4d86:	492a      	ldr	r1, [pc, #168]	; (4e30 <z_impl_k_sem_take+0xfc>)
    4d88:	482c      	ldr	r0, [pc, #176]	; (4e3c <z_impl_k_sem_take+0x108>)
    4d8a:	f001 ff76 	bl	6c7a <assert_print>
    4d8e:	4829      	ldr	r0, [pc, #164]	; (4e34 <z_impl_k_sem_take+0x100>)
    4d90:	218e      	movs	r1, #142	; 0x8e
    4d92:	f001 ff6b 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    4d96:	4826      	ldr	r0, [pc, #152]	; (4e30 <z_impl_k_sem_take+0xfc>)
    4d98:	f7ff fd96 	bl	48c8 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    4d9c:	68a3      	ldr	r3, [r4, #8]
    4d9e:	b1d3      	cbz	r3, 4dd6 <z_impl_k_sem_take+0xa2>
		sem->count--;
    4da0:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4da2:	4823      	ldr	r0, [pc, #140]	; (4e30 <z_impl_k_sem_take+0xfc>)
    4da4:	60a3      	str	r3, [r4, #8]
    4da6:	f7ff fd7f 	bl	48a8 <z_spin_unlock_valid>
    4daa:	b968      	cbnz	r0, 4dc8 <z_impl_k_sem_take+0x94>
    4dac:	4a21      	ldr	r2, [pc, #132]	; (4e34 <z_impl_k_sem_take+0x100>)
    4dae:	4924      	ldr	r1, [pc, #144]	; (4e40 <z_impl_k_sem_take+0x10c>)
    4db0:	481d      	ldr	r0, [pc, #116]	; (4e28 <z_impl_k_sem_take+0xf4>)
    4db2:	23b9      	movs	r3, #185	; 0xb9
    4db4:	f001 ff61 	bl	6c7a <assert_print>
    4db8:	491d      	ldr	r1, [pc, #116]	; (4e30 <z_impl_k_sem_take+0xfc>)
    4dba:	4822      	ldr	r0, [pc, #136]	; (4e44 <z_impl_k_sem_take+0x110>)
    4dbc:	f001 ff5d 	bl	6c7a <assert_print>
    4dc0:	481c      	ldr	r0, [pc, #112]	; (4e34 <z_impl_k_sem_take+0x100>)
    4dc2:	21b9      	movs	r1, #185	; 0xb9
    4dc4:	f001 ff52 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    4dc8:	f387 8811 	msr	BASEPRI, r7
    4dcc:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    4dd0:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    4dd2:	b003      	add	sp, #12
    4dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    4dd6:	ea56 0305 	orrs.w	r3, r6, r5
    4dda:	d118      	bne.n	4e0e <z_impl_k_sem_take+0xda>
    4ddc:	4814      	ldr	r0, [pc, #80]	; (4e30 <z_impl_k_sem_take+0xfc>)
    4dde:	f7ff fd63 	bl	48a8 <z_spin_unlock_valid>
    4de2:	b968      	cbnz	r0, 4e00 <z_impl_k_sem_take+0xcc>
    4de4:	4a13      	ldr	r2, [pc, #76]	; (4e34 <z_impl_k_sem_take+0x100>)
    4de6:	4916      	ldr	r1, [pc, #88]	; (4e40 <z_impl_k_sem_take+0x10c>)
    4de8:	480f      	ldr	r0, [pc, #60]	; (4e28 <z_impl_k_sem_take+0xf4>)
    4dea:	23b9      	movs	r3, #185	; 0xb9
    4dec:	f001 ff45 	bl	6c7a <assert_print>
    4df0:	490f      	ldr	r1, [pc, #60]	; (4e30 <z_impl_k_sem_take+0xfc>)
    4df2:	4814      	ldr	r0, [pc, #80]	; (4e44 <z_impl_k_sem_take+0x110>)
    4df4:	f001 ff41 	bl	6c7a <assert_print>
    4df8:	480e      	ldr	r0, [pc, #56]	; (4e34 <z_impl_k_sem_take+0x100>)
    4dfa:	21b9      	movs	r1, #185	; 0xb9
    4dfc:	f001 ff36 	bl	6c6c <assert_post_action>
    4e00:	f387 8811 	msr	BASEPRI, r7
    4e04:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    4e08:	f06f 000f 	mvn.w	r0, #15
    4e0c:	e7e1      	b.n	4dd2 <z_impl_k_sem_take+0x9e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    4e0e:	e9cd 6500 	strd	r6, r5, [sp]
    4e12:	4622      	mov	r2, r4
    4e14:	4639      	mov	r1, r7
    4e16:	4806      	ldr	r0, [pc, #24]	; (4e30 <z_impl_k_sem_take+0xfc>)
    4e18:	f000 fc8c 	bl	5734 <z_pend_curr>
	return ret;
    4e1c:	e7d9      	b.n	4dd2 <z_impl_k_sem_take+0x9e>
    4e1e:	bf00      	nop
    4e20:	00008682 	.word	0x00008682
    4e24:	00008662 	.word	0x00008662
    4e28:	0000795b 	.word	0x0000795b
    4e2c:	0000862e 	.word	0x0000862e
    4e30:	20000b50 	.word	0x20000b50
    4e34:	00007a1b 	.word	0x00007a1b
    4e38:	00007a74 	.word	0x00007a74
    4e3c:	00007a89 	.word	0x00007a89
    4e40:	00007a48 	.word	0x00007a48
    4e44:	00007a5f 	.word	0x00007a5f

00004e48 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
    4e48:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
    4e4a:	4d07      	ldr	r5, [pc, #28]	; (4e68 <z_reset_time_slice+0x20>)
    4e4c:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
    4e4e:	b154      	cbz	r4, 4e66 <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    4e50:	f7fe fa72 	bl	3338 <sys_clock_elapsed>
    4e54:	4b05      	ldr	r3, [pc, #20]	; (4e6c <z_reset_time_slice+0x24>)
    4e56:	4404      	add	r4, r0
    4e58:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    4e5a:	6828      	ldr	r0, [r5, #0]
    4e5c:	2100      	movs	r1, #0
	}
}
    4e5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
    4e62:	f001 ba6f 	b.w	6344 <z_set_timeout_expiry>
}
    4e66:	bd38      	pop	{r3, r4, r5, pc}
    4e68:	20000b60 	.word	0x20000b60
    4e6c:	20000b24 	.word	0x20000b24

00004e70 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    4e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e72:	4604      	mov	r4, r0
    4e74:	460d      	mov	r5, r1
	__asm__ volatile(
    4e76:	f04f 0320 	mov.w	r3, #32
    4e7a:	f3ef 8711 	mrs	r7, BASEPRI
    4e7e:	f383 8812 	msr	BASEPRI_MAX, r3
    4e82:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4e86:	4823      	ldr	r0, [pc, #140]	; (4f14 <k_sched_time_slice_set+0xa4>)
    4e88:	f7ff fd00 	bl	488c <z_spin_lock_valid>
    4e8c:	b968      	cbnz	r0, 4eaa <k_sched_time_slice_set+0x3a>
    4e8e:	4a22      	ldr	r2, [pc, #136]	; (4f18 <k_sched_time_slice_set+0xa8>)
    4e90:	4922      	ldr	r1, [pc, #136]	; (4f1c <k_sched_time_slice_set+0xac>)
    4e92:	4823      	ldr	r0, [pc, #140]	; (4f20 <k_sched_time_slice_set+0xb0>)
    4e94:	238e      	movs	r3, #142	; 0x8e
    4e96:	f001 fef0 	bl	6c7a <assert_print>
    4e9a:	491e      	ldr	r1, [pc, #120]	; (4f14 <k_sched_time_slice_set+0xa4>)
    4e9c:	4821      	ldr	r0, [pc, #132]	; (4f24 <k_sched_time_slice_set+0xb4>)
    4e9e:	f001 feec 	bl	6c7a <assert_print>
    4ea2:	481d      	ldr	r0, [pc, #116]	; (4f18 <k_sched_time_slice_set+0xa8>)
    4ea4:	218e      	movs	r1, #142	; 0x8e
    4ea6:	f001 fee1 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    4eaa:	481a      	ldr	r0, [pc, #104]	; (4f14 <k_sched_time_slice_set+0xa4>)
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    4eac:	4e1e      	ldr	r6, [pc, #120]	; (4f28 <k_sched_time_slice_set+0xb8>)
    4eae:	f7ff fd0b 	bl	48c8 <z_spin_lock_set_owner>
    4eb2:	2100      	movs	r1, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    4eb4:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    4eb8:	f240 30e7 	movw	r0, #999	; 0x3e7
    4ebc:	6131      	str	r1, [r6, #16]
    4ebe:	2300      	movs	r3, #0
    4ec0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4ec4:	fbe4 010c 	umlal	r0, r1, r4, ip
    4ec8:	f7fb f91a 	bl	100 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    4ecc:	2c00      	cmp	r4, #0
    4ece:	4b17      	ldr	r3, [pc, #92]	; (4f2c <k_sched_time_slice_set+0xbc>)
    4ed0:	dc1c      	bgt.n	4f0c <k_sched_time_slice_set+0x9c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_ticks = MAX(2, slice_ticks);
    4ed2:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    4ed4:	4b16      	ldr	r3, [pc, #88]	; (4f30 <k_sched_time_slice_set+0xc0>)
		z_reset_time_slice(_current);
    4ed6:	68b0      	ldr	r0, [r6, #8]
		slice_max_prio = prio;
    4ed8:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
    4eda:	f7ff ffb5 	bl	4e48 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4ede:	480d      	ldr	r0, [pc, #52]	; (4f14 <k_sched_time_slice_set+0xa4>)
    4ee0:	f7ff fce2 	bl	48a8 <z_spin_unlock_valid>
    4ee4:	b968      	cbnz	r0, 4f02 <k_sched_time_slice_set+0x92>
    4ee6:	4a0c      	ldr	r2, [pc, #48]	; (4f18 <k_sched_time_slice_set+0xa8>)
    4ee8:	4912      	ldr	r1, [pc, #72]	; (4f34 <k_sched_time_slice_set+0xc4>)
    4eea:	480d      	ldr	r0, [pc, #52]	; (4f20 <k_sched_time_slice_set+0xb0>)
    4eec:	23b9      	movs	r3, #185	; 0xb9
    4eee:	f001 fec4 	bl	6c7a <assert_print>
    4ef2:	4908      	ldr	r1, [pc, #32]	; (4f14 <k_sched_time_slice_set+0xa4>)
    4ef4:	4810      	ldr	r0, [pc, #64]	; (4f38 <k_sched_time_slice_set+0xc8>)
    4ef6:	f001 fec0 	bl	6c7a <assert_print>
    4efa:	4807      	ldr	r0, [pc, #28]	; (4f18 <k_sched_time_slice_set+0xa8>)
    4efc:	21b9      	movs	r1, #185	; 0xb9
    4efe:	f001 feb5 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    4f02:	f387 8811 	msr	BASEPRI, r7
    4f06:	f3bf 8f6f 	isb	sy
	}
}
    4f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_ticks = MAX(2, slice_ticks);
    4f0c:	2802      	cmp	r0, #2
    4f0e:	bfb8      	it	lt
    4f10:	2002      	movlt	r0, #2
    4f12:	e7de      	b.n	4ed2 <k_sched_time_slice_set+0x62>
    4f14:	20000b58 	.word	0x20000b58
    4f18:	00007a1b 	.word	0x00007a1b
    4f1c:	00007a74 	.word	0x00007a74
    4f20:	0000795b 	.word	0x0000795b
    4f24:	00007a89 	.word	0x00007a89
    4f28:	20000b24 	.word	0x20000b24
    4f2c:	20000b60 	.word	0x20000b60
    4f30:	20000b5c 	.word	0x20000b5c
    4f34:	00007a48 	.word	0x00007a48
    4f38:	00007a5f 	.word	0x00007a5f

00004f3c <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    4f3c:	b538      	push	{r3, r4, r5, lr}
    4f3e:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    4f40:	460d      	mov	r5, r1
    4f42:	b9e9      	cbnz	r1, 4f80 <z_reschedule+0x44>
    4f44:	f3ef 8305 	mrs	r3, IPSR
	if (resched(key.key) && need_swap()) {
    4f48:	b9d3      	cbnz	r3, 4f80 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
    4f4a:	4b19      	ldr	r3, [pc, #100]	; (4fb0 <z_reschedule+0x74>)
	if (resched(key.key) && need_swap()) {
    4f4c:	69da      	ldr	r2, [r3, #28]
    4f4e:	689b      	ldr	r3, [r3, #8]
    4f50:	429a      	cmp	r2, r3
    4f52:	d015      	beq.n	4f80 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4f54:	f7ff fca8 	bl	48a8 <z_spin_unlock_valid>
    4f58:	b968      	cbnz	r0, 4f76 <z_reschedule+0x3a>
    4f5a:	4a16      	ldr	r2, [pc, #88]	; (4fb4 <z_reschedule+0x78>)
    4f5c:	4916      	ldr	r1, [pc, #88]	; (4fb8 <z_reschedule+0x7c>)
    4f5e:	4817      	ldr	r0, [pc, #92]	; (4fbc <z_reschedule+0x80>)
    4f60:	23d0      	movs	r3, #208	; 0xd0
    4f62:	f001 fe8a 	bl	6c7a <assert_print>
    4f66:	4816      	ldr	r0, [pc, #88]	; (4fc0 <z_reschedule+0x84>)
    4f68:	4621      	mov	r1, r4
    4f6a:	f001 fe86 	bl	6c7a <assert_print>
    4f6e:	4811      	ldr	r0, [pc, #68]	; (4fb4 <z_reschedule+0x78>)
    4f70:	21d0      	movs	r1, #208	; 0xd0
    4f72:	f001 fe7b 	bl	6c6c <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    4f76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ret = arch_swap(key);
    4f7a:	2000      	movs	r0, #0
    4f7c:	f7fc bd40 	b.w	1a00 <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4f80:	4620      	mov	r0, r4
    4f82:	f7ff fc91 	bl	48a8 <z_spin_unlock_valid>
    4f86:	b968      	cbnz	r0, 4fa4 <z_reschedule+0x68>
    4f88:	4a0a      	ldr	r2, [pc, #40]	; (4fb4 <z_reschedule+0x78>)
    4f8a:	490b      	ldr	r1, [pc, #44]	; (4fb8 <z_reschedule+0x7c>)
    4f8c:	480b      	ldr	r0, [pc, #44]	; (4fbc <z_reschedule+0x80>)
    4f8e:	23b9      	movs	r3, #185	; 0xb9
    4f90:	f001 fe73 	bl	6c7a <assert_print>
    4f94:	480a      	ldr	r0, [pc, #40]	; (4fc0 <z_reschedule+0x84>)
    4f96:	4621      	mov	r1, r4
    4f98:	f001 fe6f 	bl	6c7a <assert_print>
    4f9c:	4805      	ldr	r0, [pc, #20]	; (4fb4 <z_reschedule+0x78>)
    4f9e:	21b9      	movs	r1, #185	; 0xb9
    4fa0:	f001 fe64 	bl	6c6c <assert_post_action>
    4fa4:	f385 8811 	msr	BASEPRI, r5
    4fa8:	f3bf 8f6f 	isb	sy
    4fac:	bd38      	pop	{r3, r4, r5, pc}
    4fae:	bf00      	nop
    4fb0:	20000b24 	.word	0x20000b24
    4fb4:	00007a1b 	.word	0x00007a1b
    4fb8:	00007a48 	.word	0x00007a48
    4fbc:	0000795b 	.word	0x0000795b
    4fc0:	00007a5f 	.word	0x00007a5f

00004fc4 <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    4fc4:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    4fc6:	f04f 0320 	mov.w	r3, #32
    4fca:	f3ef 8511 	mrs	r5, BASEPRI
    4fce:	f383 8812 	msr	BASEPRI_MAX, r3
    4fd2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4fd6:	4829      	ldr	r0, [pc, #164]	; (507c <k_sched_lock+0xb8>)
    4fd8:	f7ff fc58 	bl	488c <z_spin_lock_valid>
    4fdc:	b968      	cbnz	r0, 4ffa <k_sched_lock+0x36>
    4fde:	4a28      	ldr	r2, [pc, #160]	; (5080 <k_sched_lock+0xbc>)
    4fe0:	4928      	ldr	r1, [pc, #160]	; (5084 <k_sched_lock+0xc0>)
    4fe2:	4829      	ldr	r0, [pc, #164]	; (5088 <k_sched_lock+0xc4>)
    4fe4:	238e      	movs	r3, #142	; 0x8e
    4fe6:	f001 fe48 	bl	6c7a <assert_print>
    4fea:	4924      	ldr	r1, [pc, #144]	; (507c <k_sched_lock+0xb8>)
    4fec:	4827      	ldr	r0, [pc, #156]	; (508c <k_sched_lock+0xc8>)
    4fee:	f001 fe44 	bl	6c7a <assert_print>
    4ff2:	4823      	ldr	r0, [pc, #140]	; (5080 <k_sched_lock+0xbc>)
    4ff4:	218e      	movs	r1, #142	; 0x8e
    4ff6:	f001 fe39 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    4ffa:	4820      	ldr	r0, [pc, #128]	; (507c <k_sched_lock+0xb8>)
    4ffc:	f7ff fc64 	bl	48c8 <z_spin_lock_set_owner>
    5000:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    5004:	b163      	cbz	r3, 5020 <k_sched_lock+0x5c>
    5006:	4922      	ldr	r1, [pc, #136]	; (5090 <k_sched_lock+0xcc>)
    5008:	4a22      	ldr	r2, [pc, #136]	; (5094 <k_sched_lock+0xd0>)
    500a:	481f      	ldr	r0, [pc, #124]	; (5088 <k_sched_lock+0xc4>)
    500c:	23fd      	movs	r3, #253	; 0xfd
    500e:	f001 fe34 	bl	6c7a <assert_print>
    5012:	4821      	ldr	r0, [pc, #132]	; (5098 <k_sched_lock+0xd4>)
    5014:	f001 fe31 	bl	6c7a <assert_print>
    5018:	481e      	ldr	r0, [pc, #120]	; (5094 <k_sched_lock+0xd0>)
    501a:	21fd      	movs	r1, #253	; 0xfd
    501c:	f001 fe26 	bl	6c6c <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    5020:	4c1e      	ldr	r4, [pc, #120]	; (509c <k_sched_lock+0xd8>)
    5022:	68a3      	ldr	r3, [r4, #8]
    5024:	7bdb      	ldrb	r3, [r3, #15]
    5026:	2b01      	cmp	r3, #1
    5028:	d10c      	bne.n	5044 <k_sched_lock+0x80>
    502a:	491d      	ldr	r1, [pc, #116]	; (50a0 <k_sched_lock+0xdc>)
    502c:	4a19      	ldr	r2, [pc, #100]	; (5094 <k_sched_lock+0xd0>)
    502e:	4816      	ldr	r0, [pc, #88]	; (5088 <k_sched_lock+0xc4>)
    5030:	23fe      	movs	r3, #254	; 0xfe
    5032:	f001 fe22 	bl	6c7a <assert_print>
    5036:	4818      	ldr	r0, [pc, #96]	; (5098 <k_sched_lock+0xd4>)
    5038:	f001 fe1f 	bl	6c7a <assert_print>
    503c:	4815      	ldr	r0, [pc, #84]	; (5094 <k_sched_lock+0xd0>)
    503e:	21fe      	movs	r1, #254	; 0xfe
    5040:	f001 fe14 	bl	6c6c <assert_post_action>
	--_current->base.sched_locked;
    5044:	68a2      	ldr	r2, [r4, #8]
    5046:	7bd3      	ldrb	r3, [r2, #15]
    5048:	3b01      	subs	r3, #1
    504a:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    504c:	480b      	ldr	r0, [pc, #44]	; (507c <k_sched_lock+0xb8>)
    504e:	f7ff fc2b 	bl	48a8 <z_spin_unlock_valid>
    5052:	b968      	cbnz	r0, 5070 <k_sched_lock+0xac>
    5054:	4a0a      	ldr	r2, [pc, #40]	; (5080 <k_sched_lock+0xbc>)
    5056:	4913      	ldr	r1, [pc, #76]	; (50a4 <k_sched_lock+0xe0>)
    5058:	480b      	ldr	r0, [pc, #44]	; (5088 <k_sched_lock+0xc4>)
    505a:	23b9      	movs	r3, #185	; 0xb9
    505c:	f001 fe0d 	bl	6c7a <assert_print>
    5060:	4906      	ldr	r1, [pc, #24]	; (507c <k_sched_lock+0xb8>)
    5062:	4811      	ldr	r0, [pc, #68]	; (50a8 <k_sched_lock+0xe4>)
    5064:	f001 fe09 	bl	6c7a <assert_print>
    5068:	4805      	ldr	r0, [pc, #20]	; (5080 <k_sched_lock+0xbc>)
    506a:	21b9      	movs	r1, #185	; 0xb9
    506c:	f001 fdfe 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    5070:	f385 8811 	msr	BASEPRI, r5
    5074:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    5078:	bd38      	pop	{r3, r4, r5, pc}
    507a:	bf00      	nop
    507c:	20000b58 	.word	0x20000b58
    5080:	00007a1b 	.word	0x00007a1b
    5084:	00007a74 	.word	0x00007a74
    5088:	0000795b 	.word	0x0000795b
    508c:	00007a89 	.word	0x00007a89
    5090:	000084f8 	.word	0x000084f8
    5094:	00008603 	.word	0x00008603
    5098:	0000862e 	.word	0x0000862e
    509c:	20000b24 	.word	0x20000b24
    50a0:	00008631 	.word	0x00008631
    50a4:	00007a48 	.word	0x00007a48
    50a8:	00007a5f 	.word	0x00007a5f

000050ac <z_priq_dumb_remove>:
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    50ac:	4b0c      	ldr	r3, [pc, #48]	; (50e0 <z_priq_dumb_remove+0x34>)
    50ae:	4299      	cmp	r1, r3
{
    50b0:	b510      	push	{r4, lr}
    50b2:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    50b4:	d10b      	bne.n	50ce <z_priq_dumb_remove+0x22>
    50b6:	490b      	ldr	r1, [pc, #44]	; (50e4 <z_priq_dumb_remove+0x38>)
    50b8:	480b      	ldr	r0, [pc, #44]	; (50e8 <z_priq_dumb_remove+0x3c>)
    50ba:	4a0c      	ldr	r2, [pc, #48]	; (50ec <z_priq_dumb_remove+0x40>)
    50bc:	f240 433d 	movw	r3, #1085	; 0x43d
    50c0:	f001 fddb 	bl	6c7a <assert_print>
    50c4:	4809      	ldr	r0, [pc, #36]	; (50ec <z_priq_dumb_remove+0x40>)
    50c6:	f240 413d 	movw	r1, #1085	; 0x43d
    50ca:	f001 fdcf 	bl	6c6c <assert_post_action>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    50ce:	e9d4 3200 	ldrd	r3, r2, [r4]

	prev->next = next;
    50d2:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    50d4:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    50d6:	2300      	movs	r3, #0
	node->prev = NULL;
    50d8:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    50dc:	bd10      	pop	{r4, pc}
    50de:	bf00      	nop
    50e0:	20000360 	.word	0x20000360
    50e4:	000086f2 	.word	0x000086f2
    50e8:	0000795b 	.word	0x0000795b
    50ec:	000086d0 	.word	0x000086d0

000050f0 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    50f0:	6883      	ldr	r3, [r0, #8]
{
    50f2:	b510      	push	{r4, lr}
    50f4:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    50f6:	b95b      	cbnz	r3, 5110 <unpend_thread_no_timeout+0x20>
    50f8:	490b      	ldr	r1, [pc, #44]	; (5128 <unpend_thread_no_timeout+0x38>)
    50fa:	480c      	ldr	r0, [pc, #48]	; (512c <unpend_thread_no_timeout+0x3c>)
    50fc:	4a0c      	ldr	r2, [pc, #48]	; (5130 <unpend_thread_no_timeout+0x40>)
    50fe:	f240 23b9 	movw	r3, #697	; 0x2b9
    5102:	f001 fdba 	bl	6c7a <assert_print>
    5106:	480a      	ldr	r0, [pc, #40]	; (5130 <unpend_thread_no_timeout+0x40>)
    5108:	f240 21b9 	movw	r1, #697	; 0x2b9
    510c:	f001 fdae 	bl	6c6c <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    5110:	68a0      	ldr	r0, [r4, #8]
    5112:	4621      	mov	r1, r4
    5114:	f7ff ffca 	bl	50ac <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    5118:	7b63      	ldrb	r3, [r4, #13]
    511a:	f023 0302 	bic.w	r3, r3, #2
    511e:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    5120:	2300      	movs	r3, #0
    5122:	60a3      	str	r3, [r4, #8]
}
    5124:	bd10      	pop	{r4, pc}
    5126:	bf00      	nop
    5128:	00008713 	.word	0x00008713
    512c:	0000795b 	.word	0x0000795b
    5130:	000086d0 	.word	0x000086d0

00005134 <update_cache>:
{
    5134:	b538      	push	{r3, r4, r5, lr}
    5136:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    5138:	4814      	ldr	r0, [pc, #80]	; (518c <update_cache+0x58>)
    513a:	4d15      	ldr	r5, [pc, #84]	; (5190 <update_cache+0x5c>)
    513c:	f002 f919 	bl	7372 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    5140:	4604      	mov	r4, r0
    5142:	b900      	cbnz	r0, 5146 <update_cache+0x12>
    5144:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    5146:	b9ca      	cbnz	r2, 517c <update_cache+0x48>
	__ASSERT(_current != NULL, "");
    5148:	68ab      	ldr	r3, [r5, #8]
    514a:	b963      	cbnz	r3, 5166 <update_cache+0x32>
    514c:	4911      	ldr	r1, [pc, #68]	; (5194 <update_cache+0x60>)
    514e:	4a12      	ldr	r2, [pc, #72]	; (5198 <update_cache+0x64>)
    5150:	4812      	ldr	r0, [pc, #72]	; (519c <update_cache+0x68>)
    5152:	2389      	movs	r3, #137	; 0x89
    5154:	f001 fd91 	bl	6c7a <assert_print>
    5158:	4811      	ldr	r0, [pc, #68]	; (51a0 <update_cache+0x6c>)
    515a:	f001 fd8e 	bl	6c7a <assert_print>
    515e:	480e      	ldr	r0, [pc, #56]	; (5198 <update_cache+0x64>)
    5160:	2189      	movs	r1, #137	; 0x89
    5162:	f001 fd83 	bl	6c6c <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    5166:	68ab      	ldr	r3, [r5, #8]
    5168:	7b5a      	ldrb	r2, [r3, #13]
    516a:	06d2      	lsls	r2, r2, #27
    516c:	d106      	bne.n	517c <update_cache+0x48>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    516e:	69a2      	ldr	r2, [r4, #24]
    5170:	b922      	cbnz	r2, 517c <update_cache+0x48>
	if (is_preempt(_current) || is_metairq(thread)) {
    5172:	89da      	ldrh	r2, [r3, #14]
    5174:	2a7f      	cmp	r2, #127	; 0x7f
    5176:	d901      	bls.n	517c <update_cache+0x48>
		_kernel.ready_q.cache = _current;
    5178:	61eb      	str	r3, [r5, #28]
}
    517a:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    517c:	68ab      	ldr	r3, [r5, #8]
    517e:	42a3      	cmp	r3, r4
    5180:	d002      	beq.n	5188 <update_cache+0x54>
			z_reset_time_slice(thread);
    5182:	4620      	mov	r0, r4
    5184:	f7ff fe60 	bl	4e48 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    5188:	61ec      	str	r4, [r5, #28]
}
    518a:	e7f6      	b.n	517a <update_cache+0x46>
    518c:	20000b44 	.word	0x20000b44
    5190:	20000b24 	.word	0x20000b24
    5194:	0000872a 	.word	0x0000872a
    5198:	000086d0 	.word	0x000086d0
    519c:	0000795b 	.word	0x0000795b
    51a0:	0000862e 	.word	0x0000862e

000051a4 <move_thread_to_end_of_prio_q>:
{
    51a4:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    51a6:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    51aa:	7b43      	ldrb	r3, [r0, #13]
    51ac:	2a00      	cmp	r2, #0
{
    51ae:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    51b0:	da06      	bge.n	51c0 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    51b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    51b6:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    51b8:	4601      	mov	r1, r0
    51ba:	481e      	ldr	r0, [pc, #120]	; (5234 <move_thread_to_end_of_prio_q+0x90>)
    51bc:	f7ff ff76 	bl	50ac <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    51c0:	7b63      	ldrb	r3, [r4, #13]
    51c2:	f063 037f 	orn	r3, r3, #127	; 0x7f
    51c6:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    51c8:	4b1b      	ldr	r3, [pc, #108]	; (5238 <move_thread_to_end_of_prio_q+0x94>)
    51ca:	429c      	cmp	r4, r3
    51cc:	d109      	bne.n	51e2 <move_thread_to_end_of_prio_q+0x3e>
    51ce:	491b      	ldr	r1, [pc, #108]	; (523c <move_thread_to_end_of_prio_q+0x98>)
    51d0:	481b      	ldr	r0, [pc, #108]	; (5240 <move_thread_to_end_of_prio_q+0x9c>)
    51d2:	4a1c      	ldr	r2, [pc, #112]	; (5244 <move_thread_to_end_of_prio_q+0xa0>)
    51d4:	23ba      	movs	r3, #186	; 0xba
    51d6:	f001 fd50 	bl	6c7a <assert_print>
    51da:	481a      	ldr	r0, [pc, #104]	; (5244 <move_thread_to_end_of_prio_q+0xa0>)
    51dc:	21ba      	movs	r1, #186	; 0xba
    51de:	f001 fd45 	bl	6c6c <assert_post_action>
	return list->head == list;
    51e2:	4a19      	ldr	r2, [pc, #100]	; (5248 <move_thread_to_end_of_prio_q+0xa4>)
	return (node == list->tail) ? NULL : node->next;
    51e4:	e9d2 3008 	ldrd	r3, r0, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    51e8:	f102 0520 	add.w	r5, r2, #32
    51ec:	42ab      	cmp	r3, r5
    51ee:	d01b      	beq.n	5228 <move_thread_to_end_of_prio_q+0x84>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    51f0:	b1d3      	cbz	r3, 5228 <move_thread_to_end_of_prio_q+0x84>
	int32_t b1 = thread_1->base.prio;
    51f2:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    51f6:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    51fa:	428e      	cmp	r6, r1
    51fc:	d00f      	beq.n	521e <move_thread_to_end_of_prio_q+0x7a>
		return b2 - b1;
    51fe:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    5200:	2900      	cmp	r1, #0
    5202:	dd0c      	ble.n	521e <move_thread_to_end_of_prio_q+0x7a>
	sys_dnode_t *const prev = successor->prev;
    5204:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    5206:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    520a:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    520c:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    520e:	6890      	ldr	r0, [r2, #8]
    5210:	1b03      	subs	r3, r0, r4
    5212:	4258      	negs	r0, r3
}
    5214:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    5218:	4158      	adcs	r0, r3
    521a:	f7ff bf8b 	b.w	5134 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    521e:	4283      	cmp	r3, r0
    5220:	d002      	beq.n	5228 <move_thread_to_end_of_prio_q+0x84>
    5222:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5224:	2b00      	cmp	r3, #0
    5226:	d1e6      	bne.n	51f6 <move_thread_to_end_of_prio_q+0x52>
	node->prev = tail;
    5228:	e9c4 5000 	strd	r5, r0, [r4]
	tail->next = node;
    522c:	6004      	str	r4, [r0, #0]
	list->tail = node;
    522e:	6254      	str	r4, [r2, #36]	; 0x24
}
    5230:	e7ed      	b.n	520e <move_thread_to_end_of_prio_q+0x6a>
    5232:	bf00      	nop
    5234:	20000b44 	.word	0x20000b44
    5238:	20000360 	.word	0x20000360
    523c:	000086f2 	.word	0x000086f2
    5240:	0000795b 	.word	0x0000795b
    5244:	000086d0 	.word	0x000086d0
    5248:	20000b24 	.word	0x20000b24

0000524c <z_time_slice>:
{
    524c:	b570      	push	{r4, r5, r6, lr}
    524e:	4605      	mov	r5, r0
	__asm__ volatile(
    5250:	f04f 0320 	mov.w	r3, #32
    5254:	f3ef 8611 	mrs	r6, BASEPRI
    5258:	f383 8812 	msr	BASEPRI_MAX, r3
    525c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5260:	482a      	ldr	r0, [pc, #168]	; (530c <z_time_slice+0xc0>)
    5262:	f7ff fb13 	bl	488c <z_spin_lock_valid>
    5266:	b968      	cbnz	r0, 5284 <z_time_slice+0x38>
    5268:	4a29      	ldr	r2, [pc, #164]	; (5310 <z_time_slice+0xc4>)
    526a:	492a      	ldr	r1, [pc, #168]	; (5314 <z_time_slice+0xc8>)
    526c:	482a      	ldr	r0, [pc, #168]	; (5318 <z_time_slice+0xcc>)
    526e:	238e      	movs	r3, #142	; 0x8e
    5270:	f001 fd03 	bl	6c7a <assert_print>
    5274:	4925      	ldr	r1, [pc, #148]	; (530c <z_time_slice+0xc0>)
    5276:	4829      	ldr	r0, [pc, #164]	; (531c <z_time_slice+0xd0>)
    5278:	f001 fcff 	bl	6c7a <assert_print>
    527c:	4824      	ldr	r0, [pc, #144]	; (5310 <z_time_slice+0xc4>)
    527e:	218e      	movs	r1, #142	; 0x8e
    5280:	f001 fcf4 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    5284:	4821      	ldr	r0, [pc, #132]	; (530c <z_time_slice+0xc0>)
    5286:	f7ff fb1f 	bl	48c8 <z_spin_lock_set_owner>
	if (pending_current == _current) {
    528a:	4b25      	ldr	r3, [pc, #148]	; (5320 <z_time_slice+0xd4>)
    528c:	4a25      	ldr	r2, [pc, #148]	; (5324 <z_time_slice+0xd8>)
    528e:	689c      	ldr	r4, [r3, #8]
    5290:	6811      	ldr	r1, [r2, #0]
    5292:	428c      	cmp	r4, r1
    5294:	d119      	bne.n	52ca <z_time_slice+0x7e>
	z_reset_time_slice(curr);
    5296:	4620      	mov	r0, r4
    5298:	f7ff fdd6 	bl	4e48 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    529c:	481b      	ldr	r0, [pc, #108]	; (530c <z_time_slice+0xc0>)
    529e:	f7ff fb03 	bl	48a8 <z_spin_unlock_valid>
    52a2:	b968      	cbnz	r0, 52c0 <z_time_slice+0x74>
    52a4:	4a1a      	ldr	r2, [pc, #104]	; (5310 <z_time_slice+0xc4>)
    52a6:	4920      	ldr	r1, [pc, #128]	; (5328 <z_time_slice+0xdc>)
    52a8:	481b      	ldr	r0, [pc, #108]	; (5318 <z_time_slice+0xcc>)
    52aa:	23b9      	movs	r3, #185	; 0xb9
    52ac:	f001 fce5 	bl	6c7a <assert_print>
    52b0:	4916      	ldr	r1, [pc, #88]	; (530c <z_time_slice+0xc0>)
    52b2:	481e      	ldr	r0, [pc, #120]	; (532c <z_time_slice+0xe0>)
    52b4:	f001 fce1 	bl	6c7a <assert_print>
    52b8:	4815      	ldr	r0, [pc, #84]	; (5310 <z_time_slice+0xc4>)
    52ba:	21b9      	movs	r1, #185	; 0xb9
    52bc:	f001 fcd6 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    52c0:	f386 8811 	msr	BASEPRI, r6
    52c4:	f3bf 8f6f 	isb	sy
}
    52c8:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    52ca:	2100      	movs	r1, #0
    52cc:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
    52ce:	4a18      	ldr	r2, [pc, #96]	; (5330 <z_time_slice+0xe4>)
	if (slice_time(_current) && sliceable(_current)) {
    52d0:	6812      	ldr	r2, [r2, #0]
    52d2:	b1c2      	cbz	r2, 5306 <z_time_slice+0xba>
		&& !z_is_idle_thread_object(thread);
    52d4:	89e2      	ldrh	r2, [r4, #14]
    52d6:	2a7f      	cmp	r2, #127	; 0x7f
    52d8:	d815      	bhi.n	5306 <z_time_slice+0xba>
		&& !z_is_thread_prevented_from_running(thread)
    52da:	7b62      	ldrb	r2, [r4, #13]
    52dc:	06d2      	lsls	r2, r2, #27
    52de:	d112      	bne.n	5306 <z_time_slice+0xba>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    52e0:	4a14      	ldr	r2, [pc, #80]	; (5334 <z_time_slice+0xe8>)
    52e2:	f994 100e 	ldrsb.w	r1, [r4, #14]
    52e6:	6812      	ldr	r2, [r2, #0]
    52e8:	4291      	cmp	r1, r2
    52ea:	db0c      	blt.n	5306 <z_time_slice+0xba>
	if (slice_time(_current) && sliceable(_current)) {
    52ec:	4a12      	ldr	r2, [pc, #72]	; (5338 <z_time_slice+0xec>)
    52ee:	4294      	cmp	r4, r2
    52f0:	d009      	beq.n	5306 <z_time_slice+0xba>
		if (ticks >= _current_cpu->slice_ticks) {
    52f2:	691a      	ldr	r2, [r3, #16]
    52f4:	42aa      	cmp	r2, r5
    52f6:	dc03      	bgt.n	5300 <z_time_slice+0xb4>
		move_thread_to_end_of_prio_q(curr);
    52f8:	4620      	mov	r0, r4
    52fa:	f7ff ff53 	bl	51a4 <move_thread_to_end_of_prio_q>
    52fe:	e7ca      	b.n	5296 <z_time_slice+0x4a>
			_current_cpu->slice_ticks -= ticks;
    5300:	1b52      	subs	r2, r2, r5
		_current_cpu->slice_ticks = 0;
    5302:	611a      	str	r2, [r3, #16]
    5304:	e7ca      	b.n	529c <z_time_slice+0x50>
    5306:	2200      	movs	r2, #0
    5308:	e7fb      	b.n	5302 <z_time_slice+0xb6>
    530a:	bf00      	nop
    530c:	20000b58 	.word	0x20000b58
    5310:	00007a1b 	.word	0x00007a1b
    5314:	00007a74 	.word	0x00007a74
    5318:	0000795b 	.word	0x0000795b
    531c:	00007a89 	.word	0x00007a89
    5320:	20000b24 	.word	0x20000b24
    5324:	20000b54 	.word	0x20000b54
    5328:	00007a48 	.word	0x00007a48
    532c:	00007a5f 	.word	0x00007a5f
    5330:	20000b60 	.word	0x20000b60
    5334:	20000b5c 	.word	0x20000b5c
    5338:	20000360 	.word	0x20000360

0000533c <ready_thread>:
{
    533c:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    533e:	f990 200d 	ldrsb.w	r2, [r0, #13]
    5342:	7b43      	ldrb	r3, [r0, #13]
    5344:	2a00      	cmp	r2, #0
{
    5346:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    5348:	db39      	blt.n	53be <ready_thread+0x82>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    534a:	06da      	lsls	r2, r3, #27
    534c:	d137      	bne.n	53be <ready_thread+0x82>
    534e:	6982      	ldr	r2, [r0, #24]
    5350:	2a00      	cmp	r2, #0
    5352:	d134      	bne.n	53be <ready_thread+0x82>
	thread->base.thread_state |= _THREAD_QUEUED;
    5354:	f063 037f 	orn	r3, r3, #127	; 0x7f
    5358:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    535a:	4b19      	ldr	r3, [pc, #100]	; (53c0 <ready_thread+0x84>)
    535c:	4298      	cmp	r0, r3
    535e:	d109      	bne.n	5374 <ready_thread+0x38>
    5360:	4918      	ldr	r1, [pc, #96]	; (53c4 <ready_thread+0x88>)
    5362:	4819      	ldr	r0, [pc, #100]	; (53c8 <ready_thread+0x8c>)
    5364:	4a19      	ldr	r2, [pc, #100]	; (53cc <ready_thread+0x90>)
    5366:	23ba      	movs	r3, #186	; 0xba
    5368:	f001 fc87 	bl	6c7a <assert_print>
    536c:	4817      	ldr	r0, [pc, #92]	; (53cc <ready_thread+0x90>)
    536e:	21ba      	movs	r1, #186	; 0xba
    5370:	f001 fc7c 	bl	6c6c <assert_post_action>
	return list->head == list;
    5374:	4a16      	ldr	r2, [pc, #88]	; (53d0 <ready_thread+0x94>)
	return (node == list->tail) ? NULL : node->next;
    5376:	e9d2 3008 	ldrd	r3, r0, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    537a:	f102 0520 	add.w	r5, r2, #32
    537e:	42ab      	cmp	r3, r5
    5380:	d018      	beq.n	53b4 <ready_thread+0x78>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5382:	b1bb      	cbz	r3, 53b4 <ready_thread+0x78>
	int32_t b1 = thread_1->base.prio;
    5384:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    5388:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    538c:	428e      	cmp	r6, r1
    538e:	d00c      	beq.n	53aa <ready_thread+0x6e>
		return b2 - b1;
    5390:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    5392:	2900      	cmp	r1, #0
    5394:	dd09      	ble.n	53aa <ready_thread+0x6e>
	sys_dnode_t *const prev = successor->prev;
    5396:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5398:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    539c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    539e:	605c      	str	r4, [r3, #4]
}
    53a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    53a4:	2000      	movs	r0, #0
    53a6:	f7ff bec5 	b.w	5134 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    53aa:	4298      	cmp	r0, r3
    53ac:	d002      	beq.n	53b4 <ready_thread+0x78>
    53ae:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    53b0:	2b00      	cmp	r3, #0
    53b2:	d1e9      	bne.n	5388 <ready_thread+0x4c>
	node->prev = tail;
    53b4:	e9c4 5000 	strd	r5, r0, [r4]
	tail->next = node;
    53b8:	6004      	str	r4, [r0, #0]
	list->tail = node;
    53ba:	6254      	str	r4, [r2, #36]	; 0x24
}
    53bc:	e7f0      	b.n	53a0 <ready_thread+0x64>
}
    53be:	bd70      	pop	{r4, r5, r6, pc}
    53c0:	20000360 	.word	0x20000360
    53c4:	000086f2 	.word	0x000086f2
    53c8:	0000795b 	.word	0x0000795b
    53cc:	000086d0 	.word	0x000086d0
    53d0:	20000b24 	.word	0x20000b24

000053d4 <z_ready_thread>:
{
    53d4:	b538      	push	{r3, r4, r5, lr}
    53d6:	4604      	mov	r4, r0
	__asm__ volatile(
    53d8:	f04f 0320 	mov.w	r3, #32
    53dc:	f3ef 8511 	mrs	r5, BASEPRI
    53e0:	f383 8812 	msr	BASEPRI_MAX, r3
    53e4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    53e8:	4817      	ldr	r0, [pc, #92]	; (5448 <z_ready_thread+0x74>)
    53ea:	f7ff fa4f 	bl	488c <z_spin_lock_valid>
    53ee:	b968      	cbnz	r0, 540c <z_ready_thread+0x38>
    53f0:	4a16      	ldr	r2, [pc, #88]	; (544c <z_ready_thread+0x78>)
    53f2:	4917      	ldr	r1, [pc, #92]	; (5450 <z_ready_thread+0x7c>)
    53f4:	4817      	ldr	r0, [pc, #92]	; (5454 <z_ready_thread+0x80>)
    53f6:	238e      	movs	r3, #142	; 0x8e
    53f8:	f001 fc3f 	bl	6c7a <assert_print>
    53fc:	4912      	ldr	r1, [pc, #72]	; (5448 <z_ready_thread+0x74>)
    53fe:	4816      	ldr	r0, [pc, #88]	; (5458 <z_ready_thread+0x84>)
    5400:	f001 fc3b 	bl	6c7a <assert_print>
    5404:	4811      	ldr	r0, [pc, #68]	; (544c <z_ready_thread+0x78>)
    5406:	218e      	movs	r1, #142	; 0x8e
    5408:	f001 fc30 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    540c:	480e      	ldr	r0, [pc, #56]	; (5448 <z_ready_thread+0x74>)
    540e:	f7ff fa5b 	bl	48c8 <z_spin_lock_set_owner>
			ready_thread(thread);
    5412:	4620      	mov	r0, r4
    5414:	f7ff ff92 	bl	533c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5418:	480b      	ldr	r0, [pc, #44]	; (5448 <z_ready_thread+0x74>)
    541a:	f7ff fa45 	bl	48a8 <z_spin_unlock_valid>
    541e:	b968      	cbnz	r0, 543c <z_ready_thread+0x68>
    5420:	4a0a      	ldr	r2, [pc, #40]	; (544c <z_ready_thread+0x78>)
    5422:	490e      	ldr	r1, [pc, #56]	; (545c <z_ready_thread+0x88>)
    5424:	480b      	ldr	r0, [pc, #44]	; (5454 <z_ready_thread+0x80>)
    5426:	23b9      	movs	r3, #185	; 0xb9
    5428:	f001 fc27 	bl	6c7a <assert_print>
    542c:	4906      	ldr	r1, [pc, #24]	; (5448 <z_ready_thread+0x74>)
    542e:	480c      	ldr	r0, [pc, #48]	; (5460 <z_ready_thread+0x8c>)
    5430:	f001 fc23 	bl	6c7a <assert_print>
    5434:	4805      	ldr	r0, [pc, #20]	; (544c <z_ready_thread+0x78>)
    5436:	21b9      	movs	r1, #185	; 0xb9
    5438:	f001 fc18 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    543c:	f385 8811 	msr	BASEPRI, r5
    5440:	f3bf 8f6f 	isb	sy
}
    5444:	bd38      	pop	{r3, r4, r5, pc}
    5446:	bf00      	nop
    5448:	20000b58 	.word	0x20000b58
    544c:	00007a1b 	.word	0x00007a1b
    5450:	00007a74 	.word	0x00007a74
    5454:	0000795b 	.word	0x0000795b
    5458:	00007a89 	.word	0x00007a89
    545c:	00007a48 	.word	0x00007a48
    5460:	00007a5f 	.word	0x00007a5f

00005464 <z_sched_start>:
{
    5464:	b538      	push	{r3, r4, r5, lr}
    5466:	4604      	mov	r4, r0
	__asm__ volatile(
    5468:	f04f 0320 	mov.w	r3, #32
    546c:	f3ef 8511 	mrs	r5, BASEPRI
    5470:	f383 8812 	msr	BASEPRI_MAX, r3
    5474:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5478:	481d      	ldr	r0, [pc, #116]	; (54f0 <z_sched_start+0x8c>)
    547a:	f7ff fa07 	bl	488c <z_spin_lock_valid>
    547e:	b968      	cbnz	r0, 549c <z_sched_start+0x38>
    5480:	4a1c      	ldr	r2, [pc, #112]	; (54f4 <z_sched_start+0x90>)
    5482:	491d      	ldr	r1, [pc, #116]	; (54f8 <z_sched_start+0x94>)
    5484:	481d      	ldr	r0, [pc, #116]	; (54fc <z_sched_start+0x98>)
    5486:	238e      	movs	r3, #142	; 0x8e
    5488:	f001 fbf7 	bl	6c7a <assert_print>
    548c:	4918      	ldr	r1, [pc, #96]	; (54f0 <z_sched_start+0x8c>)
    548e:	481c      	ldr	r0, [pc, #112]	; (5500 <z_sched_start+0x9c>)
    5490:	f001 fbf3 	bl	6c7a <assert_print>
    5494:	4817      	ldr	r0, [pc, #92]	; (54f4 <z_sched_start+0x90>)
    5496:	218e      	movs	r1, #142	; 0x8e
    5498:	f001 fbe8 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    549c:	4814      	ldr	r0, [pc, #80]	; (54f0 <z_sched_start+0x8c>)
    549e:	f7ff fa13 	bl	48c8 <z_spin_lock_set_owner>
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    54a2:	7b63      	ldrb	r3, [r4, #13]
	if (z_has_thread_started(thread)) {
    54a4:	075a      	lsls	r2, r3, #29
    54a6:	d416      	bmi.n	54d6 <z_sched_start+0x72>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    54a8:	4811      	ldr	r0, [pc, #68]	; (54f0 <z_sched_start+0x8c>)
    54aa:	f7ff f9fd 	bl	48a8 <z_spin_unlock_valid>
    54ae:	b968      	cbnz	r0, 54cc <z_sched_start+0x68>
    54b0:	4a10      	ldr	r2, [pc, #64]	; (54f4 <z_sched_start+0x90>)
    54b2:	4914      	ldr	r1, [pc, #80]	; (5504 <z_sched_start+0xa0>)
    54b4:	4811      	ldr	r0, [pc, #68]	; (54fc <z_sched_start+0x98>)
    54b6:	23b9      	movs	r3, #185	; 0xb9
    54b8:	f001 fbdf 	bl	6c7a <assert_print>
    54bc:	490c      	ldr	r1, [pc, #48]	; (54f0 <z_sched_start+0x8c>)
    54be:	4812      	ldr	r0, [pc, #72]	; (5508 <z_sched_start+0xa4>)
    54c0:	f001 fbdb 	bl	6c7a <assert_print>
    54c4:	480b      	ldr	r0, [pc, #44]	; (54f4 <z_sched_start+0x90>)
    54c6:	21b9      	movs	r1, #185	; 0xb9
    54c8:	f001 fbd0 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    54cc:	f385 8811 	msr	BASEPRI, r5
    54d0:	f3bf 8f6f 	isb	sy
}
    54d4:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    54d6:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    54da:	4620      	mov	r0, r4
    54dc:	7363      	strb	r3, [r4, #13]
    54de:	f7ff ff2d 	bl	533c <ready_thread>
	z_reschedule(&sched_spinlock, key);
    54e2:	4629      	mov	r1, r5
    54e4:	4802      	ldr	r0, [pc, #8]	; (54f0 <z_sched_start+0x8c>)
}
    54e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    54ea:	f7ff bd27 	b.w	4f3c <z_reschedule>
    54ee:	bf00      	nop
    54f0:	20000b58 	.word	0x20000b58
    54f4:	00007a1b 	.word	0x00007a1b
    54f8:	00007a74 	.word	0x00007a74
    54fc:	0000795b 	.word	0x0000795b
    5500:	00007a89 	.word	0x00007a89
    5504:	00007a48 	.word	0x00007a48
    5508:	00007a5f 	.word	0x00007a5f

0000550c <z_thread_timeout>:
{
    550c:	b570      	push	{r4, r5, r6, lr}
    550e:	4604      	mov	r4, r0
	__asm__ volatile(
    5510:	f04f 0320 	mov.w	r3, #32
    5514:	f3ef 8611 	mrs	r6, BASEPRI
    5518:	f383 8812 	msr	BASEPRI_MAX, r3
    551c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5520:	4820      	ldr	r0, [pc, #128]	; (55a4 <z_thread_timeout+0x98>)
    5522:	f7ff f9b3 	bl	488c <z_spin_lock_valid>
    5526:	b968      	cbnz	r0, 5544 <z_thread_timeout+0x38>
    5528:	4a1f      	ldr	r2, [pc, #124]	; (55a8 <z_thread_timeout+0x9c>)
    552a:	4920      	ldr	r1, [pc, #128]	; (55ac <z_thread_timeout+0xa0>)
    552c:	4820      	ldr	r0, [pc, #128]	; (55b0 <z_thread_timeout+0xa4>)
    552e:	238e      	movs	r3, #142	; 0x8e
    5530:	f001 fba3 	bl	6c7a <assert_print>
    5534:	491b      	ldr	r1, [pc, #108]	; (55a4 <z_thread_timeout+0x98>)
    5536:	481f      	ldr	r0, [pc, #124]	; (55b4 <z_thread_timeout+0xa8>)
    5538:	f001 fb9f 	bl	6c7a <assert_print>
    553c:	481a      	ldr	r0, [pc, #104]	; (55a8 <z_thread_timeout+0x9c>)
    553e:	218e      	movs	r1, #142	; 0x8e
    5540:	f001 fb94 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    5544:	4817      	ldr	r0, [pc, #92]	; (55a4 <z_thread_timeout+0x98>)
    5546:	f7ff f9bf 	bl	48c8 <z_spin_lock_set_owner>
		if (!killed) {
    554a:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    554e:	f013 0f28 	tst.w	r3, #40	; 0x28
    5552:	d110      	bne.n	5576 <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
    5554:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    5558:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    555c:	b113      	cbz	r3, 5564 <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
    555e:	4628      	mov	r0, r5
    5560:	f7ff fdc6 	bl	50f0 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    5564:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    5568:	f023 0314 	bic.w	r3, r3, #20
    556c:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    5570:	4628      	mov	r0, r5
    5572:	f7ff fee3 	bl	533c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5576:	480b      	ldr	r0, [pc, #44]	; (55a4 <z_thread_timeout+0x98>)
    5578:	f7ff f996 	bl	48a8 <z_spin_unlock_valid>
    557c:	b968      	cbnz	r0, 559a <z_thread_timeout+0x8e>
    557e:	4a0a      	ldr	r2, [pc, #40]	; (55a8 <z_thread_timeout+0x9c>)
    5580:	490d      	ldr	r1, [pc, #52]	; (55b8 <z_thread_timeout+0xac>)
    5582:	480b      	ldr	r0, [pc, #44]	; (55b0 <z_thread_timeout+0xa4>)
    5584:	23b9      	movs	r3, #185	; 0xb9
    5586:	f001 fb78 	bl	6c7a <assert_print>
    558a:	4906      	ldr	r1, [pc, #24]	; (55a4 <z_thread_timeout+0x98>)
    558c:	480b      	ldr	r0, [pc, #44]	; (55bc <z_thread_timeout+0xb0>)
    558e:	f001 fb74 	bl	6c7a <assert_print>
    5592:	4805      	ldr	r0, [pc, #20]	; (55a8 <z_thread_timeout+0x9c>)
    5594:	21b9      	movs	r1, #185	; 0xb9
    5596:	f001 fb69 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    559a:	f386 8811 	msr	BASEPRI, r6
    559e:	f3bf 8f6f 	isb	sy
}
    55a2:	bd70      	pop	{r4, r5, r6, pc}
    55a4:	20000b58 	.word	0x20000b58
    55a8:	00007a1b 	.word	0x00007a1b
    55ac:	00007a74 	.word	0x00007a74
    55b0:	0000795b 	.word	0x0000795b
    55b4:	00007a89 	.word	0x00007a89
    55b8:	00007a48 	.word	0x00007a48
    55bc:	00007a5f 	.word	0x00007a5f

000055c0 <unready_thread>:
{
    55c0:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    55c2:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    55c6:	7b43      	ldrb	r3, [r0, #13]
    55c8:	2a00      	cmp	r2, #0
{
    55ca:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    55cc:	da06      	bge.n	55dc <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    55ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    55d2:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    55d4:	4601      	mov	r1, r0
    55d6:	4806      	ldr	r0, [pc, #24]	; (55f0 <unready_thread+0x30>)
    55d8:	f7ff fd68 	bl	50ac <z_priq_dumb_remove>
	update_cache(thread == _current);
    55dc:	4b05      	ldr	r3, [pc, #20]	; (55f4 <unready_thread+0x34>)
    55de:	6898      	ldr	r0, [r3, #8]
    55e0:	1b03      	subs	r3, r0, r4
    55e2:	4258      	negs	r0, r3
}
    55e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    55e8:	4158      	adcs	r0, r3
    55ea:	f7ff bda3 	b.w	5134 <update_cache>
    55ee:	bf00      	nop
    55f0:	20000b44 	.word	0x20000b44
    55f4:	20000b24 	.word	0x20000b24

000055f8 <add_to_waitq_locked>:
{
    55f8:	b538      	push	{r3, r4, r5, lr}
    55fa:	4604      	mov	r4, r0
    55fc:	460d      	mov	r5, r1
	unready_thread(thread);
    55fe:	f7ff ffdf 	bl	55c0 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    5602:	7b63      	ldrb	r3, [r4, #13]
    5604:	f043 0302 	orr.w	r3, r3, #2
    5608:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    560a:	b1fd      	cbz	r5, 564c <add_to_waitq_locked+0x54>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    560c:	4b16      	ldr	r3, [pc, #88]	; (5668 <add_to_waitq_locked+0x70>)
		thread->base.pended_on = wait_q;
    560e:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    5610:	429c      	cmp	r4, r3
    5612:	d109      	bne.n	5628 <add_to_waitq_locked+0x30>
    5614:	4915      	ldr	r1, [pc, #84]	; (566c <add_to_waitq_locked+0x74>)
    5616:	4816      	ldr	r0, [pc, #88]	; (5670 <add_to_waitq_locked+0x78>)
    5618:	4a16      	ldr	r2, [pc, #88]	; (5674 <add_to_waitq_locked+0x7c>)
    561a:	23ba      	movs	r3, #186	; 0xba
    561c:	f001 fb2d 	bl	6c7a <assert_print>
    5620:	4814      	ldr	r0, [pc, #80]	; (5674 <add_to_waitq_locked+0x7c>)
    5622:	21ba      	movs	r1, #186	; 0xba
    5624:	f001 fb22 	bl	6c6c <assert_post_action>
	return list->head == list;
    5628:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    562a:	429d      	cmp	r5, r3
    562c:	d015      	beq.n	565a <add_to_waitq_locked+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    562e:	b1a3      	cbz	r3, 565a <add_to_waitq_locked+0x62>
	int32_t b1 = thread_1->base.prio;
    5630:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    5634:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    5638:	4291      	cmp	r1, r2
    563a:	d008      	beq.n	564e <add_to_waitq_locked+0x56>
		return b2 - b1;
    563c:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    563e:	2a00      	cmp	r2, #0
    5640:	dd05      	ble.n	564e <add_to_waitq_locked+0x56>
	sys_dnode_t *const prev = successor->prev;
    5642:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5644:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5648:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    564a:	605c      	str	r4, [r3, #4]
}
    564c:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    564e:	686a      	ldr	r2, [r5, #4]
    5650:	4293      	cmp	r3, r2
    5652:	d002      	beq.n	565a <add_to_waitq_locked+0x62>
    5654:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5656:	2b00      	cmp	r3, #0
    5658:	d1ec      	bne.n	5634 <add_to_waitq_locked+0x3c>
	sys_dnode_t *const tail = list->tail;
    565a:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    565c:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    5660:	601c      	str	r4, [r3, #0]
	list->tail = node;
    5662:	606c      	str	r4, [r5, #4]
}
    5664:	e7f2      	b.n	564c <add_to_waitq_locked+0x54>
    5666:	bf00      	nop
    5668:	20000360 	.word	0x20000360
    566c:	000086f2 	.word	0x000086f2
    5670:	0000795b 	.word	0x0000795b
    5674:	000086d0 	.word	0x000086d0

00005678 <pend>:
{
    5678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    567c:	4604      	mov	r4, r0
    567e:	4688      	mov	r8, r1
    5680:	4616      	mov	r6, r2
    5682:	461d      	mov	r5, r3
	__asm__ volatile(
    5684:	f04f 0320 	mov.w	r3, #32
    5688:	f3ef 8711 	mrs	r7, BASEPRI
    568c:	f383 8812 	msr	BASEPRI_MAX, r3
    5690:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5694:	481f      	ldr	r0, [pc, #124]	; (5714 <pend+0x9c>)
    5696:	f7ff f8f9 	bl	488c <z_spin_lock_valid>
    569a:	b968      	cbnz	r0, 56b8 <pend+0x40>
    569c:	4a1e      	ldr	r2, [pc, #120]	; (5718 <pend+0xa0>)
    569e:	491f      	ldr	r1, [pc, #124]	; (571c <pend+0xa4>)
    56a0:	481f      	ldr	r0, [pc, #124]	; (5720 <pend+0xa8>)
    56a2:	238e      	movs	r3, #142	; 0x8e
    56a4:	f001 fae9 	bl	6c7a <assert_print>
    56a8:	491a      	ldr	r1, [pc, #104]	; (5714 <pend+0x9c>)
    56aa:	481e      	ldr	r0, [pc, #120]	; (5724 <pend+0xac>)
    56ac:	f001 fae5 	bl	6c7a <assert_print>
    56b0:	4819      	ldr	r0, [pc, #100]	; (5718 <pend+0xa0>)
    56b2:	218e      	movs	r1, #142	; 0x8e
    56b4:	f001 fada 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    56b8:	4816      	ldr	r0, [pc, #88]	; (5714 <pend+0x9c>)
    56ba:	f7ff f905 	bl	48c8 <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    56be:	4620      	mov	r0, r4
    56c0:	4641      	mov	r1, r8
    56c2:	f7ff ff99 	bl	55f8 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    56c6:	4813      	ldr	r0, [pc, #76]	; (5714 <pend+0x9c>)
    56c8:	f7ff f8ee 	bl	48a8 <z_spin_unlock_valid>
    56cc:	b968      	cbnz	r0, 56ea <pend+0x72>
    56ce:	4a12      	ldr	r2, [pc, #72]	; (5718 <pend+0xa0>)
    56d0:	4915      	ldr	r1, [pc, #84]	; (5728 <pend+0xb0>)
    56d2:	4813      	ldr	r0, [pc, #76]	; (5720 <pend+0xa8>)
    56d4:	23b9      	movs	r3, #185	; 0xb9
    56d6:	f001 fad0 	bl	6c7a <assert_print>
    56da:	490e      	ldr	r1, [pc, #56]	; (5714 <pend+0x9c>)
    56dc:	4813      	ldr	r0, [pc, #76]	; (572c <pend+0xb4>)
    56de:	f001 facc 	bl	6c7a <assert_print>
    56e2:	480d      	ldr	r0, [pc, #52]	; (5718 <pend+0xa0>)
    56e4:	21b9      	movs	r1, #185	; 0xb9
    56e6:	f001 fac1 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    56ea:	f387 8811 	msr	BASEPRI, r7
    56ee:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    56f2:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
    56f6:	bf08      	it	eq
    56f8:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    56fc:	d008      	beq.n	5710 <pend+0x98>
    56fe:	4632      	mov	r2, r6
    5700:	462b      	mov	r3, r5
    5702:	f104 0018 	add.w	r0, r4, #24
    5706:	490a      	ldr	r1, [pc, #40]	; (5730 <pend+0xb8>)
}
    5708:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    570c:	f000 bcbc 	b.w	6088 <z_add_timeout>
    5710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5714:	20000b58 	.word	0x20000b58
    5718:	00007a1b 	.word	0x00007a1b
    571c:	00007a74 	.word	0x00007a74
    5720:	0000795b 	.word	0x0000795b
    5724:	00007a89 	.word	0x00007a89
    5728:	00007a48 	.word	0x00007a48
    572c:	00007a5f 	.word	0x00007a5f
    5730:	0000550d 	.word	0x0000550d

00005734 <z_pend_curr>:
{
    5734:	b538      	push	{r3, r4, r5, lr}
	pending_current = _current;
    5736:	4b11      	ldr	r3, [pc, #68]	; (577c <z_pend_curr+0x48>)
{
    5738:	4604      	mov	r4, r0
	pending_current = _current;
    573a:	6898      	ldr	r0, [r3, #8]
    573c:	4b10      	ldr	r3, [pc, #64]	; (5780 <z_pend_curr+0x4c>)
{
    573e:	460d      	mov	r5, r1
	pending_current = _current;
    5740:	6018      	str	r0, [r3, #0]
{
    5742:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    5744:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    5748:	f7ff ff96 	bl	5678 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    574c:	4620      	mov	r0, r4
    574e:	f7ff f8ab 	bl	48a8 <z_spin_unlock_valid>
    5752:	b968      	cbnz	r0, 5770 <z_pend_curr+0x3c>
    5754:	4a0b      	ldr	r2, [pc, #44]	; (5784 <z_pend_curr+0x50>)
    5756:	490c      	ldr	r1, [pc, #48]	; (5788 <z_pend_curr+0x54>)
    5758:	480c      	ldr	r0, [pc, #48]	; (578c <z_pend_curr+0x58>)
    575a:	23d0      	movs	r3, #208	; 0xd0
    575c:	f001 fa8d 	bl	6c7a <assert_print>
    5760:	480b      	ldr	r0, [pc, #44]	; (5790 <z_pend_curr+0x5c>)
    5762:	4621      	mov	r1, r4
    5764:	f001 fa89 	bl	6c7a <assert_print>
    5768:	4806      	ldr	r0, [pc, #24]	; (5784 <z_pend_curr+0x50>)
    576a:	21d0      	movs	r1, #208	; 0xd0
    576c:	f001 fa7e 	bl	6c6c <assert_post_action>
    5770:	4628      	mov	r0, r5
}
    5772:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    5776:	f7fc b943 	b.w	1a00 <arch_swap>
    577a:	bf00      	nop
    577c:	20000b24 	.word	0x20000b24
    5780:	20000b54 	.word	0x20000b54
    5784:	00007a1b 	.word	0x00007a1b
    5788:	00007a48 	.word	0x00007a48
    578c:	0000795b 	.word	0x0000795b
    5790:	00007a5f 	.word	0x00007a5f

00005794 <z_set_prio>:
{
    5794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5796:	4604      	mov	r4, r0
    5798:	460d      	mov	r5, r1
	__asm__ volatile(
    579a:	f04f 0320 	mov.w	r3, #32
    579e:	f3ef 8611 	mrs	r6, BASEPRI
    57a2:	f383 8812 	msr	BASEPRI_MAX, r3
    57a6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    57aa:	483a      	ldr	r0, [pc, #232]	; (5894 <z_set_prio+0x100>)
    57ac:	f7ff f86e 	bl	488c <z_spin_lock_valid>
    57b0:	b968      	cbnz	r0, 57ce <z_set_prio+0x3a>
    57b2:	4a39      	ldr	r2, [pc, #228]	; (5898 <z_set_prio+0x104>)
    57b4:	4939      	ldr	r1, [pc, #228]	; (589c <z_set_prio+0x108>)
    57b6:	483a      	ldr	r0, [pc, #232]	; (58a0 <z_set_prio+0x10c>)
    57b8:	238e      	movs	r3, #142	; 0x8e
    57ba:	f001 fa5e 	bl	6c7a <assert_print>
    57be:	4935      	ldr	r1, [pc, #212]	; (5894 <z_set_prio+0x100>)
    57c0:	4838      	ldr	r0, [pc, #224]	; (58a4 <z_set_prio+0x110>)
    57c2:	f001 fa5a 	bl	6c7a <assert_print>
    57c6:	4834      	ldr	r0, [pc, #208]	; (5898 <z_set_prio+0x104>)
    57c8:	218e      	movs	r1, #142	; 0x8e
    57ca:	f001 fa4f 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    57ce:	4831      	ldr	r0, [pc, #196]	; (5894 <z_set_prio+0x100>)
    57d0:	f7ff f87a 	bl	48c8 <z_spin_lock_set_owner>
	uint8_t state = thread->base.thread_state;
    57d4:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    57d6:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    57d8:	b26d      	sxtb	r5, r5
    57da:	d157      	bne.n	588c <z_set_prio+0xf8>
		if (need_sched) {
    57dc:	69a2      	ldr	r2, [r4, #24]
    57de:	2a00      	cmp	r2, #0
    57e0:	d154      	bne.n	588c <z_set_prio+0xf8>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    57e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    57e6:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    57e8:	482f      	ldr	r0, [pc, #188]	; (58a8 <z_set_prio+0x114>)
    57ea:	4621      	mov	r1, r4
    57ec:	f7ff fc5e 	bl	50ac <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    57f0:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    57f2:	73a5      	strb	r5, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    57f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    57f8:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    57fa:	4b2c      	ldr	r3, [pc, #176]	; (58ac <z_set_prio+0x118>)
    57fc:	429c      	cmp	r4, r3
    57fe:	d109      	bne.n	5814 <z_set_prio+0x80>
    5800:	492b      	ldr	r1, [pc, #172]	; (58b0 <z_set_prio+0x11c>)
    5802:	4827      	ldr	r0, [pc, #156]	; (58a0 <z_set_prio+0x10c>)
    5804:	4a2b      	ldr	r2, [pc, #172]	; (58b4 <z_set_prio+0x120>)
    5806:	23ba      	movs	r3, #186	; 0xba
    5808:	f001 fa37 	bl	6c7a <assert_print>
    580c:	4829      	ldr	r0, [pc, #164]	; (58b4 <z_set_prio+0x120>)
    580e:	21ba      	movs	r1, #186	; 0xba
    5810:	f001 fa2c 	bl	6c6c <assert_post_action>
	return list->head == list;
    5814:	4a28      	ldr	r2, [pc, #160]	; (58b8 <z_set_prio+0x124>)
	return (node == list->tail) ? NULL : node->next;
    5816:	e9d2 3008 	ldrd	r3, r0, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    581a:	f102 0520 	add.w	r5, r2, #32
    581e:	42ab      	cmp	r3, r5
    5820:	d02f      	beq.n	5882 <z_set_prio+0xee>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5822:	b373      	cbz	r3, 5882 <z_set_prio+0xee>
	int32_t b1 = thread_1->base.prio;
    5824:	f994 700e 	ldrsb.w	r7, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    5828:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    582c:	428f      	cmp	r7, r1
    582e:	d023      	beq.n	5878 <z_set_prio+0xe4>
		return b2 - b1;
    5830:	1bc9      	subs	r1, r1, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    5832:	2900      	cmp	r1, #0
    5834:	dd20      	ble.n	5878 <z_set_prio+0xe4>
	sys_dnode_t *const prev = successor->prev;
    5836:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5838:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    583c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    583e:	605c      	str	r4, [r3, #4]
			update_cache(1);
    5840:	2001      	movs	r0, #1
    5842:	f7ff fc77 	bl	5134 <update_cache>
    5846:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5848:	4812      	ldr	r0, [pc, #72]	; (5894 <z_set_prio+0x100>)
    584a:	f7ff f82d 	bl	48a8 <z_spin_unlock_valid>
    584e:	b968      	cbnz	r0, 586c <z_set_prio+0xd8>
    5850:	4a11      	ldr	r2, [pc, #68]	; (5898 <z_set_prio+0x104>)
    5852:	491a      	ldr	r1, [pc, #104]	; (58bc <z_set_prio+0x128>)
    5854:	4812      	ldr	r0, [pc, #72]	; (58a0 <z_set_prio+0x10c>)
    5856:	23b9      	movs	r3, #185	; 0xb9
    5858:	f001 fa0f 	bl	6c7a <assert_print>
    585c:	490d      	ldr	r1, [pc, #52]	; (5894 <z_set_prio+0x100>)
    585e:	4818      	ldr	r0, [pc, #96]	; (58c0 <z_set_prio+0x12c>)
    5860:	f001 fa0b 	bl	6c7a <assert_print>
    5864:	480c      	ldr	r0, [pc, #48]	; (5898 <z_set_prio+0x104>)
    5866:	21b9      	movs	r1, #185	; 0xb9
    5868:	f001 fa00 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    586c:	f386 8811 	msr	BASEPRI, r6
    5870:	f3bf 8f6f 	isb	sy
}
    5874:	4620      	mov	r0, r4
    5876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    5878:	4283      	cmp	r3, r0
    587a:	d002      	beq.n	5882 <z_set_prio+0xee>
    587c:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    587e:	2b00      	cmp	r3, #0
    5880:	d1d2      	bne.n	5828 <z_set_prio+0x94>
	node->prev = tail;
    5882:	e9c4 5000 	strd	r5, r0, [r4]
	tail->next = node;
    5886:	6004      	str	r4, [r0, #0]
	list->tail = node;
    5888:	6254      	str	r4, [r2, #36]	; 0x24
}
    588a:	e7d9      	b.n	5840 <z_set_prio+0xac>
			thread->base.prio = prio;
    588c:	73a5      	strb	r5, [r4, #14]
    588e:	2400      	movs	r4, #0
    5890:	e7da      	b.n	5848 <z_set_prio+0xb4>
    5892:	bf00      	nop
    5894:	20000b58 	.word	0x20000b58
    5898:	00007a1b 	.word	0x00007a1b
    589c:	00007a74 	.word	0x00007a74
    58a0:	0000795b 	.word	0x0000795b
    58a4:	00007a89 	.word	0x00007a89
    58a8:	20000b44 	.word	0x20000b44
    58ac:	20000360 	.word	0x20000360
    58b0:	000086f2 	.word	0x000086f2
    58b4:	000086d0 	.word	0x000086d0
    58b8:	20000b24 	.word	0x20000b24
    58bc:	00007a48 	.word	0x00007a48
    58c0:	00007a5f 	.word	0x00007a5f

000058c4 <z_impl_k_thread_suspend>:
{
    58c4:	b570      	push	{r4, r5, r6, lr}
    58c6:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    58c8:	3018      	adds	r0, #24
    58ca:	f000 fca5 	bl	6218 <z_abort_timeout>
	__asm__ volatile(
    58ce:	f04f 0320 	mov.w	r3, #32
    58d2:	f3ef 8611 	mrs	r6, BASEPRI
    58d6:	f383 8812 	msr	BASEPRI_MAX, r3
    58da:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    58de:	4825      	ldr	r0, [pc, #148]	; (5974 <z_impl_k_thread_suspend+0xb0>)
    58e0:	f7fe ffd4 	bl	488c <z_spin_lock_valid>
    58e4:	b968      	cbnz	r0, 5902 <z_impl_k_thread_suspend+0x3e>
    58e6:	4a24      	ldr	r2, [pc, #144]	; (5978 <z_impl_k_thread_suspend+0xb4>)
    58e8:	4924      	ldr	r1, [pc, #144]	; (597c <z_impl_k_thread_suspend+0xb8>)
    58ea:	4825      	ldr	r0, [pc, #148]	; (5980 <z_impl_k_thread_suspend+0xbc>)
    58ec:	238e      	movs	r3, #142	; 0x8e
    58ee:	f001 f9c4 	bl	6c7a <assert_print>
    58f2:	4920      	ldr	r1, [pc, #128]	; (5974 <z_impl_k_thread_suspend+0xb0>)
    58f4:	4823      	ldr	r0, [pc, #140]	; (5984 <z_impl_k_thread_suspend+0xc0>)
    58f6:	f001 f9c0 	bl	6c7a <assert_print>
    58fa:	481f      	ldr	r0, [pc, #124]	; (5978 <z_impl_k_thread_suspend+0xb4>)
    58fc:	218e      	movs	r1, #142	; 0x8e
    58fe:	f001 f9b5 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    5902:	481c      	ldr	r0, [pc, #112]	; (5974 <z_impl_k_thread_suspend+0xb0>)
    5904:	f7fe ffe0 	bl	48c8 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    5908:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    590c:	7b63      	ldrb	r3, [r4, #13]
    590e:	2a00      	cmp	r2, #0
    5910:	da06      	bge.n	5920 <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5912:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    5916:	481c      	ldr	r0, [pc, #112]	; (5988 <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5918:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    591a:	4621      	mov	r1, r4
    591c:	f7ff fbc6 	bl	50ac <z_priq_dumb_remove>
		update_cache(thread == _current);
    5920:	4d1a      	ldr	r5, [pc, #104]	; (598c <z_impl_k_thread_suspend+0xc8>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    5922:	7b63      	ldrb	r3, [r4, #13]
    5924:	68a8      	ldr	r0, [r5, #8]
    5926:	f043 0310 	orr.w	r3, r3, #16
    592a:	7363      	strb	r3, [r4, #13]
    592c:	1b03      	subs	r3, r0, r4
    592e:	4258      	negs	r0, r3
    5930:	4158      	adcs	r0, r3
    5932:	f7ff fbff 	bl	5134 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5936:	480f      	ldr	r0, [pc, #60]	; (5974 <z_impl_k_thread_suspend+0xb0>)
    5938:	f7fe ffb6 	bl	48a8 <z_spin_unlock_valid>
    593c:	b968      	cbnz	r0, 595a <z_impl_k_thread_suspend+0x96>
    593e:	4a0e      	ldr	r2, [pc, #56]	; (5978 <z_impl_k_thread_suspend+0xb4>)
    5940:	4913      	ldr	r1, [pc, #76]	; (5990 <z_impl_k_thread_suspend+0xcc>)
    5942:	480f      	ldr	r0, [pc, #60]	; (5980 <z_impl_k_thread_suspend+0xbc>)
    5944:	23b9      	movs	r3, #185	; 0xb9
    5946:	f001 f998 	bl	6c7a <assert_print>
    594a:	490a      	ldr	r1, [pc, #40]	; (5974 <z_impl_k_thread_suspend+0xb0>)
    594c:	4811      	ldr	r0, [pc, #68]	; (5994 <z_impl_k_thread_suspend+0xd0>)
    594e:	f001 f994 	bl	6c7a <assert_print>
    5952:	4809      	ldr	r0, [pc, #36]	; (5978 <z_impl_k_thread_suspend+0xb4>)
    5954:	21b9      	movs	r1, #185	; 0xb9
    5956:	f001 f989 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    595a:	f386 8811 	msr	BASEPRI, r6
    595e:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    5962:	68ab      	ldr	r3, [r5, #8]
    5964:	42a3      	cmp	r3, r4
    5966:	d103      	bne.n	5970 <z_impl_k_thread_suspend+0xac>
}
    5968:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    596c:	f001 bcf7 	b.w	735e <z_reschedule_unlocked>
}
    5970:	bd70      	pop	{r4, r5, r6, pc}
    5972:	bf00      	nop
    5974:	20000b58 	.word	0x20000b58
    5978:	00007a1b 	.word	0x00007a1b
    597c:	00007a74 	.word	0x00007a74
    5980:	0000795b 	.word	0x0000795b
    5984:	00007a89 	.word	0x00007a89
    5988:	20000b44 	.word	0x20000b44
    598c:	20000b24 	.word	0x20000b24
    5990:	00007a48 	.word	0x00007a48
    5994:	00007a5f 	.word	0x00007a5f

00005998 <k_sched_unlock>:
{
    5998:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    599a:	f04f 0320 	mov.w	r3, #32
    599e:	f3ef 8511 	mrs	r5, BASEPRI
    59a2:	f383 8812 	msr	BASEPRI_MAX, r3
    59a6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    59aa:	482d      	ldr	r0, [pc, #180]	; (5a60 <k_sched_unlock+0xc8>)
    59ac:	f7fe ff6e 	bl	488c <z_spin_lock_valid>
    59b0:	b968      	cbnz	r0, 59ce <k_sched_unlock+0x36>
    59b2:	4a2c      	ldr	r2, [pc, #176]	; (5a64 <k_sched_unlock+0xcc>)
    59b4:	492c      	ldr	r1, [pc, #176]	; (5a68 <k_sched_unlock+0xd0>)
    59b6:	482d      	ldr	r0, [pc, #180]	; (5a6c <k_sched_unlock+0xd4>)
    59b8:	238e      	movs	r3, #142	; 0x8e
    59ba:	f001 f95e 	bl	6c7a <assert_print>
    59be:	4928      	ldr	r1, [pc, #160]	; (5a60 <k_sched_unlock+0xc8>)
    59c0:	482b      	ldr	r0, [pc, #172]	; (5a70 <k_sched_unlock+0xd8>)
    59c2:	f001 f95a 	bl	6c7a <assert_print>
    59c6:	4827      	ldr	r0, [pc, #156]	; (5a64 <k_sched_unlock+0xcc>)
    59c8:	218e      	movs	r1, #142	; 0x8e
    59ca:	f001 f94f 	bl	6c6c <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
    59ce:	4c29      	ldr	r4, [pc, #164]	; (5a74 <k_sched_unlock+0xdc>)
	z_spin_lock_set_owner(l);
    59d0:	4823      	ldr	r0, [pc, #140]	; (5a60 <k_sched_unlock+0xc8>)
    59d2:	f7fe ff79 	bl	48c8 <z_spin_lock_set_owner>
    59d6:	68a3      	ldr	r3, [r4, #8]
    59d8:	7bdb      	ldrb	r3, [r3, #15]
    59da:	b973      	cbnz	r3, 59fa <k_sched_unlock+0x62>
    59dc:	4926      	ldr	r1, [pc, #152]	; (5a78 <k_sched_unlock+0xe0>)
    59de:	4a27      	ldr	r2, [pc, #156]	; (5a7c <k_sched_unlock+0xe4>)
    59e0:	4822      	ldr	r0, [pc, #136]	; (5a6c <k_sched_unlock+0xd4>)
    59e2:	f240 33bb 	movw	r3, #955	; 0x3bb
    59e6:	f001 f948 	bl	6c7a <assert_print>
    59ea:	4825      	ldr	r0, [pc, #148]	; (5a80 <k_sched_unlock+0xe8>)
    59ec:	f001 f945 	bl	6c7a <assert_print>
    59f0:	4822      	ldr	r0, [pc, #136]	; (5a7c <k_sched_unlock+0xe4>)
    59f2:	f240 31bb 	movw	r1, #955	; 0x3bb
    59f6:	f001 f939 	bl	6c6c <assert_post_action>
    59fa:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    59fe:	b173      	cbz	r3, 5a1e <k_sched_unlock+0x86>
    5a00:	4920      	ldr	r1, [pc, #128]	; (5a84 <k_sched_unlock+0xec>)
    5a02:	4a1e      	ldr	r2, [pc, #120]	; (5a7c <k_sched_unlock+0xe4>)
    5a04:	4819      	ldr	r0, [pc, #100]	; (5a6c <k_sched_unlock+0xd4>)
    5a06:	f44f 736f 	mov.w	r3, #956	; 0x3bc
    5a0a:	f001 f936 	bl	6c7a <assert_print>
    5a0e:	481c      	ldr	r0, [pc, #112]	; (5a80 <k_sched_unlock+0xe8>)
    5a10:	f001 f933 	bl	6c7a <assert_print>
    5a14:	4819      	ldr	r0, [pc, #100]	; (5a7c <k_sched_unlock+0xe4>)
    5a16:	f44f 716f 	mov.w	r1, #956	; 0x3bc
    5a1a:	f001 f927 	bl	6c6c <assert_post_action>
		++_current->base.sched_locked;
    5a1e:	68a2      	ldr	r2, [r4, #8]
    5a20:	7bd3      	ldrb	r3, [r2, #15]
    5a22:	3301      	adds	r3, #1
		update_cache(0);
    5a24:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    5a26:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    5a28:	f7ff fb84 	bl	5134 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5a2c:	480c      	ldr	r0, [pc, #48]	; (5a60 <k_sched_unlock+0xc8>)
    5a2e:	f7fe ff3b 	bl	48a8 <z_spin_unlock_valid>
    5a32:	b968      	cbnz	r0, 5a50 <k_sched_unlock+0xb8>
    5a34:	4a0b      	ldr	r2, [pc, #44]	; (5a64 <k_sched_unlock+0xcc>)
    5a36:	4914      	ldr	r1, [pc, #80]	; (5a88 <k_sched_unlock+0xf0>)
    5a38:	480c      	ldr	r0, [pc, #48]	; (5a6c <k_sched_unlock+0xd4>)
    5a3a:	23b9      	movs	r3, #185	; 0xb9
    5a3c:	f001 f91d 	bl	6c7a <assert_print>
    5a40:	4907      	ldr	r1, [pc, #28]	; (5a60 <k_sched_unlock+0xc8>)
    5a42:	4812      	ldr	r0, [pc, #72]	; (5a8c <k_sched_unlock+0xf4>)
    5a44:	f001 f919 	bl	6c7a <assert_print>
    5a48:	4806      	ldr	r0, [pc, #24]	; (5a64 <k_sched_unlock+0xcc>)
    5a4a:	21b9      	movs	r1, #185	; 0xb9
    5a4c:	f001 f90e 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    5a50:	f385 8811 	msr	BASEPRI, r5
    5a54:	f3bf 8f6f 	isb	sy
}
    5a58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    5a5c:	f001 bc7f 	b.w	735e <z_reschedule_unlocked>
    5a60:	20000b58 	.word	0x20000b58
    5a64:	00007a1b 	.word	0x00007a1b
    5a68:	00007a74 	.word	0x00007a74
    5a6c:	0000795b 	.word	0x0000795b
    5a70:	00007a89 	.word	0x00007a89
    5a74:	20000b24 	.word	0x20000b24
    5a78:	00008751 	.word	0x00008751
    5a7c:	000086d0 	.word	0x000086d0
    5a80:	0000862e 	.word	0x0000862e
    5a84:	000084f8 	.word	0x000084f8
    5a88:	00007a48 	.word	0x00007a48
    5a8c:	00007a5f 	.word	0x00007a5f

00005a90 <z_unpend_first_thread>:
{
    5a90:	b538      	push	{r3, r4, r5, lr}
    5a92:	4604      	mov	r4, r0
	__asm__ volatile(
    5a94:	f04f 0320 	mov.w	r3, #32
    5a98:	f3ef 8511 	mrs	r5, BASEPRI
    5a9c:	f383 8812 	msr	BASEPRI_MAX, r3
    5aa0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5aa4:	481b      	ldr	r0, [pc, #108]	; (5b14 <z_unpend_first_thread+0x84>)
    5aa6:	f7fe fef1 	bl	488c <z_spin_lock_valid>
    5aaa:	b968      	cbnz	r0, 5ac8 <z_unpend_first_thread+0x38>
    5aac:	4a1a      	ldr	r2, [pc, #104]	; (5b18 <z_unpend_first_thread+0x88>)
    5aae:	491b      	ldr	r1, [pc, #108]	; (5b1c <z_unpend_first_thread+0x8c>)
    5ab0:	481b      	ldr	r0, [pc, #108]	; (5b20 <z_unpend_first_thread+0x90>)
    5ab2:	238e      	movs	r3, #142	; 0x8e
    5ab4:	f001 f8e1 	bl	6c7a <assert_print>
    5ab8:	4916      	ldr	r1, [pc, #88]	; (5b14 <z_unpend_first_thread+0x84>)
    5aba:	481a      	ldr	r0, [pc, #104]	; (5b24 <z_unpend_first_thread+0x94>)
    5abc:	f001 f8dd 	bl	6c7a <assert_print>
    5ac0:	4815      	ldr	r0, [pc, #84]	; (5b18 <z_unpend_first_thread+0x88>)
    5ac2:	218e      	movs	r1, #142	; 0x8e
    5ac4:	f001 f8d2 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    5ac8:	4812      	ldr	r0, [pc, #72]	; (5b14 <z_unpend_first_thread+0x84>)
    5aca:	f7fe fefd 	bl	48c8 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    5ace:	4620      	mov	r0, r4
    5ad0:	f001 fc4f 	bl	7372 <z_priq_dumb_best>
		if (thread != NULL) {
    5ad4:	4604      	mov	r4, r0
    5ad6:	b128      	cbz	r0, 5ae4 <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
    5ad8:	f7ff fb0a 	bl	50f0 <unpend_thread_no_timeout>
    5adc:	f104 0018 	add.w	r0, r4, #24
    5ae0:	f000 fb9a 	bl	6218 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5ae4:	480b      	ldr	r0, [pc, #44]	; (5b14 <z_unpend_first_thread+0x84>)
    5ae6:	f7fe fedf 	bl	48a8 <z_spin_unlock_valid>
    5aea:	b968      	cbnz	r0, 5b08 <z_unpend_first_thread+0x78>
    5aec:	4a0a      	ldr	r2, [pc, #40]	; (5b18 <z_unpend_first_thread+0x88>)
    5aee:	490e      	ldr	r1, [pc, #56]	; (5b28 <z_unpend_first_thread+0x98>)
    5af0:	480b      	ldr	r0, [pc, #44]	; (5b20 <z_unpend_first_thread+0x90>)
    5af2:	23b9      	movs	r3, #185	; 0xb9
    5af4:	f001 f8c1 	bl	6c7a <assert_print>
    5af8:	4906      	ldr	r1, [pc, #24]	; (5b14 <z_unpend_first_thread+0x84>)
    5afa:	480c      	ldr	r0, [pc, #48]	; (5b2c <z_unpend_first_thread+0x9c>)
    5afc:	f001 f8bd 	bl	6c7a <assert_print>
    5b00:	4805      	ldr	r0, [pc, #20]	; (5b18 <z_unpend_first_thread+0x88>)
    5b02:	21b9      	movs	r1, #185	; 0xb9
    5b04:	f001 f8b2 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    5b08:	f385 8811 	msr	BASEPRI, r5
    5b0c:	f3bf 8f6f 	isb	sy
}
    5b10:	4620      	mov	r0, r4
    5b12:	bd38      	pop	{r3, r4, r5, pc}
    5b14:	20000b58 	.word	0x20000b58
    5b18:	00007a1b 	.word	0x00007a1b
    5b1c:	00007a74 	.word	0x00007a74
    5b20:	0000795b 	.word	0x0000795b
    5b24:	00007a89 	.word	0x00007a89
    5b28:	00007a48 	.word	0x00007a48
    5b2c:	00007a5f 	.word	0x00007a5f

00005b30 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    5b30:	4b04      	ldr	r3, [pc, #16]	; (5b44 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    5b32:	2100      	movs	r1, #0
    5b34:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    5b38:	e9c3 2208 	strd	r2, r2, [r3, #32]
    5b3c:	4608      	mov	r0, r1
    5b3e:	f7ff b997 	b.w	4e70 <k_sched_time_slice_set>
    5b42:	bf00      	nop
    5b44:	20000b24 	.word	0x20000b24

00005b48 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    5b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b4a:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    5b4e:	b173      	cbz	r3, 5b6e <z_impl_k_yield+0x26>
    5b50:	493f      	ldr	r1, [pc, #252]	; (5c50 <z_impl_k_yield+0x108>)
    5b52:	4a40      	ldr	r2, [pc, #256]	; (5c54 <z_impl_k_yield+0x10c>)
    5b54:	4840      	ldr	r0, [pc, #256]	; (5c58 <z_impl_k_yield+0x110>)
    5b56:	f240 5332 	movw	r3, #1330	; 0x532
    5b5a:	f001 f88e 	bl	6c7a <assert_print>
    5b5e:	483f      	ldr	r0, [pc, #252]	; (5c5c <z_impl_k_yield+0x114>)
    5b60:	f001 f88b 	bl	6c7a <assert_print>
    5b64:	483b      	ldr	r0, [pc, #236]	; (5c54 <z_impl_k_yield+0x10c>)
    5b66:	f240 5132 	movw	r1, #1330	; 0x532
    5b6a:	f001 f87f 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    5b6e:	f04f 0320 	mov.w	r3, #32
    5b72:	f3ef 8611 	mrs	r6, BASEPRI
    5b76:	f383 8812 	msr	BASEPRI_MAX, r3
    5b7a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5b7e:	4838      	ldr	r0, [pc, #224]	; (5c60 <z_impl_k_yield+0x118>)
    5b80:	f7fe fe84 	bl	488c <z_spin_lock_valid>
    5b84:	b968      	cbnz	r0, 5ba2 <z_impl_k_yield+0x5a>
    5b86:	4a37      	ldr	r2, [pc, #220]	; (5c64 <z_impl_k_yield+0x11c>)
    5b88:	4937      	ldr	r1, [pc, #220]	; (5c68 <z_impl_k_yield+0x120>)
    5b8a:	4833      	ldr	r0, [pc, #204]	; (5c58 <z_impl_k_yield+0x110>)
    5b8c:	238e      	movs	r3, #142	; 0x8e
    5b8e:	f001 f874 	bl	6c7a <assert_print>
    5b92:	4933      	ldr	r1, [pc, #204]	; (5c60 <z_impl_k_yield+0x118>)
    5b94:	4835      	ldr	r0, [pc, #212]	; (5c6c <z_impl_k_yield+0x124>)
    5b96:	f001 f870 	bl	6c7a <assert_print>
    5b9a:	4832      	ldr	r0, [pc, #200]	; (5c64 <z_impl_k_yield+0x11c>)
    5b9c:	218e      	movs	r1, #142	; 0x8e
    5b9e:	f001 f865 	bl	6c6c <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    5ba2:	4d33      	ldr	r5, [pc, #204]	; (5c70 <z_impl_k_yield+0x128>)
	z_spin_lock_set_owner(l);
    5ba4:	482e      	ldr	r0, [pc, #184]	; (5c60 <z_impl_k_yield+0x118>)
    5ba6:	f7fe fe8f 	bl	48c8 <z_spin_lock_set_owner>
    5baa:	68a9      	ldr	r1, [r5, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5bac:	7b4b      	ldrb	r3, [r1, #13]
    5bae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5bb2:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    5bb4:	f105 0020 	add.w	r0, r5, #32
    5bb8:	f7ff fa78 	bl	50ac <z_priq_dumb_remove>
	}
	queue_thread(_current);
    5bbc:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    5bbe:	7b63      	ldrb	r3, [r4, #13]
    5bc0:	f063 037f 	orn	r3, r3, #127	; 0x7f
    5bc4:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    5bc6:	4b2b      	ldr	r3, [pc, #172]	; (5c74 <z_impl_k_yield+0x12c>)
    5bc8:	429c      	cmp	r4, r3
    5bca:	d109      	bne.n	5be0 <z_impl_k_yield+0x98>
    5bcc:	492a      	ldr	r1, [pc, #168]	; (5c78 <z_impl_k_yield+0x130>)
    5bce:	4822      	ldr	r0, [pc, #136]	; (5c58 <z_impl_k_yield+0x110>)
    5bd0:	4a20      	ldr	r2, [pc, #128]	; (5c54 <z_impl_k_yield+0x10c>)
    5bd2:	23ba      	movs	r3, #186	; 0xba
    5bd4:	f001 f851 	bl	6c7a <assert_print>
    5bd8:	481e      	ldr	r0, [pc, #120]	; (5c54 <z_impl_k_yield+0x10c>)
    5bda:	21ba      	movs	r1, #186	; 0xba
    5bdc:	f001 f846 	bl	6c6c <assert_post_action>
	return (node == list->tail) ? NULL : node->next;
    5be0:	e9d5 3108 	ldrd	r3, r1, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5be4:	4825      	ldr	r0, [pc, #148]	; (5c7c <z_impl_k_yield+0x134>)
    5be6:	4283      	cmp	r3, r0
    5be8:	d02d      	beq.n	5c46 <z_impl_k_yield+0xfe>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5bea:	b363      	cbz	r3, 5c46 <z_impl_k_yield+0xfe>
	int32_t b1 = thread_1->base.prio;
    5bec:	f994 700e 	ldrsb.w	r7, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    5bf0:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    5bf4:	4297      	cmp	r7, r2
    5bf6:	d021      	beq.n	5c3c <z_impl_k_yield+0xf4>
		return b2 - b1;
    5bf8:	1bd2      	subs	r2, r2, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    5bfa:	2a00      	cmp	r2, #0
    5bfc:	dd1e      	ble.n	5c3c <z_impl_k_yield+0xf4>
	sys_dnode_t *const prev = successor->prev;
    5bfe:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5c00:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5c04:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    5c06:	605c      	str	r4, [r3, #4]
	update_cache(1);
    5c08:	2001      	movs	r0, #1
    5c0a:	f7ff fa93 	bl	5134 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5c0e:	4814      	ldr	r0, [pc, #80]	; (5c60 <z_impl_k_yield+0x118>)
    5c10:	f7fe fe4a 	bl	48a8 <z_spin_unlock_valid>
    5c14:	b968      	cbnz	r0, 5c32 <z_impl_k_yield+0xea>
    5c16:	4a13      	ldr	r2, [pc, #76]	; (5c64 <z_impl_k_yield+0x11c>)
    5c18:	4919      	ldr	r1, [pc, #100]	; (5c80 <z_impl_k_yield+0x138>)
    5c1a:	480f      	ldr	r0, [pc, #60]	; (5c58 <z_impl_k_yield+0x110>)
    5c1c:	23d0      	movs	r3, #208	; 0xd0
    5c1e:	f001 f82c 	bl	6c7a <assert_print>
    5c22:	490f      	ldr	r1, [pc, #60]	; (5c60 <z_impl_k_yield+0x118>)
    5c24:	4817      	ldr	r0, [pc, #92]	; (5c84 <z_impl_k_yield+0x13c>)
    5c26:	f001 f828 	bl	6c7a <assert_print>
    5c2a:	480e      	ldr	r0, [pc, #56]	; (5c64 <z_impl_k_yield+0x11c>)
    5c2c:	21d0      	movs	r1, #208	; 0xd0
    5c2e:	f001 f81d 	bl	6c6c <assert_post_action>
    5c32:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
    5c34:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    5c38:	f7fb bee2 	b.w	1a00 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    5c3c:	428b      	cmp	r3, r1
    5c3e:	d002      	beq.n	5c46 <z_impl_k_yield+0xfe>
    5c40:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5c42:	2b00      	cmp	r3, #0
    5c44:	d1d4      	bne.n	5bf0 <z_impl_k_yield+0xa8>
	node->prev = tail;
    5c46:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    5c4a:	600c      	str	r4, [r1, #0]
	list->tail = node;
    5c4c:	626c      	str	r4, [r5, #36]	; 0x24
}
    5c4e:	e7db      	b.n	5c08 <z_impl_k_yield+0xc0>
    5c50:	000084f8 	.word	0x000084f8
    5c54:	000086d0 	.word	0x000086d0
    5c58:	0000795b 	.word	0x0000795b
    5c5c:	0000862e 	.word	0x0000862e
    5c60:	20000b58 	.word	0x20000b58
    5c64:	00007a1b 	.word	0x00007a1b
    5c68:	00007a74 	.word	0x00007a74
    5c6c:	00007a89 	.word	0x00007a89
    5c70:	20000b24 	.word	0x20000b24
    5c74:	20000360 	.word	0x20000360
    5c78:	000086f2 	.word	0x000086f2
    5c7c:	20000b44 	.word	0x20000b44
    5c80:	00007a48 	.word	0x00007a48
    5c84:	00007a5f 	.word	0x00007a5f

00005c88 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    5c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5c8c:	4605      	mov	r5, r0
    5c8e:	460e      	mov	r6, r1
    5c90:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    5c94:	b173      	cbz	r3, 5cb4 <z_tick_sleep+0x2c>
    5c96:	4943      	ldr	r1, [pc, #268]	; (5da4 <z_tick_sleep+0x11c>)
    5c98:	4a43      	ldr	r2, [pc, #268]	; (5da8 <z_tick_sleep+0x120>)
    5c9a:	4844      	ldr	r0, [pc, #272]	; (5dac <z_tick_sleep+0x124>)
    5c9c:	f240 534e 	movw	r3, #1358	; 0x54e
    5ca0:	f000 ffeb 	bl	6c7a <assert_print>
    5ca4:	4842      	ldr	r0, [pc, #264]	; (5db0 <z_tick_sleep+0x128>)
    5ca6:	f000 ffe8 	bl	6c7a <assert_print>
    5caa:	483f      	ldr	r0, [pc, #252]	; (5da8 <z_tick_sleep+0x120>)
    5cac:	f240 514e 	movw	r1, #1358	; 0x54e
    5cb0:	f000 ffdc 	bl	6c6c <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    5cb4:	ea55 0306 	orrs.w	r3, r5, r6
    5cb8:	d103      	bne.n	5cc2 <z_tick_sleep+0x3a>
	z_impl_k_yield();
    5cba:	f7ff ff45 	bl	5b48 <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
    5cbe:	2000      	movs	r0, #0
    5cc0:	e06d      	b.n	5d9e <z_tick_sleep+0x116>
	if (Z_TICK_ABS(ticks) <= 0) {
    5cc2:	f06f 0401 	mvn.w	r4, #1
    5cc6:	1b64      	subs	r4, r4, r5
    5cc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5ccc:	eb63 0306 	sbc.w	r3, r3, r6
    5cd0:	2c01      	cmp	r4, #1
    5cd2:	f173 0300 	sbcs.w	r3, r3, #0
    5cd6:	da02      	bge.n	5cde <z_tick_sleep+0x56>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    5cd8:	f001 fb51 	bl	737e <sys_clock_tick_get_32>
    5cdc:	1944      	adds	r4, r0, r5
    5cde:	f04f 0320 	mov.w	r3, #32
    5ce2:	f3ef 8811 	mrs	r8, BASEPRI
    5ce6:	f383 8812 	msr	BASEPRI_MAX, r3
    5cea:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5cee:	4831      	ldr	r0, [pc, #196]	; (5db4 <z_tick_sleep+0x12c>)
    5cf0:	f7fe fdcc 	bl	488c <z_spin_lock_valid>
    5cf4:	b968      	cbnz	r0, 5d12 <z_tick_sleep+0x8a>
    5cf6:	4a30      	ldr	r2, [pc, #192]	; (5db8 <z_tick_sleep+0x130>)
    5cf8:	4930      	ldr	r1, [pc, #192]	; (5dbc <z_tick_sleep+0x134>)
    5cfa:	482c      	ldr	r0, [pc, #176]	; (5dac <z_tick_sleep+0x124>)
    5cfc:	238e      	movs	r3, #142	; 0x8e
    5cfe:	f000 ffbc 	bl	6c7a <assert_print>
    5d02:	492c      	ldr	r1, [pc, #176]	; (5db4 <z_tick_sleep+0x12c>)
    5d04:	482e      	ldr	r0, [pc, #184]	; (5dc0 <z_tick_sleep+0x138>)
    5d06:	f000 ffb8 	bl	6c7a <assert_print>
    5d0a:	482b      	ldr	r0, [pc, #172]	; (5db8 <z_tick_sleep+0x130>)
    5d0c:	218e      	movs	r1, #142	; 0x8e
    5d0e:	f000 ffad 	bl	6c6c <assert_post_action>
	pending_current = _current;
    5d12:	4f2c      	ldr	r7, [pc, #176]	; (5dc4 <z_tick_sleep+0x13c>)
	z_spin_lock_set_owner(l);
    5d14:	4827      	ldr	r0, [pc, #156]	; (5db4 <z_tick_sleep+0x12c>)
    5d16:	f7fe fdd7 	bl	48c8 <z_spin_lock_set_owner>
    5d1a:	4b2b      	ldr	r3, [pc, #172]	; (5dc8 <z_tick_sleep+0x140>)
    5d1c:	68b8      	ldr	r0, [r7, #8]
    5d1e:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    5d20:	f7ff fc4e 	bl	55c0 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    5d24:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    5d26:	4929      	ldr	r1, [pc, #164]	; (5dcc <z_tick_sleep+0x144>)
    5d28:	462a      	mov	r2, r5
    5d2a:	4633      	mov	r3, r6
    5d2c:	3018      	adds	r0, #24
    5d2e:	f000 f9ab 	bl	6088 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    5d32:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5d34:	481f      	ldr	r0, [pc, #124]	; (5db4 <z_tick_sleep+0x12c>)
    5d36:	7b53      	ldrb	r3, [r2, #13]
    5d38:	f043 0310 	orr.w	r3, r3, #16
    5d3c:	7353      	strb	r3, [r2, #13]
    5d3e:	f7fe fdb3 	bl	48a8 <z_spin_unlock_valid>
    5d42:	b968      	cbnz	r0, 5d60 <z_tick_sleep+0xd8>
    5d44:	4a1c      	ldr	r2, [pc, #112]	; (5db8 <z_tick_sleep+0x130>)
    5d46:	4922      	ldr	r1, [pc, #136]	; (5dd0 <z_tick_sleep+0x148>)
    5d48:	4818      	ldr	r0, [pc, #96]	; (5dac <z_tick_sleep+0x124>)
    5d4a:	23d0      	movs	r3, #208	; 0xd0
    5d4c:	f000 ff95 	bl	6c7a <assert_print>
    5d50:	4918      	ldr	r1, [pc, #96]	; (5db4 <z_tick_sleep+0x12c>)
    5d52:	4820      	ldr	r0, [pc, #128]	; (5dd4 <z_tick_sleep+0x14c>)
    5d54:	f000 ff91 	bl	6c7a <assert_print>
    5d58:	4817      	ldr	r0, [pc, #92]	; (5db8 <z_tick_sleep+0x130>)
    5d5a:	21d0      	movs	r1, #208	; 0xd0
    5d5c:	f000 ff86 	bl	6c6c <assert_post_action>
    5d60:	4640      	mov	r0, r8
    5d62:	f7fb fe4d 	bl	1a00 <arch_swap>
	return (thread->base.thread_state & state) != 0U;
    5d66:	68bb      	ldr	r3, [r7, #8]
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    5d68:	7b5b      	ldrb	r3, [r3, #13]
    5d6a:	06db      	lsls	r3, r3, #27
    5d6c:	d50e      	bpl.n	5d8c <z_tick_sleep+0x104>
    5d6e:	491a      	ldr	r1, [pc, #104]	; (5dd8 <z_tick_sleep+0x150>)
    5d70:	4a0d      	ldr	r2, [pc, #52]	; (5da8 <z_tick_sleep+0x120>)
    5d72:	480e      	ldr	r0, [pc, #56]	; (5dac <z_tick_sleep+0x124>)
    5d74:	f240 536f 	movw	r3, #1391	; 0x56f
    5d78:	f000 ff7f 	bl	6c7a <assert_print>
    5d7c:	480c      	ldr	r0, [pc, #48]	; (5db0 <z_tick_sleep+0x128>)
    5d7e:	f000 ff7c 	bl	6c7a <assert_print>
    5d82:	4809      	ldr	r0, [pc, #36]	; (5da8 <z_tick_sleep+0x120>)
    5d84:	f240 516f 	movw	r1, #1391	; 0x56f
    5d88:	f000 ff70 	bl	6c6c <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    5d8c:	f001 faf7 	bl	737e <sys_clock_tick_get_32>
    5d90:	1a20      	subs	r0, r4, r0
    5d92:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    5d96:	2801      	cmp	r0, #1
    5d98:	f173 0300 	sbcs.w	r3, r3, #0
    5d9c:	db8f      	blt.n	5cbe <z_tick_sleep+0x36>
}
    5d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5da2:	bf00      	nop
    5da4:	000084f8 	.word	0x000084f8
    5da8:	000086d0 	.word	0x000086d0
    5dac:	0000795b 	.word	0x0000795b
    5db0:	0000862e 	.word	0x0000862e
    5db4:	20000b58 	.word	0x20000b58
    5db8:	00007a1b 	.word	0x00007a1b
    5dbc:	00007a74 	.word	0x00007a74
    5dc0:	00007a89 	.word	0x00007a89
    5dc4:	20000b24 	.word	0x20000b24
    5dc8:	20000b54 	.word	0x20000b54
    5dcc:	0000550d 	.word	0x0000550d
    5dd0:	00007a48 	.word	0x00007a48
    5dd4:	00007a5f 	.word	0x00007a5f
    5dd8:	00008782 	.word	0x00008782

00005ddc <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    5ddc:	b538      	push	{r3, r4, r5, lr}
    5dde:	4605      	mov	r5, r0
    5de0:	460c      	mov	r4, r1
    5de2:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    5de6:	b173      	cbz	r3, 5e06 <z_impl_k_sleep+0x2a>
    5de8:	4913      	ldr	r1, [pc, #76]	; (5e38 <z_impl_k_sleep+0x5c>)
    5dea:	4a14      	ldr	r2, [pc, #80]	; (5e3c <z_impl_k_sleep+0x60>)
    5dec:	4814      	ldr	r0, [pc, #80]	; (5e40 <z_impl_k_sleep+0x64>)
    5dee:	f240 537e 	movw	r3, #1406	; 0x57e
    5df2:	f000 ff42 	bl	6c7a <assert_print>
    5df6:	4813      	ldr	r0, [pc, #76]	; (5e44 <z_impl_k_sleep+0x68>)
    5df8:	f000 ff3f 	bl	6c7a <assert_print>
    5dfc:	480f      	ldr	r0, [pc, #60]	; (5e3c <z_impl_k_sleep+0x60>)
    5dfe:	f240 517e 	movw	r1, #1406	; 0x57e
    5e02:	f000 ff33 	bl	6c6c <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5e06:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    5e0a:	bf08      	it	eq
    5e0c:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    5e10:	d106      	bne.n	5e20 <z_impl_k_sleep+0x44>
		k_thread_suspend(_current);
    5e12:	4b0d      	ldr	r3, [pc, #52]	; (5e48 <z_impl_k_sleep+0x6c>)
    5e14:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    5e16:	f7ff fd55 	bl	58c4 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    5e1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    5e1e:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    5e20:	4628      	mov	r0, r5
    5e22:	4621      	mov	r1, r4
    5e24:	f7ff ff30 	bl	5c88 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    5e28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    5e2c:	fb80 0303 	smull	r0, r3, r0, r3
    5e30:	0bc0      	lsrs	r0, r0, #15
    5e32:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    5e36:	e7f2      	b.n	5e1e <z_impl_k_sleep+0x42>
    5e38:	000084f8 	.word	0x000084f8
    5e3c:	000086d0 	.word	0x000086d0
    5e40:	0000795b 	.word	0x0000795b
    5e44:	0000862e 	.word	0x0000862e
    5e48:	20000b24 	.word	0x20000b24

00005e4c <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    5e4c:	4b01      	ldr	r3, [pc, #4]	; (5e54 <z_impl_z_current_get+0x8>)
    5e4e:	6898      	ldr	r0, [r3, #8]
    5e50:	4770      	bx	lr
    5e52:	bf00      	nop
    5e54:	20000b24 	.word	0x20000b24

00005e58 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    5e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5e5c:	4604      	mov	r4, r0
    5e5e:	f04f 0320 	mov.w	r3, #32
    5e62:	f3ef 8611 	mrs	r6, BASEPRI
    5e66:	f383 8812 	msr	BASEPRI_MAX, r3
    5e6a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5e6e:	4848      	ldr	r0, [pc, #288]	; (5f90 <z_thread_abort+0x138>)
    5e70:	f7fe fd0c 	bl	488c <z_spin_lock_valid>
    5e74:	b968      	cbnz	r0, 5e92 <z_thread_abort+0x3a>
    5e76:	4a47      	ldr	r2, [pc, #284]	; (5f94 <z_thread_abort+0x13c>)
    5e78:	4947      	ldr	r1, [pc, #284]	; (5f98 <z_thread_abort+0x140>)
    5e7a:	4848      	ldr	r0, [pc, #288]	; (5f9c <z_thread_abort+0x144>)
    5e7c:	238e      	movs	r3, #142	; 0x8e
    5e7e:	f000 fefc 	bl	6c7a <assert_print>
    5e82:	4943      	ldr	r1, [pc, #268]	; (5f90 <z_thread_abort+0x138>)
    5e84:	4846      	ldr	r0, [pc, #280]	; (5fa0 <z_thread_abort+0x148>)
    5e86:	f000 fef8 	bl	6c7a <assert_print>
    5e8a:	4842      	ldr	r0, [pc, #264]	; (5f94 <z_thread_abort+0x13c>)
    5e8c:	218e      	movs	r1, #142	; 0x8e
    5e8e:	f000 feed 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    5e92:	483f      	ldr	r0, [pc, #252]	; (5f90 <z_thread_abort+0x138>)
    5e94:	f7fe fd18 	bl	48c8 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    5e98:	7b63      	ldrb	r3, [r4, #13]
    5e9a:	071a      	lsls	r2, r3, #28
    5e9c:	d517      	bpl.n	5ece <z_thread_abort+0x76>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5e9e:	483c      	ldr	r0, [pc, #240]	; (5f90 <z_thread_abort+0x138>)
    5ea0:	f7fe fd02 	bl	48a8 <z_spin_unlock_valid>
    5ea4:	b968      	cbnz	r0, 5ec2 <z_thread_abort+0x6a>
    5ea6:	4a3b      	ldr	r2, [pc, #236]	; (5f94 <z_thread_abort+0x13c>)
    5ea8:	493e      	ldr	r1, [pc, #248]	; (5fa4 <z_thread_abort+0x14c>)
    5eaa:	483c      	ldr	r0, [pc, #240]	; (5f9c <z_thread_abort+0x144>)
    5eac:	23b9      	movs	r3, #185	; 0xb9
    5eae:	f000 fee4 	bl	6c7a <assert_print>
    5eb2:	4937      	ldr	r1, [pc, #220]	; (5f90 <z_thread_abort+0x138>)
    5eb4:	483c      	ldr	r0, [pc, #240]	; (5fa8 <z_thread_abort+0x150>)
    5eb6:	f000 fee0 	bl	6c7a <assert_print>
    5eba:	4836      	ldr	r0, [pc, #216]	; (5f94 <z_thread_abort+0x13c>)
    5ebc:	21b9      	movs	r1, #185	; 0xb9
    5ebe:	f000 fed5 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    5ec2:	f386 8811 	msr	BASEPRI, r6
    5ec6:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    5eca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    5ece:	f023 0220 	bic.w	r2, r3, #32
    5ed2:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    5ed6:	09d2      	lsrs	r2, r2, #7
    5ed8:	d142      	bne.n	5f60 <z_thread_abort+0x108>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    5eda:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    5edc:	68a3      	ldr	r3, [r4, #8]
    5ede:	b113      	cbz	r3, 5ee6 <z_thread_abort+0x8e>
			unpend_thread_no_timeout(thread);
    5ee0:	4620      	mov	r0, r4
    5ee2:	f7ff f905 	bl	50f0 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    5ee6:	f104 0018 	add.w	r0, r4, #24
    5eea:	f000 f995 	bl	6218 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    5eee:	f104 0758 	add.w	r7, r4, #88	; 0x58
    5ef2:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    5ef6:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5ef8:	42bd      	cmp	r5, r7
    5efa:	d001      	beq.n	5f00 <z_thread_abort+0xa8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    5efc:	2d00      	cmp	r5, #0
    5efe:	d139      	bne.n	5f74 <z_thread_abort+0x11c>
		update_cache(1);
    5f00:	2001      	movs	r0, #1
    5f02:	f7ff f917 	bl	5134 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    5f06:	4b29      	ldr	r3, [pc, #164]	; (5fac <z_thread_abort+0x154>)
    5f08:	689b      	ldr	r3, [r3, #8]
    5f0a:	42a3      	cmp	r3, r4
    5f0c:	d1c7      	bne.n	5e9e <z_thread_abort+0x46>
    5f0e:	f3ef 8305 	mrs	r3, IPSR
    5f12:	2b00      	cmp	r3, #0
    5f14:	d1c3      	bne.n	5e9e <z_thread_abort+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5f16:	481e      	ldr	r0, [pc, #120]	; (5f90 <z_thread_abort+0x138>)
    5f18:	f7fe fcc6 	bl	48a8 <z_spin_unlock_valid>
    5f1c:	b968      	cbnz	r0, 5f3a <z_thread_abort+0xe2>
    5f1e:	4a1d      	ldr	r2, [pc, #116]	; (5f94 <z_thread_abort+0x13c>)
    5f20:	4920      	ldr	r1, [pc, #128]	; (5fa4 <z_thread_abort+0x14c>)
    5f22:	481e      	ldr	r0, [pc, #120]	; (5f9c <z_thread_abort+0x144>)
    5f24:	23d0      	movs	r3, #208	; 0xd0
    5f26:	f000 fea8 	bl	6c7a <assert_print>
    5f2a:	4919      	ldr	r1, [pc, #100]	; (5f90 <z_thread_abort+0x138>)
    5f2c:	481e      	ldr	r0, [pc, #120]	; (5fa8 <z_thread_abort+0x150>)
    5f2e:	f000 fea4 	bl	6c7a <assert_print>
    5f32:	4818      	ldr	r0, [pc, #96]	; (5f94 <z_thread_abort+0x13c>)
    5f34:	21d0      	movs	r1, #208	; 0xd0
    5f36:	f000 fe99 	bl	6c6c <assert_post_action>
    5f3a:	4630      	mov	r0, r6
    5f3c:	f7fb fd60 	bl	1a00 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    5f40:	4a1b      	ldr	r2, [pc, #108]	; (5fb0 <z_thread_abort+0x158>)
    5f42:	491c      	ldr	r1, [pc, #112]	; (5fb4 <z_thread_abort+0x15c>)
    5f44:	4815      	ldr	r0, [pc, #84]	; (5f9c <z_thread_abort+0x144>)
    5f46:	f240 63ac 	movw	r3, #1708	; 0x6ac
    5f4a:	f000 fe96 	bl	6c7a <assert_print>
    5f4e:	481a      	ldr	r0, [pc, #104]	; (5fb8 <z_thread_abort+0x160>)
    5f50:	f000 fe93 	bl	6c7a <assert_print>
    5f54:	4816      	ldr	r0, [pc, #88]	; (5fb0 <z_thread_abort+0x158>)
    5f56:	f240 61ac 	movw	r1, #1708	; 0x6ac
    5f5a:	f000 fe87 	bl	6c6c <assert_post_action>
    5f5e:	e79e      	b.n	5e9e <z_thread_abort+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5f60:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    5f64:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
    5f68:	4814      	ldr	r0, [pc, #80]	; (5fbc <z_thread_abort+0x164>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5f6a:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    5f6c:	4621      	mov	r1, r4
    5f6e:	f7ff f89d 	bl	50ac <z_priq_dumb_remove>
}
    5f72:	e7b3      	b.n	5edc <z_thread_abort+0x84>
		unpend_thread_no_timeout(thread);
    5f74:	4628      	mov	r0, r5
    5f76:	f7ff f8bb 	bl	50f0 <unpend_thread_no_timeout>
    5f7a:	f105 0018 	add.w	r0, r5, #24
    5f7e:	f000 f94b 	bl	6218 <z_abort_timeout>
    5f82:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    5f86:	4628      	mov	r0, r5
    5f88:	f7ff f9d8 	bl	533c <ready_thread>
    5f8c:	e7b3      	b.n	5ef6 <z_thread_abort+0x9e>
    5f8e:	bf00      	nop
    5f90:	20000b58 	.word	0x20000b58
    5f94:	00007a1b 	.word	0x00007a1b
    5f98:	00007a74 	.word	0x00007a74
    5f9c:	0000795b 	.word	0x0000795b
    5fa0:	00007a89 	.word	0x00007a89
    5fa4:	00007a48 	.word	0x00007a48
    5fa8:	00007a5f 	.word	0x00007a5f
    5fac:	20000b24 	.word	0x20000b24
    5fb0:	000086d0 	.word	0x000086d0
    5fb4:	00007efd 	.word	0x00007efd
    5fb8:	000087c2 	.word	0x000087c2
    5fbc:	20000b44 	.word	0x20000b44

00005fc0 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    5fc0:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    5fc2:	4806      	ldr	r0, [pc, #24]	; (5fdc <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    5fc4:	4a06      	ldr	r2, [pc, #24]	; (5fe0 <z_data_copy+0x20>)
    5fc6:	4907      	ldr	r1, [pc, #28]	; (5fe4 <z_data_copy+0x24>)
    5fc8:	1a12      	subs	r2, r2, r0
    5fca:	f001 f982 	bl	72d2 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    5fce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    5fd2:	4a05      	ldr	r2, [pc, #20]	; (5fe8 <z_data_copy+0x28>)
    5fd4:	4905      	ldr	r1, [pc, #20]	; (5fec <z_data_copy+0x2c>)
    5fd6:	4806      	ldr	r0, [pc, #24]	; (5ff0 <z_data_copy+0x30>)
    5fd8:	f001 b97b 	b.w	72d2 <z_early_memcpy>
    5fdc:	20000000 	.word	0x20000000
    5fe0:	200001bc 	.word	0x200001bc
    5fe4:	00008894 	.word	0x00008894
    5fe8:	00000000 	.word	0x00000000
    5fec:	00008894 	.word	0x00008894
    5ff0:	20000000 	.word	0x20000000

00005ff4 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    5ff4:	4b03      	ldr	r3, [pc, #12]	; (6004 <elapsed+0x10>)
    5ff6:	681b      	ldr	r3, [r3, #0]
    5ff8:	b90b      	cbnz	r3, 5ffe <elapsed+0xa>
    5ffa:	f7fd b99d 	b.w	3338 <sys_clock_elapsed>
}
    5ffe:	2000      	movs	r0, #0
    6000:	4770      	bx	lr
    6002:	bf00      	nop
    6004:	20000b64 	.word	0x20000b64

00006008 <next_timeout>:
	return list->head == list;
    6008:	4b10      	ldr	r3, [pc, #64]	; (604c <next_timeout+0x44>)

static int32_t next_timeout(void)
{
    600a:	b510      	push	{r4, lr}
    600c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    600e:	429c      	cmp	r4, r3
    6010:	bf08      	it	eq
    6012:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    6014:	f7ff ffee 	bl	5ff4 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    6018:	b1a4      	cbz	r4, 6044 <next_timeout+0x3c>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    601a:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    601e:	1a1b      	subs	r3, r3, r0
    6020:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    6024:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    6028:	f170 0200 	sbcs.w	r2, r0, #0
    602c:	da0a      	bge.n	6044 <next_timeout+0x3c>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    602e:	2800      	cmp	r0, #0
    6030:	bfac      	ite	ge
    6032:	4618      	movge	r0, r3
    6034:	2000      	movlt	r0, #0
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    6036:	4b06      	ldr	r3, [pc, #24]	; (6050 <next_timeout+0x48>)
    6038:	691b      	ldr	r3, [r3, #16]
    603a:	b113      	cbz	r3, 6042 <next_timeout+0x3a>
    603c:	4298      	cmp	r0, r3
    603e:	bfa8      	it	ge
    6040:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    6042:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
    6044:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    6048:	e7f5      	b.n	6036 <next_timeout+0x2e>
    604a:	bf00      	nop
    604c:	200000d8 	.word	0x200000d8
    6050:	20000b24 	.word	0x20000b24

00006054 <remove_timeout>:
{
    6054:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
    6056:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6058:	b168      	cbz	r0, 6076 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    605a:	4a0a      	ldr	r2, [pc, #40]	; (6084 <remove_timeout+0x30>)
    605c:	6852      	ldr	r2, [r2, #4]
    605e:	4290      	cmp	r0, r2
    6060:	d009      	beq.n	6076 <remove_timeout+0x22>
	if (next(t) != NULL) {
    6062:	b143      	cbz	r3, 6076 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    6064:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    6068:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    606c:	1912      	adds	r2, r2, r4
    606e:	eb41 0105 	adc.w	r1, r1, r5
    6072:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    6076:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    6078:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    607a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    607c:	2300      	movs	r3, #0
	node->prev = NULL;
    607e:	e9c0 3300 	strd	r3, r3, [r0]
}
    6082:	bd30      	pop	{r4, r5, pc}
    6084:	200000d8 	.word	0x200000d8

00006088 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    6088:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    608c:	bf08      	it	eq
    608e:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    6092:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6096:	4604      	mov	r4, r0
    6098:	460e      	mov	r6, r1
    609a:	4698      	mov	r8, r3
    609c:	4615      	mov	r5, r2
    609e:	461f      	mov	r7, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    60a0:	f000 809e 	beq.w	61e0 <z_add_timeout+0x158>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    60a4:	6803      	ldr	r3, [r0, #0]
    60a6:	b163      	cbz	r3, 60c2 <z_add_timeout+0x3a>
    60a8:	494e      	ldr	r1, [pc, #312]	; (61e4 <z_add_timeout+0x15c>)
    60aa:	4a4f      	ldr	r2, [pc, #316]	; (61e8 <z_add_timeout+0x160>)
    60ac:	484f      	ldr	r0, [pc, #316]	; (61ec <z_add_timeout+0x164>)
    60ae:	2363      	movs	r3, #99	; 0x63
    60b0:	f000 fde3 	bl	6c7a <assert_print>
    60b4:	484e      	ldr	r0, [pc, #312]	; (61f0 <z_add_timeout+0x168>)
    60b6:	f000 fde0 	bl	6c7a <assert_print>
    60ba:	484b      	ldr	r0, [pc, #300]	; (61e8 <z_add_timeout+0x160>)
    60bc:	2163      	movs	r1, #99	; 0x63
    60be:	f000 fdd5 	bl	6c6c <assert_post_action>
	to->fn = fn;
    60c2:	60a6      	str	r6, [r4, #8]
	__asm__ volatile(
    60c4:	f04f 0320 	mov.w	r3, #32
    60c8:	f3ef 8611 	mrs	r6, BASEPRI
    60cc:	f383 8812 	msr	BASEPRI_MAX, r3
    60d0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    60d4:	4847      	ldr	r0, [pc, #284]	; (61f4 <z_add_timeout+0x16c>)
    60d6:	f7fe fbd9 	bl	488c <z_spin_lock_valid>
    60da:	b968      	cbnz	r0, 60f8 <z_add_timeout+0x70>
    60dc:	4a46      	ldr	r2, [pc, #280]	; (61f8 <z_add_timeout+0x170>)
    60de:	4947      	ldr	r1, [pc, #284]	; (61fc <z_add_timeout+0x174>)
    60e0:	4842      	ldr	r0, [pc, #264]	; (61ec <z_add_timeout+0x164>)
    60e2:	238e      	movs	r3, #142	; 0x8e
    60e4:	f000 fdc9 	bl	6c7a <assert_print>
    60e8:	4942      	ldr	r1, [pc, #264]	; (61f4 <z_add_timeout+0x16c>)
    60ea:	4845      	ldr	r0, [pc, #276]	; (6200 <z_add_timeout+0x178>)
    60ec:	f000 fdc5 	bl	6c7a <assert_print>
    60f0:	4841      	ldr	r0, [pc, #260]	; (61f8 <z_add_timeout+0x170>)
    60f2:	218e      	movs	r1, #142	; 0x8e
    60f4:	f000 fdba 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    60f8:	483e      	ldr	r0, [pc, #248]	; (61f4 <z_add_timeout+0x16c>)
    60fa:	f7fe fbe5 	bl	48c8 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    60fe:	f06f 0201 	mvn.w	r2, #1
    6102:	1b53      	subs	r3, r2, r5
    6104:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    6108:	eb60 0307 	sbc.w	r3, r0, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    610c:	2b00      	cmp	r3, #0
    610e:	db1b      	blt.n	6148 <z_add_timeout+0xc0>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    6110:	4b3c      	ldr	r3, [pc, #240]	; (6204 <z_add_timeout+0x17c>)
    6112:	e9d3 1300 	ldrd	r1, r3, [r3]
    6116:	1a52      	subs	r2, r2, r1
    6118:	eb60 0303 	sbc.w	r3, r0, r3
    611c:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
    611e:	eb63 0707 	sbc.w	r7, r3, r7
    6122:	2d01      	cmp	r5, #1
    6124:	f177 0300 	sbcs.w	r3, r7, #0
    6128:	bfbc      	itt	lt
    612a:	2501      	movlt	r5, #1
    612c:	2700      	movlt	r7, #0
    612e:	e9c4 5704 	strd	r5, r7, [r4, #16]
	return list->head == list;
    6132:	4a35      	ldr	r2, [pc, #212]	; (6208 <z_add_timeout+0x180>)
	sys_dnode_t *const tail = list->tail;
    6134:	e9d2 3c00 	ldrd	r3, ip, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6138:	4293      	cmp	r3, r2
    613a:	d118      	bne.n	616e <z_add_timeout+0xe6>
	node->prev = tail;
    613c:	e9c4 2c00 	strd	r2, ip, [r4]
	tail->next = node;
    6140:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    6144:	6054      	str	r4, [r2, #4]
}
    6146:	e026      	b.n	6196 <z_add_timeout+0x10e>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    6148:	f7ff ff54 	bl	5ff4 <elapsed>
    614c:	3501      	adds	r5, #1
    614e:	f148 0800 	adc.w	r8, r8, #0
    6152:	182d      	adds	r5, r5, r0
    6154:	eb48 70e0 	adc.w	r0, r8, r0, asr #31
    6158:	e9c4 5004 	strd	r5, r0, [r4, #16]
    615c:	e7e9      	b.n	6132 <z_add_timeout+0xaa>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    615e:	1a09      	subs	r1, r1, r0
    6160:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
    6164:	459c      	cmp	ip, r3
    6166:	e9c4 1504 	strd	r1, r5, [r4, #16]
    616a:	d0e7      	beq.n	613c <z_add_timeout+0xb4>
    616c:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    616e:	2b00      	cmp	r3, #0
    6170:	d0e4      	beq.n	613c <z_add_timeout+0xb4>
			if (t->dticks > to->dticks) {
    6172:	e9d3 0704 	ldrd	r0, r7, [r3, #16]
    6176:	e9d4 1504 	ldrd	r1, r5, [r4, #16]
    617a:	4281      	cmp	r1, r0
    617c:	eb75 0e07 	sbcs.w	lr, r5, r7
    6180:	daed      	bge.n	615e <z_add_timeout+0xd6>
				t->dticks -= to->dticks;
    6182:	1a41      	subs	r1, r0, r1
    6184:	eb67 0505 	sbc.w	r5, r7, r5
    6188:	e9c3 1504 	strd	r1, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    618c:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    618e:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    6192:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    6194:	605c      	str	r4, [r3, #4]
	return list->head == list;
    6196:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6198:	4293      	cmp	r3, r2
    619a:	d00b      	beq.n	61b4 <z_add_timeout+0x12c>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    619c:	429c      	cmp	r4, r3
    619e:	d109      	bne.n	61b4 <z_add_timeout+0x12c>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    61a0:	f7ff ff32 	bl	6008 <next_timeout>

			if (next_time == 0 ||
    61a4:	b118      	cbz	r0, 61ae <z_add_timeout+0x126>
			    _current_cpu->slice_ticks != next_time) {
    61a6:	4b19      	ldr	r3, [pc, #100]	; (620c <z_add_timeout+0x184>)
			if (next_time == 0 ||
    61a8:	691b      	ldr	r3, [r3, #16]
    61aa:	4283      	cmp	r3, r0
    61ac:	d002      	beq.n	61b4 <z_add_timeout+0x12c>
				sys_clock_set_timeout(next_time, false);
    61ae:	2100      	movs	r1, #0
    61b0:	f7fd f890 	bl	32d4 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    61b4:	480f      	ldr	r0, [pc, #60]	; (61f4 <z_add_timeout+0x16c>)
    61b6:	f7fe fb77 	bl	48a8 <z_spin_unlock_valid>
    61ba:	b968      	cbnz	r0, 61d8 <z_add_timeout+0x150>
    61bc:	4a0e      	ldr	r2, [pc, #56]	; (61f8 <z_add_timeout+0x170>)
    61be:	4914      	ldr	r1, [pc, #80]	; (6210 <z_add_timeout+0x188>)
    61c0:	480a      	ldr	r0, [pc, #40]	; (61ec <z_add_timeout+0x164>)
    61c2:	23b9      	movs	r3, #185	; 0xb9
    61c4:	f000 fd59 	bl	6c7a <assert_print>
    61c8:	490a      	ldr	r1, [pc, #40]	; (61f4 <z_add_timeout+0x16c>)
    61ca:	4812      	ldr	r0, [pc, #72]	; (6214 <z_add_timeout+0x18c>)
    61cc:	f000 fd55 	bl	6c7a <assert_print>
    61d0:	4809      	ldr	r0, [pc, #36]	; (61f8 <z_add_timeout+0x170>)
    61d2:	21b9      	movs	r1, #185	; 0xb9
    61d4:	f000 fd4a 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    61d8:	f386 8811 	msr	BASEPRI, r6
    61dc:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    61e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    61e4:	00008808 	.word	0x00008808
    61e8:	000087e4 	.word	0x000087e4
    61ec:	0000795b 	.word	0x0000795b
    61f0:	0000862e 	.word	0x0000862e
    61f4:	20000b68 	.word	0x20000b68
    61f8:	00007a1b 	.word	0x00007a1b
    61fc:	00007a74 	.word	0x00007a74
    6200:	00007a89 	.word	0x00007a89
    6204:	20000460 	.word	0x20000460
    6208:	200000d8 	.word	0x200000d8
    620c:	20000b24 	.word	0x20000b24
    6210:	00007a48 	.word	0x00007a48
    6214:	00007a5f 	.word	0x00007a5f

00006218 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    6218:	b538      	push	{r3, r4, r5, lr}
    621a:	4604      	mov	r4, r0
	__asm__ volatile(
    621c:	f04f 0320 	mov.w	r3, #32
    6220:	f3ef 8511 	mrs	r5, BASEPRI
    6224:	f383 8812 	msr	BASEPRI_MAX, r3
    6228:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    622c:	481a      	ldr	r0, [pc, #104]	; (6298 <z_abort_timeout+0x80>)
    622e:	f7fe fb2d 	bl	488c <z_spin_lock_valid>
    6232:	b968      	cbnz	r0, 6250 <z_abort_timeout+0x38>
    6234:	4a19      	ldr	r2, [pc, #100]	; (629c <z_abort_timeout+0x84>)
    6236:	491a      	ldr	r1, [pc, #104]	; (62a0 <z_abort_timeout+0x88>)
    6238:	481a      	ldr	r0, [pc, #104]	; (62a4 <z_abort_timeout+0x8c>)
    623a:	238e      	movs	r3, #142	; 0x8e
    623c:	f000 fd1d 	bl	6c7a <assert_print>
    6240:	4915      	ldr	r1, [pc, #84]	; (6298 <z_abort_timeout+0x80>)
    6242:	4819      	ldr	r0, [pc, #100]	; (62a8 <z_abort_timeout+0x90>)
    6244:	f000 fd19 	bl	6c7a <assert_print>
    6248:	4814      	ldr	r0, [pc, #80]	; (629c <z_abort_timeout+0x84>)
    624a:	218e      	movs	r1, #142	; 0x8e
    624c:	f000 fd0e 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    6250:	4811      	ldr	r0, [pc, #68]	; (6298 <z_abort_timeout+0x80>)
    6252:	f7fe fb39 	bl	48c8 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    6256:	6823      	ldr	r3, [r4, #0]
    6258:	b1db      	cbz	r3, 6292 <z_abort_timeout+0x7a>
			remove_timeout(to);
    625a:	4620      	mov	r0, r4
    625c:	f7ff fefa 	bl	6054 <remove_timeout>
			ret = 0;
    6260:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6262:	480d      	ldr	r0, [pc, #52]	; (6298 <z_abort_timeout+0x80>)
    6264:	f7fe fb20 	bl	48a8 <z_spin_unlock_valid>
    6268:	b968      	cbnz	r0, 6286 <z_abort_timeout+0x6e>
    626a:	4a0c      	ldr	r2, [pc, #48]	; (629c <z_abort_timeout+0x84>)
    626c:	490f      	ldr	r1, [pc, #60]	; (62ac <z_abort_timeout+0x94>)
    626e:	480d      	ldr	r0, [pc, #52]	; (62a4 <z_abort_timeout+0x8c>)
    6270:	23b9      	movs	r3, #185	; 0xb9
    6272:	f000 fd02 	bl	6c7a <assert_print>
    6276:	4908      	ldr	r1, [pc, #32]	; (6298 <z_abort_timeout+0x80>)
    6278:	480d      	ldr	r0, [pc, #52]	; (62b0 <z_abort_timeout+0x98>)
    627a:	f000 fcfe 	bl	6c7a <assert_print>
    627e:	4807      	ldr	r0, [pc, #28]	; (629c <z_abort_timeout+0x84>)
    6280:	21b9      	movs	r1, #185	; 0xb9
    6282:	f000 fcf3 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    6286:	f385 8811 	msr	BASEPRI, r5
    628a:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    628e:	4620      	mov	r0, r4
    6290:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    6292:	f06f 0415 	mvn.w	r4, #21
    6296:	e7e4      	b.n	6262 <z_abort_timeout+0x4a>
    6298:	20000b68 	.word	0x20000b68
    629c:	00007a1b 	.word	0x00007a1b
    62a0:	00007a74 	.word	0x00007a74
    62a4:	0000795b 	.word	0x0000795b
    62a8:	00007a89 	.word	0x00007a89
    62ac:	00007a48 	.word	0x00007a48
    62b0:	00007a5f 	.word	0x00007a5f

000062b4 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    62b4:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    62b6:	f04f 0320 	mov.w	r3, #32
    62ba:	f3ef 8511 	mrs	r5, BASEPRI
    62be:	f383 8812 	msr	BASEPRI_MAX, r3
    62c2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    62c6:	4818      	ldr	r0, [pc, #96]	; (6328 <z_get_next_timeout_expiry+0x74>)
    62c8:	f7fe fae0 	bl	488c <z_spin_lock_valid>
    62cc:	b968      	cbnz	r0, 62ea <z_get_next_timeout_expiry+0x36>
    62ce:	4a17      	ldr	r2, [pc, #92]	; (632c <z_get_next_timeout_expiry+0x78>)
    62d0:	4917      	ldr	r1, [pc, #92]	; (6330 <z_get_next_timeout_expiry+0x7c>)
    62d2:	4818      	ldr	r0, [pc, #96]	; (6334 <z_get_next_timeout_expiry+0x80>)
    62d4:	238e      	movs	r3, #142	; 0x8e
    62d6:	f000 fcd0 	bl	6c7a <assert_print>
    62da:	4913      	ldr	r1, [pc, #76]	; (6328 <z_get_next_timeout_expiry+0x74>)
    62dc:	4816      	ldr	r0, [pc, #88]	; (6338 <z_get_next_timeout_expiry+0x84>)
    62de:	f000 fccc 	bl	6c7a <assert_print>
    62e2:	4812      	ldr	r0, [pc, #72]	; (632c <z_get_next_timeout_expiry+0x78>)
    62e4:	218e      	movs	r1, #142	; 0x8e
    62e6:	f000 fcc1 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    62ea:	480f      	ldr	r0, [pc, #60]	; (6328 <z_get_next_timeout_expiry+0x74>)
    62ec:	f7fe faec 	bl	48c8 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    62f0:	f7ff fe8a 	bl	6008 <next_timeout>
    62f4:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    62f6:	480c      	ldr	r0, [pc, #48]	; (6328 <z_get_next_timeout_expiry+0x74>)
    62f8:	f7fe fad6 	bl	48a8 <z_spin_unlock_valid>
    62fc:	b968      	cbnz	r0, 631a <z_get_next_timeout_expiry+0x66>
    62fe:	4a0b      	ldr	r2, [pc, #44]	; (632c <z_get_next_timeout_expiry+0x78>)
    6300:	490e      	ldr	r1, [pc, #56]	; (633c <z_get_next_timeout_expiry+0x88>)
    6302:	480c      	ldr	r0, [pc, #48]	; (6334 <z_get_next_timeout_expiry+0x80>)
    6304:	23b9      	movs	r3, #185	; 0xb9
    6306:	f000 fcb8 	bl	6c7a <assert_print>
    630a:	4907      	ldr	r1, [pc, #28]	; (6328 <z_get_next_timeout_expiry+0x74>)
    630c:	480c      	ldr	r0, [pc, #48]	; (6340 <z_get_next_timeout_expiry+0x8c>)
    630e:	f000 fcb4 	bl	6c7a <assert_print>
    6312:	4806      	ldr	r0, [pc, #24]	; (632c <z_get_next_timeout_expiry+0x78>)
    6314:	21b9      	movs	r1, #185	; 0xb9
    6316:	f000 fca9 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    631a:	f385 8811 	msr	BASEPRI, r5
    631e:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    6322:	4620      	mov	r0, r4
    6324:	bd38      	pop	{r3, r4, r5, pc}
    6326:	bf00      	nop
    6328:	20000b68 	.word	0x20000b68
    632c:	00007a1b 	.word	0x00007a1b
    6330:	00007a74 	.word	0x00007a74
    6334:	0000795b 	.word	0x0000795b
    6338:	00007a89 	.word	0x00007a89
    633c:	00007a48 	.word	0x00007a48
    6340:	00007a5f 	.word	0x00007a5f

00006344 <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    6344:	b570      	push	{r4, r5, r6, lr}
    6346:	4604      	mov	r4, r0
    6348:	460d      	mov	r5, r1
	__asm__ volatile(
    634a:	f04f 0320 	mov.w	r3, #32
    634e:	f3ef 8611 	mrs	r6, BASEPRI
    6352:	f383 8812 	msr	BASEPRI_MAX, r3
    6356:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    635a:	481b      	ldr	r0, [pc, #108]	; (63c8 <z_set_timeout_expiry+0x84>)
    635c:	f7fe fa96 	bl	488c <z_spin_lock_valid>
    6360:	b968      	cbnz	r0, 637e <z_set_timeout_expiry+0x3a>
    6362:	4a1a      	ldr	r2, [pc, #104]	; (63cc <z_set_timeout_expiry+0x88>)
    6364:	491a      	ldr	r1, [pc, #104]	; (63d0 <z_set_timeout_expiry+0x8c>)
    6366:	481b      	ldr	r0, [pc, #108]	; (63d4 <z_set_timeout_expiry+0x90>)
    6368:	238e      	movs	r3, #142	; 0x8e
    636a:	f000 fc86 	bl	6c7a <assert_print>
    636e:	4916      	ldr	r1, [pc, #88]	; (63c8 <z_set_timeout_expiry+0x84>)
    6370:	4819      	ldr	r0, [pc, #100]	; (63d8 <z_set_timeout_expiry+0x94>)
    6372:	f000 fc82 	bl	6c7a <assert_print>
    6376:	4815      	ldr	r0, [pc, #84]	; (63cc <z_set_timeout_expiry+0x88>)
    6378:	218e      	movs	r1, #142	; 0x8e
    637a:	f000 fc77 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    637e:	4812      	ldr	r0, [pc, #72]	; (63c8 <z_set_timeout_expiry+0x84>)
    6380:	f7fe faa2 	bl	48c8 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    6384:	f7ff fe40 	bl	6008 <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    6388:	2801      	cmp	r0, #1
    638a:	dd05      	ble.n	6398 <z_set_timeout_expiry+0x54>
    638c:	42a0      	cmp	r0, r4
    638e:	db03      	blt.n	6398 <z_set_timeout_expiry+0x54>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    6390:	4629      	mov	r1, r5
    6392:	4620      	mov	r0, r4
    6394:	f7fc ff9e 	bl	32d4 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6398:	480b      	ldr	r0, [pc, #44]	; (63c8 <z_set_timeout_expiry+0x84>)
    639a:	f7fe fa85 	bl	48a8 <z_spin_unlock_valid>
    639e:	b968      	cbnz	r0, 63bc <z_set_timeout_expiry+0x78>
    63a0:	4a0a      	ldr	r2, [pc, #40]	; (63cc <z_set_timeout_expiry+0x88>)
    63a2:	490e      	ldr	r1, [pc, #56]	; (63dc <z_set_timeout_expiry+0x98>)
    63a4:	480b      	ldr	r0, [pc, #44]	; (63d4 <z_set_timeout_expiry+0x90>)
    63a6:	23b9      	movs	r3, #185	; 0xb9
    63a8:	f000 fc67 	bl	6c7a <assert_print>
    63ac:	4906      	ldr	r1, [pc, #24]	; (63c8 <z_set_timeout_expiry+0x84>)
    63ae:	480c      	ldr	r0, [pc, #48]	; (63e0 <z_set_timeout_expiry+0x9c>)
    63b0:	f000 fc63 	bl	6c7a <assert_print>
    63b4:	4805      	ldr	r0, [pc, #20]	; (63cc <z_set_timeout_expiry+0x88>)
    63b6:	21b9      	movs	r1, #185	; 0xb9
    63b8:	f000 fc58 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    63bc:	f386 8811 	msr	BASEPRI, r6
    63c0:	f3bf 8f6f 	isb	sy
		}
	}
}
    63c4:	bd70      	pop	{r4, r5, r6, pc}
    63c6:	bf00      	nop
    63c8:	20000b68 	.word	0x20000b68
    63cc:	00007a1b 	.word	0x00007a1b
    63d0:	00007a74 	.word	0x00007a74
    63d4:	0000795b 	.word	0x0000795b
    63d8:	00007a89 	.word	0x00007a89
    63dc:	00007a48 	.word	0x00007a48
    63e0:	00007a5f 	.word	0x00007a5f

000063e4 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    63e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    63e8:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    63ea:	f7fe ff2f 	bl	524c <z_time_slice>
	__asm__ volatile(
    63ee:	f04f 0320 	mov.w	r3, #32
    63f2:	f3ef 8511 	mrs	r5, BASEPRI
    63f6:	f383 8812 	msr	BASEPRI_MAX, r3
    63fa:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    63fe:	484c      	ldr	r0, [pc, #304]	; (6530 <sys_clock_announce+0x14c>)
    6400:	f7fe fa44 	bl	488c <z_spin_lock_valid>
    6404:	b968      	cbnz	r0, 6422 <sys_clock_announce+0x3e>
    6406:	4a4b      	ldr	r2, [pc, #300]	; (6534 <sys_clock_announce+0x150>)
    6408:	494b      	ldr	r1, [pc, #300]	; (6538 <sys_clock_announce+0x154>)
    640a:	484c      	ldr	r0, [pc, #304]	; (653c <sys_clock_announce+0x158>)
    640c:	238e      	movs	r3, #142	; 0x8e
    640e:	f000 fc34 	bl	6c7a <assert_print>
    6412:	4947      	ldr	r1, [pc, #284]	; (6530 <sys_clock_announce+0x14c>)
    6414:	484a      	ldr	r0, [pc, #296]	; (6540 <sys_clock_announce+0x15c>)
    6416:	f000 fc30 	bl	6c7a <assert_print>
    641a:	4846      	ldr	r0, [pc, #280]	; (6534 <sys_clock_announce+0x150>)
    641c:	218e      	movs	r1, #142	; 0x8e
    641e:	f000 fc25 	bl	6c6c <assert_post_action>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    6422:	4f48      	ldr	r7, [pc, #288]	; (6544 <sys_clock_announce+0x160>)
	z_spin_lock_set_owner(l);
    6424:	4842      	ldr	r0, [pc, #264]	; (6530 <sys_clock_announce+0x14c>)
	return list->head == list;
    6426:	f8df 8120 	ldr.w	r8, [pc, #288]	; 6548 <sys_clock_announce+0x164>

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    642a:	4e48      	ldr	r6, [pc, #288]	; (654c <sys_clock_announce+0x168>)
    642c:	f7fe fa4c 	bl	48c8 <z_spin_lock_set_owner>
	announce_remaining = ticks;
    6430:	603c      	str	r4, [r7, #0]
    6432:	f8d8 4000 	ldr.w	r4, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    6436:	683a      	ldr	r2, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6438:	4544      	cmp	r4, r8
		curr_tick += dt;
    643a:	e9d6 1e00 	ldrd	r1, lr, [r6]
    643e:	ea4f 70e2 	mov.w	r0, r2, asr #31
    6442:	d00b      	beq.n	645c <sys_clock_announce+0x78>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    6444:	b154      	cbz	r4, 645c <sys_clock_announce+0x78>
    6446:	e9d4 3c04 	ldrd	r3, ip, [r4, #16]
    644a:	429a      	cmp	r2, r3
    644c:	eb70 090c 	sbcs.w	r9, r0, ip
    6450:	da28      	bge.n	64a4 <sys_clock_announce+0xc0>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    6452:	1a9b      	subs	r3, r3, r2
    6454:	eb6c 0c00 	sbc.w	ip, ip, r0
    6458:	e9c4 3c04 	strd	r3, ip, [r4, #16]
	}

	curr_tick += announce_remaining;
    645c:	1852      	adds	r2, r2, r1
    645e:	eb4e 0000 	adc.w	r0, lr, r0
	announce_remaining = 0;
    6462:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    6464:	e9c6 2000 	strd	r2, r0, [r6]
	announce_remaining = 0;
    6468:	603c      	str	r4, [r7, #0]

	sys_clock_set_timeout(next_timeout(), false);
    646a:	f7ff fdcd 	bl	6008 <next_timeout>
    646e:	4621      	mov	r1, r4
    6470:	f7fc ff30 	bl	32d4 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6474:	482e      	ldr	r0, [pc, #184]	; (6530 <sys_clock_announce+0x14c>)
    6476:	f7fe fa17 	bl	48a8 <z_spin_unlock_valid>
    647a:	b968      	cbnz	r0, 6498 <sys_clock_announce+0xb4>
    647c:	4a2d      	ldr	r2, [pc, #180]	; (6534 <sys_clock_announce+0x150>)
    647e:	4934      	ldr	r1, [pc, #208]	; (6550 <sys_clock_announce+0x16c>)
    6480:	482e      	ldr	r0, [pc, #184]	; (653c <sys_clock_announce+0x158>)
    6482:	23b9      	movs	r3, #185	; 0xb9
    6484:	f000 fbf9 	bl	6c7a <assert_print>
    6488:	4929      	ldr	r1, [pc, #164]	; (6530 <sys_clock_announce+0x14c>)
    648a:	4832      	ldr	r0, [pc, #200]	; (6554 <sys_clock_announce+0x170>)
    648c:	f000 fbf5 	bl	6c7a <assert_print>
    6490:	4828      	ldr	r0, [pc, #160]	; (6534 <sys_clock_announce+0x150>)
    6492:	21b9      	movs	r1, #185	; 0xb9
    6494:	f000 fbea 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    6498:	f385 8811 	msr	BASEPRI, r5
    649c:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    64a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    64a4:	1859      	adds	r1, r3, r1
    64a6:	eb4e 70e3 	adc.w	r0, lr, r3, asr #31
		announce_remaining -= dt;
    64aa:	1ad3      	subs	r3, r2, r3
    64ac:	603b      	str	r3, [r7, #0]
		t->dticks = 0;
    64ae:	2200      	movs	r2, #0
    64b0:	2300      	movs	r3, #0
		curr_tick += dt;
    64b2:	e9c6 1000 	strd	r1, r0, [r6]
		t->dticks = 0;
    64b6:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    64ba:	4620      	mov	r0, r4
    64bc:	f7ff fdca 	bl	6054 <remove_timeout>
    64c0:	481b      	ldr	r0, [pc, #108]	; (6530 <sys_clock_announce+0x14c>)
    64c2:	f7fe f9f1 	bl	48a8 <z_spin_unlock_valid>
    64c6:	b968      	cbnz	r0, 64e4 <sys_clock_announce+0x100>
    64c8:	4a1a      	ldr	r2, [pc, #104]	; (6534 <sys_clock_announce+0x150>)
    64ca:	4921      	ldr	r1, [pc, #132]	; (6550 <sys_clock_announce+0x16c>)
    64cc:	481b      	ldr	r0, [pc, #108]	; (653c <sys_clock_announce+0x158>)
    64ce:	23b9      	movs	r3, #185	; 0xb9
    64d0:	f000 fbd3 	bl	6c7a <assert_print>
    64d4:	4916      	ldr	r1, [pc, #88]	; (6530 <sys_clock_announce+0x14c>)
    64d6:	481f      	ldr	r0, [pc, #124]	; (6554 <sys_clock_announce+0x170>)
    64d8:	f000 fbcf 	bl	6c7a <assert_print>
    64dc:	4815      	ldr	r0, [pc, #84]	; (6534 <sys_clock_announce+0x150>)
    64de:	21b9      	movs	r1, #185	; 0xb9
    64e0:	f000 fbc4 	bl	6c6c <assert_post_action>
    64e4:	f385 8811 	msr	BASEPRI, r5
    64e8:	f3bf 8f6f 	isb	sy
		t->fn(t);
    64ec:	68a3      	ldr	r3, [r4, #8]
    64ee:	4620      	mov	r0, r4
    64f0:	4798      	blx	r3
	__asm__ volatile(
    64f2:	f04f 0320 	mov.w	r3, #32
    64f6:	f3ef 8511 	mrs	r5, BASEPRI
    64fa:	f383 8812 	msr	BASEPRI_MAX, r3
    64fe:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6502:	480b      	ldr	r0, [pc, #44]	; (6530 <sys_clock_announce+0x14c>)
    6504:	f7fe f9c2 	bl	488c <z_spin_lock_valid>
    6508:	b968      	cbnz	r0, 6526 <sys_clock_announce+0x142>
    650a:	4a0a      	ldr	r2, [pc, #40]	; (6534 <sys_clock_announce+0x150>)
    650c:	490a      	ldr	r1, [pc, #40]	; (6538 <sys_clock_announce+0x154>)
    650e:	480b      	ldr	r0, [pc, #44]	; (653c <sys_clock_announce+0x158>)
    6510:	238e      	movs	r3, #142	; 0x8e
    6512:	f000 fbb2 	bl	6c7a <assert_print>
    6516:	4906      	ldr	r1, [pc, #24]	; (6530 <sys_clock_announce+0x14c>)
    6518:	4809      	ldr	r0, [pc, #36]	; (6540 <sys_clock_announce+0x15c>)
    651a:	f000 fbae 	bl	6c7a <assert_print>
    651e:	4805      	ldr	r0, [pc, #20]	; (6534 <sys_clock_announce+0x150>)
    6520:	218e      	movs	r1, #142	; 0x8e
    6522:	f000 fba3 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    6526:	4802      	ldr	r0, [pc, #8]	; (6530 <sys_clock_announce+0x14c>)
    6528:	f7fe f9ce 	bl	48c8 <z_spin_lock_set_owner>
	return k;
    652c:	e781      	b.n	6432 <sys_clock_announce+0x4e>
    652e:	bf00      	nop
    6530:	20000b68 	.word	0x20000b68
    6534:	00007a1b 	.word	0x00007a1b
    6538:	00007a74 	.word	0x00007a74
    653c:	0000795b 	.word	0x0000795b
    6540:	00007a89 	.word	0x00007a89
    6544:	20000b64 	.word	0x20000b64
    6548:	200000d8 	.word	0x200000d8
    654c:	20000460 	.word	0x20000460
    6550:	00007a48 	.word	0x00007a48
    6554:	00007a5f 	.word	0x00007a5f

00006558 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    6558:	b570      	push	{r4, r5, r6, lr}
    655a:	f04f 0320 	mov.w	r3, #32
    655e:	f3ef 8611 	mrs	r6, BASEPRI
    6562:	f383 8812 	msr	BASEPRI_MAX, r3
    6566:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    656a:	481b      	ldr	r0, [pc, #108]	; (65d8 <sys_clock_tick_get+0x80>)
    656c:	f7fe f98e 	bl	488c <z_spin_lock_valid>
    6570:	b968      	cbnz	r0, 658e <sys_clock_tick_get+0x36>
    6572:	4a1a      	ldr	r2, [pc, #104]	; (65dc <sys_clock_tick_get+0x84>)
    6574:	491a      	ldr	r1, [pc, #104]	; (65e0 <sys_clock_tick_get+0x88>)
    6576:	481b      	ldr	r0, [pc, #108]	; (65e4 <sys_clock_tick_get+0x8c>)
    6578:	238e      	movs	r3, #142	; 0x8e
    657a:	f000 fb7e 	bl	6c7a <assert_print>
    657e:	4916      	ldr	r1, [pc, #88]	; (65d8 <sys_clock_tick_get+0x80>)
    6580:	4819      	ldr	r0, [pc, #100]	; (65e8 <sys_clock_tick_get+0x90>)
    6582:	f000 fb7a 	bl	6c7a <assert_print>
    6586:	4815      	ldr	r0, [pc, #84]	; (65dc <sys_clock_tick_get+0x84>)
    6588:	218e      	movs	r1, #142	; 0x8e
    658a:	f000 fb6f 	bl	6c6c <assert_post_action>
	z_spin_lock_set_owner(l);
    658e:	4812      	ldr	r0, [pc, #72]	; (65d8 <sys_clock_tick_get+0x80>)
    6590:	f7fe f99a 	bl	48c8 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    6594:	f7fc fed0 	bl	3338 <sys_clock_elapsed>
    6598:	4b14      	ldr	r3, [pc, #80]	; (65ec <sys_clock_tick_get+0x94>)
    659a:	e9d3 4500 	ldrd	r4, r5, [r3]
    659e:	1904      	adds	r4, r0, r4
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    65a0:	480d      	ldr	r0, [pc, #52]	; (65d8 <sys_clock_tick_get+0x80>)
    65a2:	f145 0500 	adc.w	r5, r5, #0
    65a6:	f7fe f97f 	bl	48a8 <z_spin_unlock_valid>
    65aa:	b968      	cbnz	r0, 65c8 <sys_clock_tick_get+0x70>
    65ac:	4a0b      	ldr	r2, [pc, #44]	; (65dc <sys_clock_tick_get+0x84>)
    65ae:	4910      	ldr	r1, [pc, #64]	; (65f0 <sys_clock_tick_get+0x98>)
    65b0:	480c      	ldr	r0, [pc, #48]	; (65e4 <sys_clock_tick_get+0x8c>)
    65b2:	23b9      	movs	r3, #185	; 0xb9
    65b4:	f000 fb61 	bl	6c7a <assert_print>
    65b8:	4907      	ldr	r1, [pc, #28]	; (65d8 <sys_clock_tick_get+0x80>)
    65ba:	480e      	ldr	r0, [pc, #56]	; (65f4 <sys_clock_tick_get+0x9c>)
    65bc:	f000 fb5d 	bl	6c7a <assert_print>
    65c0:	4806      	ldr	r0, [pc, #24]	; (65dc <sys_clock_tick_get+0x84>)
    65c2:	21b9      	movs	r1, #185	; 0xb9
    65c4:	f000 fb52 	bl	6c6c <assert_post_action>
	__asm__ volatile(
    65c8:	f386 8811 	msr	BASEPRI, r6
    65cc:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    65d0:	4620      	mov	r0, r4
    65d2:	4629      	mov	r1, r5
    65d4:	bd70      	pop	{r4, r5, r6, pc}
    65d6:	bf00      	nop
    65d8:	20000b68 	.word	0x20000b68
    65dc:	00007a1b 	.word	0x00007a1b
    65e0:	00007a74 	.word	0x00007a74
    65e4:	0000795b 	.word	0x0000795b
    65e8:	00007a89 	.word	0x00007a89
    65ec:	20000460 	.word	0x20000460
    65f0:	00007a48 	.word	0x00007a48
    65f4:	00007a5f 	.word	0x00007a5f

000065f8 <k_thread_system_pool_assign>:
	return ret;
}

void k_thread_system_pool_assign(struct k_thread *thread)
{
	thread->resource_pool = _SYSTEM_HEAP;
    65f8:	4b01      	ldr	r3, [pc, #4]	; (6600 <k_thread_system_pool_assign+0x8>)
    65fa:	6703      	str	r3, [r0, #112]	; 0x70
}
    65fc:	4770      	bx	lr
    65fe:	bf00      	nop
    6600:	20000154 	.word	0x20000154

00006604 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    6604:	4a02      	ldr	r2, [pc, #8]	; (6610 <boot_banner+0xc>)
    6606:	4903      	ldr	r1, [pc, #12]	; (6614 <boot_banner+0x10>)
    6608:	4803      	ldr	r0, [pc, #12]	; (6618 <boot_banner+0x14>)
    660a:	f000 ba3c 	b.w	6a86 <printk>
    660e:	bf00      	nop
    6610:	00008630 	.word	0x00008630
    6614:	00008828 	.word	0x00008828
    6618:	00008835 	.word	0x00008835

0000661c <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    661c:	b570      	push	{r4, r5, r6, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    661e:	4c0e      	ldr	r4, [pc, #56]	; (6658 <statics_init+0x3c>)
    6620:	4d0e      	ldr	r5, [pc, #56]	; (665c <statics_init+0x40>)
    6622:	4e0f      	ldr	r6, [pc, #60]	; (6660 <statics_init+0x44>)
    6624:	42ac      	cmp	r4, r5
    6626:	d90c      	bls.n	6642 <statics_init+0x26>
    6628:	490e      	ldr	r1, [pc, #56]	; (6664 <statics_init+0x48>)
    662a:	480f      	ldr	r0, [pc, #60]	; (6668 <statics_init+0x4c>)
    662c:	2318      	movs	r3, #24
    662e:	4632      	mov	r2, r6
    6630:	f000 fb23 	bl	6c7a <assert_print>
    6634:	480d      	ldr	r0, [pc, #52]	; (666c <statics_init+0x50>)
    6636:	f000 fb20 	bl	6c7a <assert_print>
    663a:	2118      	movs	r1, #24
    663c:	4630      	mov	r0, r6
    663e:	f000 fb15 	bl	6c6c <assert_post_action>
    6642:	42ac      	cmp	r4, r5
    6644:	d301      	bcc.n	664a <statics_init+0x2e>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
    6646:	2000      	movs	r0, #0
    6648:	bd70      	pop	{r4, r5, r6, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    664a:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    664e:	4620      	mov	r0, r4
    6650:	f000 fe9f 	bl	7392 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    6654:	3418      	adds	r4, #24
    6656:	e7e5      	b.n	6624 <statics_init+0x8>
    6658:	20000154 	.word	0x20000154
    665c:	2000016c 	.word	0x2000016c
    6660:	0000885c 	.word	0x0000885c
    6664:	0000887e 	.word	0x0000887e
    6668:	0000795b 	.word	0x0000795b
    666c:	00008405 	.word	0x00008405

00006670 <nrf_cc3xx_platform_init_no_rng>:
    6670:	b510      	push	{r4, lr}
    6672:	4c0a      	ldr	r4, [pc, #40]	; (669c <nrf_cc3xx_platform_init_no_rng+0x2c>)
    6674:	6823      	ldr	r3, [r4, #0]
    6676:	b11b      	cbz	r3, 6680 <nrf_cc3xx_platform_init_no_rng+0x10>
    6678:	2301      	movs	r3, #1
    667a:	6023      	str	r3, [r4, #0]
    667c:	2000      	movs	r0, #0
    667e:	bd10      	pop	{r4, pc}
    6680:	f000 f8ce 	bl	6820 <CC_LibInitNoRng>
    6684:	2800      	cmp	r0, #0
    6686:	d0f7      	beq.n	6678 <nrf_cc3xx_platform_init_no_rng+0x8>
    6688:	3801      	subs	r0, #1
    668a:	2806      	cmp	r0, #6
    668c:	d803      	bhi.n	6696 <nrf_cc3xx_platform_init_no_rng+0x26>
    668e:	4b04      	ldr	r3, [pc, #16]	; (66a0 <nrf_cc3xx_platform_init_no_rng+0x30>)
    6690:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    6694:	bd10      	pop	{r4, pc}
    6696:	4803      	ldr	r0, [pc, #12]	; (66a4 <nrf_cc3xx_platform_init_no_rng+0x34>)
    6698:	bd10      	pop	{r4, pc}
    669a:	bf00      	nop
    669c:	20000b6c 	.word	0x20000b6c
    66a0:	00007794 	.word	0x00007794
    66a4:	ffff8ffe 	.word	0xffff8ffe

000066a8 <nrf_cc3xx_platform_abort>:
    66a8:	f3bf 8f4f 	dsb	sy
    66ac:	4905      	ldr	r1, [pc, #20]	; (66c4 <nrf_cc3xx_platform_abort+0x1c>)
    66ae:	4b06      	ldr	r3, [pc, #24]	; (66c8 <nrf_cc3xx_platform_abort+0x20>)
    66b0:	68ca      	ldr	r2, [r1, #12]
    66b2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    66b6:	4313      	orrs	r3, r2
    66b8:	60cb      	str	r3, [r1, #12]
    66ba:	f3bf 8f4f 	dsb	sy
    66be:	bf00      	nop
    66c0:	e7fd      	b.n	66be <nrf_cc3xx_platform_abort+0x16>
    66c2:	bf00      	nop
    66c4:	e000ed00 	.word	0xe000ed00
    66c8:	05fa0004 	.word	0x05fa0004

000066cc <CC_PalAbort>:
    66cc:	b410      	push	{r4}
    66ce:	4b09      	ldr	r3, [pc, #36]	; (66f4 <CC_PalAbort+0x28>)
    66d0:	4909      	ldr	r1, [pc, #36]	; (66f8 <CC_PalAbort+0x2c>)
    66d2:	4c0a      	ldr	r4, [pc, #40]	; (66fc <CC_PalAbort+0x30>)
    66d4:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    66d8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    66dc:	6849      	ldr	r1, [r1, #4]
    66de:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    66e2:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    66e6:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    66ea:	2300      	movs	r3, #0
    66ec:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    66f0:	bc10      	pop	{r4}
    66f2:	4708      	bx	r1
    66f4:	5002b000 	.word	0x5002b000
    66f8:	200000e0 	.word	0x200000e0
    66fc:	5002a000 	.word	0x5002a000

00006700 <nrf_cc3xx_platform_set_abort>:
    6700:	e9d0 1200 	ldrd	r1, r2, [r0]
    6704:	4b01      	ldr	r3, [pc, #4]	; (670c <nrf_cc3xx_platform_set_abort+0xc>)
    6706:	e9c3 1200 	strd	r1, r2, [r3]
    670a:	4770      	bx	lr
    670c:	200000e0 	.word	0x200000e0

00006710 <mutex_free>:
    6710:	b510      	push	{r4, lr}
    6712:	4604      	mov	r4, r0
    6714:	b130      	cbz	r0, 6724 <mutex_free+0x14>
    6716:	6863      	ldr	r3, [r4, #4]
    6718:	06db      	lsls	r3, r3, #27
    671a:	d502      	bpl.n	6722 <mutex_free+0x12>
    671c:	2300      	movs	r3, #0
    671e:	6023      	str	r3, [r4, #0]
    6720:	6063      	str	r3, [r4, #4]
    6722:	bd10      	pop	{r4, pc}
    6724:	4b02      	ldr	r3, [pc, #8]	; (6730 <mutex_free+0x20>)
    6726:	4803      	ldr	r0, [pc, #12]	; (6734 <mutex_free+0x24>)
    6728:	685b      	ldr	r3, [r3, #4]
    672a:	4798      	blx	r3
    672c:	e7f3      	b.n	6716 <mutex_free+0x6>
    672e:	bf00      	nop
    6730:	200000e0 	.word	0x200000e0
    6734:	000077b0 	.word	0x000077b0

00006738 <mutex_lock>:
    6738:	b1b0      	cbz	r0, 6768 <mutex_lock+0x30>
    673a:	6843      	ldr	r3, [r0, #4]
    673c:	b193      	cbz	r3, 6764 <mutex_lock+0x2c>
    673e:	06db      	lsls	r3, r3, #27
    6740:	d50e      	bpl.n	6760 <mutex_lock+0x28>
    6742:	2301      	movs	r3, #1
    6744:	e850 2f00 	ldrex	r2, [r0]
    6748:	4619      	mov	r1, r3
    674a:	e840 1c00 	strex	ip, r1, [r0]
    674e:	f09c 0f00 	teq	ip, #0
    6752:	d1f7      	bne.n	6744 <mutex_lock+0xc>
    6754:	2a01      	cmp	r2, #1
    6756:	d0f5      	beq.n	6744 <mutex_lock+0xc>
    6758:	f3bf 8f5f 	dmb	sy
    675c:	2000      	movs	r0, #0
    675e:	4770      	bx	lr
    6760:	4803      	ldr	r0, [pc, #12]	; (6770 <mutex_lock+0x38>)
    6762:	4770      	bx	lr
    6764:	4803      	ldr	r0, [pc, #12]	; (6774 <mutex_lock+0x3c>)
    6766:	4770      	bx	lr
    6768:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    676c:	4770      	bx	lr
    676e:	bf00      	nop
    6770:	ffff8fe9 	.word	0xffff8fe9
    6774:	ffff8fea 	.word	0xffff8fea

00006778 <mutex_unlock>:
    6778:	b168      	cbz	r0, 6796 <mutex_unlock+0x1e>
    677a:	6843      	ldr	r3, [r0, #4]
    677c:	b13b      	cbz	r3, 678e <mutex_unlock+0x16>
    677e:	06db      	lsls	r3, r3, #27
    6780:	d507      	bpl.n	6792 <mutex_unlock+0x1a>
    6782:	f3bf 8f5f 	dmb	sy
    6786:	2300      	movs	r3, #0
    6788:	6003      	str	r3, [r0, #0]
    678a:	4618      	mov	r0, r3
    678c:	4770      	bx	lr
    678e:	4803      	ldr	r0, [pc, #12]	; (679c <mutex_unlock+0x24>)
    6790:	4770      	bx	lr
    6792:	4803      	ldr	r0, [pc, #12]	; (67a0 <mutex_unlock+0x28>)
    6794:	4770      	bx	lr
    6796:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    679a:	4770      	bx	lr
    679c:	ffff8fea 	.word	0xffff8fea
    67a0:	ffff8fe9 	.word	0xffff8fe9

000067a4 <mutex_init>:
    67a4:	b510      	push	{r4, lr}
    67a6:	4604      	mov	r4, r0
    67a8:	b120      	cbz	r0, 67b4 <mutex_init+0x10>
    67aa:	2200      	movs	r2, #0
    67ac:	2311      	movs	r3, #17
    67ae:	6022      	str	r2, [r4, #0]
    67b0:	6063      	str	r3, [r4, #4]
    67b2:	bd10      	pop	{r4, pc}
    67b4:	4801      	ldr	r0, [pc, #4]	; (67bc <mutex_init+0x18>)
    67b6:	f7ff ff89 	bl	66cc <CC_PalAbort>
    67ba:	e7f6      	b.n	67aa <mutex_init+0x6>
    67bc:	000077d8 	.word	0x000077d8

000067c0 <nrf_cc3xx_platform_set_mutexes>:
    67c0:	b570      	push	{r4, r5, r6, lr}
    67c2:	e9d0 2300 	ldrd	r2, r3, [r0]
    67c6:	4c13      	ldr	r4, [pc, #76]	; (6814 <nrf_cc3xx_platform_set_mutexes+0x54>)
    67c8:	4d13      	ldr	r5, [pc, #76]	; (6818 <nrf_cc3xx_platform_set_mutexes+0x58>)
    67ca:	6063      	str	r3, [r4, #4]
    67cc:	e9d0 3002 	ldrd	r3, r0, [r0, #8]
    67d0:	e9c4 3002 	strd	r3, r0, [r4, #8]
    67d4:	6022      	str	r2, [r4, #0]
    67d6:	4b11      	ldr	r3, [pc, #68]	; (681c <nrf_cc3xx_platform_set_mutexes+0x5c>)
    67d8:	6808      	ldr	r0, [r1, #0]
    67da:	6018      	str	r0, [r3, #0]
    67dc:	6848      	ldr	r0, [r1, #4]
    67de:	6058      	str	r0, [r3, #4]
    67e0:	6888      	ldr	r0, [r1, #8]
    67e2:	6098      	str	r0, [r3, #8]
    67e4:	e9d1 0103 	ldrd	r0, r1, [r1, #12]
    67e8:	60d8      	str	r0, [r3, #12]
    67ea:	6119      	str	r1, [r3, #16]
    67ec:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
    67f0:	06db      	lsls	r3, r3, #27
    67f2:	d50d      	bpl.n	6810 <nrf_cc3xx_platform_set_mutexes+0x50>
    67f4:	2300      	movs	r3, #0
    67f6:	e9c5 3345 	strd	r3, r3, [r5, #276]	; 0x114
    67fa:	e9c5 336e 	strd	r3, r3, [r5, #440]	; 0x1b8
    67fe:	f505 708a 	add.w	r0, r5, #276	; 0x114
    6802:	4790      	blx	r2
    6804:	6823      	ldr	r3, [r4, #0]
    6806:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    680a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    680e:	4718      	bx	r3
    6810:	bd70      	pop	{r4, r5, r6, pc}
    6812:	bf00      	nop
    6814:	200000f0 	.word	0x200000f0
    6818:	20000b84 	.word	0x20000b84
    681c:	20000100 	.word	0x20000100

00006820 <CC_LibInitNoRng>:
    6820:	b538      	push	{r3, r4, r5, lr}
    6822:	f000 f82f 	bl	6884 <CC_HalInit>
    6826:	b120      	cbz	r0, 6832 <CC_LibInitNoRng+0x12>
    6828:	2403      	movs	r4, #3
    682a:	f000 f863 	bl	68f4 <CC_PalTerminate>
    682e:	4620      	mov	r0, r4
    6830:	bd38      	pop	{r3, r4, r5, pc}
    6832:	f000 f831 	bl	6898 <CC_PalInit>
    6836:	b998      	cbnz	r0, 6860 <CC_LibInitNoRng+0x40>
    6838:	f000 f8ac 	bl	6994 <CC_PalPowerSaveModeSelect>
    683c:	b998      	cbnz	r0, 6866 <CC_LibInitNoRng+0x46>
    683e:	4d0f      	ldr	r5, [pc, #60]	; (687c <CC_LibInitNoRng+0x5c>)
    6840:	f8d5 3928 	ldr.w	r3, [r5, #2344]	; 0x928
    6844:	0e1b      	lsrs	r3, r3, #24
    6846:	2bf0      	cmp	r3, #240	; 0xf0
    6848:	d108      	bne.n	685c <CC_LibInitNoRng+0x3c>
    684a:	f8d5 2a24 	ldr.w	r2, [r5, #2596]	; 0xa24
    684e:	4b0c      	ldr	r3, [pc, #48]	; (6880 <CC_LibInitNoRng+0x60>)
    6850:	429a      	cmp	r2, r3
    6852:	d00a      	beq.n	686a <CC_LibInitNoRng+0x4a>
    6854:	2407      	movs	r4, #7
    6856:	f000 f817 	bl	6888 <CC_HalTerminate>
    685a:	e7e6      	b.n	682a <CC_LibInitNoRng+0xa>
    685c:	2406      	movs	r4, #6
    685e:	e7fa      	b.n	6856 <CC_LibInitNoRng+0x36>
    6860:	2404      	movs	r4, #4
    6862:	4620      	mov	r0, r4
    6864:	bd38      	pop	{r3, r4, r5, pc}
    6866:	2400      	movs	r4, #0
    6868:	e7f5      	b.n	6856 <CC_LibInitNoRng+0x36>
    686a:	2001      	movs	r0, #1
    686c:	f000 f892 	bl	6994 <CC_PalPowerSaveModeSelect>
    6870:	4604      	mov	r4, r0
    6872:	2800      	cmp	r0, #0
    6874:	d1f7      	bne.n	6866 <CC_LibInitNoRng+0x46>
    6876:	f8c5 0a0c 	str.w	r0, [r5, #2572]	; 0xa0c
    687a:	e7d8      	b.n	682e <CC_LibInitNoRng+0xe>
    687c:	5002b000 	.word	0x5002b000
    6880:	20e00000 	.word	0x20e00000

00006884 <CC_HalInit>:
    6884:	2000      	movs	r0, #0
    6886:	4770      	bx	lr

00006888 <CC_HalTerminate>:
    6888:	2000      	movs	r0, #0
    688a:	4770      	bx	lr

0000688c <CC_HalMaskInterrupt>:
    688c:	4b01      	ldr	r3, [pc, #4]	; (6894 <CC_HalMaskInterrupt+0x8>)
    688e:	f8c3 0a04 	str.w	r0, [r3, #2564]	; 0xa04
    6892:	4770      	bx	lr
    6894:	5002b000 	.word	0x5002b000

00006898 <CC_PalInit>:
    6898:	b510      	push	{r4, lr}
    689a:	4811      	ldr	r0, [pc, #68]	; (68e0 <CC_PalInit+0x48>)
    689c:	f000 f848 	bl	6930 <CC_PalMutexCreate>
    68a0:	b100      	cbz	r0, 68a4 <CC_PalInit+0xc>
    68a2:	bd10      	pop	{r4, pc}
    68a4:	480f      	ldr	r0, [pc, #60]	; (68e4 <CC_PalInit+0x4c>)
    68a6:	f000 f843 	bl	6930 <CC_PalMutexCreate>
    68aa:	2800      	cmp	r0, #0
    68ac:	d1f9      	bne.n	68a2 <CC_PalInit+0xa>
    68ae:	4c0e      	ldr	r4, [pc, #56]	; (68e8 <CC_PalInit+0x50>)
    68b0:	4620      	mov	r0, r4
    68b2:	f000 f83d 	bl	6930 <CC_PalMutexCreate>
    68b6:	2800      	cmp	r0, #0
    68b8:	d1f3      	bne.n	68a2 <CC_PalInit+0xa>
    68ba:	4b0c      	ldr	r3, [pc, #48]	; (68ec <CC_PalInit+0x54>)
    68bc:	480c      	ldr	r0, [pc, #48]	; (68f0 <CC_PalInit+0x58>)
    68be:	601c      	str	r4, [r3, #0]
    68c0:	f000 f836 	bl	6930 <CC_PalMutexCreate>
    68c4:	4601      	mov	r1, r0
    68c6:	2800      	cmp	r0, #0
    68c8:	d1eb      	bne.n	68a2 <CC_PalInit+0xa>
    68ca:	f000 f82d 	bl	6928 <CC_PalDmaInit>
    68ce:	4604      	mov	r4, r0
    68d0:	b108      	cbz	r0, 68d6 <CC_PalInit+0x3e>
    68d2:	4620      	mov	r0, r4
    68d4:	bd10      	pop	{r4, pc}
    68d6:	f000 f83f 	bl	6958 <CC_PalPowerSaveModeInit>
    68da:	4620      	mov	r0, r4
    68dc:	e7fa      	b.n	68d4 <CC_PalInit+0x3c>
    68de:	bf00      	nop
    68e0:	20000138 	.word	0x20000138
    68e4:	2000012c 	.word	0x2000012c
    68e8:	20000134 	.word	0x20000134
    68ec:	2000013c 	.word	0x2000013c
    68f0:	20000130 	.word	0x20000130

000068f4 <CC_PalTerminate>:
    68f4:	b508      	push	{r3, lr}
    68f6:	4808      	ldr	r0, [pc, #32]	; (6918 <CC_PalTerminate+0x24>)
    68f8:	f000 f824 	bl	6944 <CC_PalMutexDestroy>
    68fc:	4807      	ldr	r0, [pc, #28]	; (691c <CC_PalTerminate+0x28>)
    68fe:	f000 f821 	bl	6944 <CC_PalMutexDestroy>
    6902:	4807      	ldr	r0, [pc, #28]	; (6920 <CC_PalTerminate+0x2c>)
    6904:	f000 f81e 	bl	6944 <CC_PalMutexDestroy>
    6908:	4806      	ldr	r0, [pc, #24]	; (6924 <CC_PalTerminate+0x30>)
    690a:	f000 f81b 	bl	6944 <CC_PalMutexDestroy>
    690e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    6912:	f000 b80b 	b.w	692c <CC_PalDmaTerminate>
    6916:	bf00      	nop
    6918:	20000138 	.word	0x20000138
    691c:	2000012c 	.word	0x2000012c
    6920:	20000134 	.word	0x20000134
    6924:	20000130 	.word	0x20000130

00006928 <CC_PalDmaInit>:
    6928:	2000      	movs	r0, #0
    692a:	4770      	bx	lr

0000692c <CC_PalDmaTerminate>:
    692c:	4770      	bx	lr
    692e:	bf00      	nop

00006930 <CC_PalMutexCreate>:
    6930:	b508      	push	{r3, lr}
    6932:	4b03      	ldr	r3, [pc, #12]	; (6940 <CC_PalMutexCreate+0x10>)
    6934:	6802      	ldr	r2, [r0, #0]
    6936:	681b      	ldr	r3, [r3, #0]
    6938:	6810      	ldr	r0, [r2, #0]
    693a:	4798      	blx	r3
    693c:	2000      	movs	r0, #0
    693e:	bd08      	pop	{r3, pc}
    6940:	200000f0 	.word	0x200000f0

00006944 <CC_PalMutexDestroy>:
    6944:	b508      	push	{r3, lr}
    6946:	4b03      	ldr	r3, [pc, #12]	; (6954 <CC_PalMutexDestroy+0x10>)
    6948:	6802      	ldr	r2, [r0, #0]
    694a:	685b      	ldr	r3, [r3, #4]
    694c:	6810      	ldr	r0, [r2, #0]
    694e:	4798      	blx	r3
    6950:	2000      	movs	r0, #0
    6952:	bd08      	pop	{r3, pc}
    6954:	200000f0 	.word	0x200000f0

00006958 <CC_PalPowerSaveModeInit>:
    6958:	b570      	push	{r4, r5, r6, lr}
    695a:	4c09      	ldr	r4, [pc, #36]	; (6980 <CC_PalPowerSaveModeInit+0x28>)
    695c:	4d09      	ldr	r5, [pc, #36]	; (6984 <CC_PalPowerSaveModeInit+0x2c>)
    695e:	6920      	ldr	r0, [r4, #16]
    6960:	68ab      	ldr	r3, [r5, #8]
    6962:	4798      	blx	r3
    6964:	b118      	cbz	r0, 696e <CC_PalPowerSaveModeInit+0x16>
    6966:	4b08      	ldr	r3, [pc, #32]	; (6988 <CC_PalPowerSaveModeInit+0x30>)
    6968:	4808      	ldr	r0, [pc, #32]	; (698c <CC_PalPowerSaveModeInit+0x34>)
    696a:	685b      	ldr	r3, [r3, #4]
    696c:	4798      	blx	r3
    696e:	4a08      	ldr	r2, [pc, #32]	; (6990 <CC_PalPowerSaveModeInit+0x38>)
    6970:	68eb      	ldr	r3, [r5, #12]
    6972:	6920      	ldr	r0, [r4, #16]
    6974:	2100      	movs	r1, #0
    6976:	6011      	str	r1, [r2, #0]
    6978:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    697c:	4718      	bx	r3
    697e:	bf00      	nop
    6980:	20000100 	.word	0x20000100
    6984:	200000f0 	.word	0x200000f0
    6988:	200000e0 	.word	0x200000e0
    698c:	000077fc 	.word	0x000077fc
    6990:	20000b80 	.word	0x20000b80

00006994 <CC_PalPowerSaveModeSelect>:
    6994:	b570      	push	{r4, r5, r6, lr}
    6996:	4d1b      	ldr	r5, [pc, #108]	; (6a04 <CC_PalPowerSaveModeSelect+0x70>)
    6998:	4e1b      	ldr	r6, [pc, #108]	; (6a08 <CC_PalPowerSaveModeSelect+0x74>)
    699a:	4604      	mov	r4, r0
    699c:	68b2      	ldr	r2, [r6, #8]
    699e:	6928      	ldr	r0, [r5, #16]
    69a0:	4790      	blx	r2
    69a2:	b9f8      	cbnz	r0, 69e4 <CC_PalPowerSaveModeSelect+0x50>
    69a4:	b15c      	cbz	r4, 69be <CC_PalPowerSaveModeSelect+0x2a>
    69a6:	4c19      	ldr	r4, [pc, #100]	; (6a0c <CC_PalPowerSaveModeSelect+0x78>)
    69a8:	6823      	ldr	r3, [r4, #0]
    69aa:	b1b3      	cbz	r3, 69da <CC_PalPowerSaveModeSelect+0x46>
    69ac:	2b01      	cmp	r3, #1
    69ae:	d01b      	beq.n	69e8 <CC_PalPowerSaveModeSelect+0x54>
    69b0:	3b01      	subs	r3, #1
    69b2:	6023      	str	r3, [r4, #0]
    69b4:	6928      	ldr	r0, [r5, #16]
    69b6:	68f3      	ldr	r3, [r6, #12]
    69b8:	4798      	blx	r3
    69ba:	2000      	movs	r0, #0
    69bc:	bd70      	pop	{r4, r5, r6, pc}
    69be:	4c13      	ldr	r4, [pc, #76]	; (6a0c <CC_PalPowerSaveModeSelect+0x78>)
    69c0:	6821      	ldr	r1, [r4, #0]
    69c2:	b941      	cbnz	r1, 69d6 <CC_PalPowerSaveModeSelect+0x42>
    69c4:	4b12      	ldr	r3, [pc, #72]	; (6a10 <CC_PalPowerSaveModeSelect+0x7c>)
    69c6:	2201      	movs	r2, #1
    69c8:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    69cc:	4a11      	ldr	r2, [pc, #68]	; (6a14 <CC_PalPowerSaveModeSelect+0x80>)
    69ce:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    69d2:	2b00      	cmp	r3, #0
    69d4:	d1fb      	bne.n	69ce <CC_PalPowerSaveModeSelect+0x3a>
    69d6:	3101      	adds	r1, #1
    69d8:	6021      	str	r1, [r4, #0]
    69da:	68f3      	ldr	r3, [r6, #12]
    69dc:	6928      	ldr	r0, [r5, #16]
    69de:	4798      	blx	r3
    69e0:	2000      	movs	r0, #0
    69e2:	bd70      	pop	{r4, r5, r6, pc}
    69e4:	480c      	ldr	r0, [pc, #48]	; (6a18 <CC_PalPowerSaveModeSelect+0x84>)
    69e6:	bd70      	pop	{r4, r5, r6, pc}
    69e8:	4a0a      	ldr	r2, [pc, #40]	; (6a14 <CC_PalPowerSaveModeSelect+0x80>)
    69ea:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    69ee:	2b00      	cmp	r3, #0
    69f0:	d1fb      	bne.n	69ea <CC_PalPowerSaveModeSelect+0x56>
    69f2:	4a07      	ldr	r2, [pc, #28]	; (6a10 <CC_PalPowerSaveModeSelect+0x7c>)
    69f4:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    69f8:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    69fc:	f7ff ff46 	bl	688c <CC_HalMaskInterrupt>
    6a00:	6823      	ldr	r3, [r4, #0]
    6a02:	e7d5      	b.n	69b0 <CC_PalPowerSaveModeSelect+0x1c>
    6a04:	20000100 	.word	0x20000100
    6a08:	200000f0 	.word	0x200000f0
    6a0c:	20000b80 	.word	0x20000b80
    6a10:	5002a000 	.word	0x5002a000
    6a14:	5002b000 	.word	0x5002b000
    6a18:	ffff8fe9 	.word	0xffff8fe9

00006a1c <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    6a1c:	4770      	bx	lr

00006a1e <k_uptime_get>:
{
    6a1e:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
    6a20:	f000 fcb1 	bl	7386 <z_impl_k_uptime_ticks>
    6a24:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    6a28:	fba0 0302 	umull	r0, r3, r0, r2
    6a2c:	fb02 3101 	mla	r1, r2, r1, r3
    6a30:	0bc0      	lsrs	r0, r0, #15
}
    6a32:	ea40 4041 	orr.w	r0, r0, r1, lsl #17
    6a36:	0bc9      	lsrs	r1, r1, #15
    6a38:	bd08      	pop	{r3, pc}

00006a3a <k_msleep.isra.0>:
static inline int32_t k_msleep(int32_t ms)
    6a3a:	b538      	push	{r3, r4, r5, lr}
    6a3c:	2100      	movs	r1, #0
	return k_sleep(Z_TIMEOUT_MS(ms));
    6a3e:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
    6a42:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    6a46:	f240 30e7 	movw	r0, #999	; 0x3e7
    6a4a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    6a4e:	2300      	movs	r3, #0
    6a50:	fbc4 0105 	smlal	r0, r1, r4, r5
    6a54:	f7f9 fb54 	bl	100 <__aeabi_uldivmod>
}
    6a58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return z_impl_k_sleep(timeout);
    6a5c:	f7ff b9be 	b.w	5ddc <z_impl_k_sleep>

00006a60 <sys_notify_validate>:
	if (notify == NULL) {
    6a60:	4603      	mov	r3, r0
    6a62:	b158      	cbz	r0, 6a7c <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    6a64:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    6a66:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
    6a6a:	2a01      	cmp	r2, #1
    6a6c:	d003      	beq.n	6a76 <sys_notify_validate+0x16>
    6a6e:	2a03      	cmp	r2, #3
    6a70:	d104      	bne.n	6a7c <sys_notify_validate+0x1c>
		if (notify->method.callback == NULL) {
    6a72:	6802      	ldr	r2, [r0, #0]
    6a74:	b112      	cbz	r2, 6a7c <sys_notify_validate+0x1c>
		notify->result = 0;
    6a76:	2000      	movs	r0, #0
    6a78:	6098      	str	r0, [r3, #8]
    6a7a:	4770      	bx	lr
		return -EINVAL;
    6a7c:	f06f 0015 	mvn.w	r0, #21
}
    6a80:	4770      	bx	lr

00006a82 <arch_printk_char_out>:
}
    6a82:	2000      	movs	r0, #0
    6a84:	4770      	bx	lr

00006a86 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    6a86:	b40f      	push	{r0, r1, r2, r3}
    6a88:	b507      	push	{r0, r1, r2, lr}
    6a8a:	a904      	add	r1, sp, #16
    6a8c:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    6a90:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    6a92:	f7f9 fd95 	bl	5c0 <vprintk>

	va_end(ap);
}
    6a96:	b003      	add	sp, #12
    6a98:	f85d eb04 	ldr.w	lr, [sp], #4
    6a9c:	b004      	add	sp, #16
    6a9e:	4770      	bx	lr

00006aa0 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    6aa0:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    6aa2:	f013 0307 	ands.w	r3, r3, #7
    6aa6:	d105      	bne.n	6ab4 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    6aa8:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    6aaa:	2b00      	cmp	r3, #0
    6aac:	bf0c      	ite	eq
    6aae:	2000      	moveq	r0, #0
    6ab0:	2003      	movne	r0, #3
    6ab2:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    6ab4:	2b02      	cmp	r3, #2
    6ab6:	d105      	bne.n	6ac4 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    6ab8:	8bc3      	ldrh	r3, [r0, #30]
		evt = EVT_STOP;
    6aba:	2b00      	cmp	r3, #0
    6abc:	bf14      	ite	ne
    6abe:	2000      	movne	r0, #0
    6ac0:	2004      	moveq	r0, #4
    6ac2:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    6ac4:	2b01      	cmp	r3, #1
    6ac6:	d105      	bne.n	6ad4 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    6ac8:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    6aca:	2b00      	cmp	r3, #0
    6acc:	bf0c      	ite	eq
    6ace:	2000      	moveq	r0, #0
    6ad0:	2005      	movne	r0, #5
    6ad2:	4770      	bx	lr
	int evt = EVT_NOP;
    6ad4:	2000      	movs	r0, #0
}
    6ad6:	4770      	bx	lr

00006ad8 <notify_one>:
{
    6ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6adc:	460d      	mov	r5, r1
    6ade:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    6ae0:	4619      	mov	r1, r3
    6ae2:	1d28      	adds	r0, r5, #4
{
    6ae4:	4690      	mov	r8, r2
    6ae6:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    6ae8:	f7f9 fd3c 	bl	564 <sys_notify_finalize>
	if (cb) {
    6aec:	4604      	mov	r4, r0
    6aee:	b138      	cbz	r0, 6b00 <notify_one+0x28>
		cb(mgr, cli, state, res);
    6af0:	4633      	mov	r3, r6
    6af2:	4642      	mov	r2, r8
    6af4:	4629      	mov	r1, r5
    6af6:	4638      	mov	r0, r7
    6af8:	46a4      	mov	ip, r4
}
    6afa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    6afe:	4760      	bx	ip
}
    6b00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006b04 <validate_args>:
{
    6b04:	b510      	push	{r4, lr}
    6b06:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    6b08:	b140      	cbz	r0, 6b1c <validate_args+0x18>
    6b0a:	b139      	cbz	r1, 6b1c <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    6b0c:	1d08      	adds	r0, r1, #4
    6b0e:	f7ff ffa7 	bl	6a60 <sys_notify_validate>
	if ((rv == 0)
    6b12:	b928      	cbnz	r0, 6b20 <validate_args+0x1c>
	    && ((cli->notify.flags
    6b14:	68a3      	ldr	r3, [r4, #8]
    6b16:	f033 0303 	bics.w	r3, r3, #3
    6b1a:	d001      	beq.n	6b20 <validate_args+0x1c>
		rv = -EINVAL;
    6b1c:	f06f 0015 	mvn.w	r0, #21
}
    6b20:	bd10      	pop	{r4, pc}

00006b22 <onoff_manager_init>:
{
    6b22:	b538      	push	{r3, r4, r5, lr}
    6b24:	460c      	mov	r4, r1
	if ((mgr == NULL)
    6b26:	4605      	mov	r5, r0
    6b28:	b158      	cbz	r0, 6b42 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    6b2a:	b151      	cbz	r1, 6b42 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    6b2c:	680b      	ldr	r3, [r1, #0]
    6b2e:	b143      	cbz	r3, 6b42 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    6b30:	684b      	ldr	r3, [r1, #4]
    6b32:	b133      	cbz	r3, 6b42 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    6b34:	2220      	movs	r2, #32
    6b36:	2100      	movs	r1, #0
    6b38:	f000 f900 	bl	6d3c <memset>
    6b3c:	612c      	str	r4, [r5, #16]
	return 0;
    6b3e:	2000      	movs	r0, #0
}
    6b40:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    6b42:	f06f 0015 	mvn.w	r0, #21
    6b46:	e7fb      	b.n	6b40 <onoff_manager_init+0x1e>

00006b48 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    6b48:	4604      	mov	r4, r0
    6b4a:	b508      	push	{r3, lr}
    6b4c:	4608      	mov	r0, r1
    6b4e:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    6b50:	461a      	mov	r2, r3
    6b52:	47a0      	blx	r4
	return z_impl_z_current_get();
    6b54:	f7ff f97a 	bl	5e4c <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    6b58:	f7fb f9ec 	bl	1f34 <z_impl_k_thread_abort>

00006b5c <chunk_size>:
		return ((uint16_t *)cmem)[f];
    6b5c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    6b60:	8840      	ldrh	r0, [r0, #2]
}
    6b62:	0840      	lsrs	r0, r0, #1
    6b64:	4770      	bx	lr

00006b66 <free_list_add>:
{
    6b66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6b68:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
    6b6a:	f7ff fff7 	bl	6b5c <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    6b6e:	fab0 f080 	clz	r0, r0
    6b72:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
    6b76:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
	void *cmem = &buf[c];
    6b7a:	00ca      	lsls	r2, r1, #3
    6b7c:	f8dc 6010 	ldr.w	r6, [ip, #16]
		((uint16_t *)cmem)[f] = val;
    6b80:	1d17      	adds	r7, r2, #4
{
    6b82:	460c      	mov	r4, r1
    6b84:	3206      	adds	r2, #6
    6b86:	b28d      	uxth	r5, r1
	if (b->next == 0U) {
    6b88:	b956      	cbnz	r6, 6ba0 <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
    6b8a:	2101      	movs	r1, #1
    6b8c:	fa01 f000 	lsl.w	r0, r1, r0
    6b90:	68d9      	ldr	r1, [r3, #12]
    6b92:	4301      	orrs	r1, r0
    6b94:	60d9      	str	r1, [r3, #12]
		b->next = c;
    6b96:	f8cc 4010 	str.w	r4, [ip, #16]
    6b9a:	53dd      	strh	r5, [r3, r7]
    6b9c:	529d      	strh	r5, [r3, r2]
}
    6b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
    6ba0:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
    6ba2:	3104      	adds	r1, #4
    6ba4:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
    6ba6:	53d8      	strh	r0, [r3, r7]
    6ba8:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    6bac:	529e      	strh	r6, [r3, r2]
    6bae:	80c5      	strh	r5, [r0, #6]
    6bb0:	525d      	strh	r5, [r3, r1]
    6bb2:	e7f4      	b.n	6b9e <free_list_add+0x38>

00006bb4 <encode_uint>:
{
    6bb4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6bb8:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    6bba:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    6bbc:	2b6f      	cmp	r3, #111	; 0x6f
{
    6bbe:	4680      	mov	r8, r0
    6bc0:	460f      	mov	r7, r1
    6bc2:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    6bc4:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    6bc8:	d029      	beq.n	6c1e <encode_uint+0x6a>
    6bca:	d824      	bhi.n	6c16 <encode_uint+0x62>
		return 16;
    6bcc:	2b58      	cmp	r3, #88	; 0x58
    6bce:	bf14      	ite	ne
    6bd0:	260a      	movne	r6, #10
    6bd2:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
    6bd4:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    6bd8:	4632      	mov	r2, r6
    6bda:	2300      	movs	r3, #0
    6bdc:	4640      	mov	r0, r8
    6bde:	4639      	mov	r1, r7
    6be0:	f7f9 fa8e 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6be4:	2a09      	cmp	r2, #9
    6be6:	b2d4      	uxtb	r4, r2
    6be8:	d81e      	bhi.n	6c28 <encode_uint+0x74>
    6bea:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    6bec:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6bee:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    6bf0:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6bf4:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    6bf8:	d301      	bcc.n	6bfe <encode_uint+0x4a>
    6bfa:	45d1      	cmp	r9, sl
    6bfc:	d811      	bhi.n	6c22 <encode_uint+0x6e>
	if (conv->flag_hash) {
    6bfe:	782b      	ldrb	r3, [r5, #0]
    6c00:	069b      	lsls	r3, r3, #26
    6c02:	d505      	bpl.n	6c10 <encode_uint+0x5c>
		if (radix == 8) {
    6c04:	2e08      	cmp	r6, #8
    6c06:	d115      	bne.n	6c34 <encode_uint+0x80>
			conv->altform_0 = true;
    6c08:	78ab      	ldrb	r3, [r5, #2]
    6c0a:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    6c0e:	70ab      	strb	r3, [r5, #2]
}
    6c10:	4648      	mov	r0, r9
    6c12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    6c16:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    6c1a:	2b70      	cmp	r3, #112	; 0x70
    6c1c:	e7d7      	b.n	6bce <encode_uint+0x1a>
	switch (specifier) {
    6c1e:	2608      	movs	r6, #8
    6c20:	e7d8      	b.n	6bd4 <encode_uint+0x20>
		value /= radix;
    6c22:	4680      	mov	r8, r0
    6c24:	460f      	mov	r7, r1
    6c26:	e7d7      	b.n	6bd8 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6c28:	f1bb 0f19 	cmp.w	fp, #25
    6c2c:	bf94      	ite	ls
    6c2e:	3437      	addls	r4, #55	; 0x37
    6c30:	3457      	addhi	r4, #87	; 0x57
    6c32:	e7db      	b.n	6bec <encode_uint+0x38>
		} else if (radix == 16) {
    6c34:	2e10      	cmp	r6, #16
    6c36:	d1eb      	bne.n	6c10 <encode_uint+0x5c>
			conv->altform_0c = true;
    6c38:	78ab      	ldrb	r3, [r5, #2]
    6c3a:	f043 0310 	orr.w	r3, r3, #16
    6c3e:	e7e6      	b.n	6c0e <encode_uint+0x5a>

00006c40 <outs>:
{
    6c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6c44:	4607      	mov	r7, r0
    6c46:	4688      	mov	r8, r1
    6c48:	4615      	mov	r5, r2
    6c4a:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    6c4c:	4614      	mov	r4, r2
    6c4e:	42b4      	cmp	r4, r6
    6c50:	eba4 0005 	sub.w	r0, r4, r5
    6c54:	d302      	bcc.n	6c5c <outs+0x1c>
    6c56:	b93e      	cbnz	r6, 6c68 <outs+0x28>
    6c58:	7823      	ldrb	r3, [r4, #0]
    6c5a:	b12b      	cbz	r3, 6c68 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    6c5c:	f814 0b01 	ldrb.w	r0, [r4], #1
    6c60:	4641      	mov	r1, r8
    6c62:	47b8      	blx	r7
		if (rc < 0) {
    6c64:	2800      	cmp	r0, #0
    6c66:	daf2      	bge.n	6c4e <outs+0xe>
}
    6c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006c6c <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    6c6c:	4040      	eors	r0, r0
    6c6e:	f380 8811 	msr	BASEPRI, r0
    6c72:	f04f 0004 	mov.w	r0, #4
    6c76:	df02      	svc	2
}
    6c78:	4770      	bx	lr

00006c7a <assert_print>:

void assert_print(const char *fmt, ...)
{
    6c7a:	b40f      	push	{r0, r1, r2, r3}
    6c7c:	b507      	push	{r0, r1, r2, lr}
    6c7e:	a904      	add	r1, sp, #16
    6c80:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    6c84:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    6c86:	f7f9 fc9b 	bl	5c0 <vprintk>

	va_end(ap);
}
    6c8a:	b003      	add	sp, #12
    6c8c:	f85d eb04 	ldr.w	lr, [sp], #4
    6c90:	b004      	add	sp, #16
    6c92:	4770      	bx	lr

00006c94 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    6c94:	4770      	bx	lr

00006c96 <abort_function>:
{
    6c96:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    6c98:	2000      	movs	r0, #0
    6c9a:	f7fa fbaf 	bl	13fc <sys_reboot>

00006c9e <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    6c9e:	f7fd bab3 	b.w	4208 <z_fatal_error>

00006ca2 <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    6ca2:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    6ca4:	6800      	ldr	r0, [r0, #0]
    6ca6:	f7fd baaf 	b.w	4208 <z_fatal_error>

00006caa <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    6caa:	2100      	movs	r1, #0
    6cac:	2001      	movs	r0, #1
    6cae:	f7ff bff6 	b.w	6c9e <z_arm_fatal_error>

00006cb2 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    6cb2:	b508      	push	{r3, lr}
	handler();
    6cb4:	f7fa fe84 	bl	19c0 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    6cb8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    6cbc:	f7fa bf5c 	b.w	1b78 <z_arm_exc_exit>

00006cc0 <arch_timing_cycles_get>:
{
    6cc0:	b530      	push	{r4, r5, lr}
	return (*end - *start);
    6cc2:	e9d1 4500 	ldrd	r4, r5, [r1]
    6cc6:	e9d0 2300 	ldrd	r2, r3, [r0]
    6cca:	1aa0      	subs	r0, r4, r2
    6ccc:	eb65 0103 	sbc.w	r1, r5, r3
}
    6cd0:	bd30      	pop	{r4, r5, pc}

00006cd2 <arch_timing_cycles_to_ns>:
{
    6cd2:	b570      	push	{r4, r5, r6, lr}
    6cd4:	460d      	mov	r5, r1
    6cd6:	4604      	mov	r4, r0
	return (cycles) * (NSEC_PER_USEC) / arch_timing_freq_get_mhz();
    6cd8:	f7fb f980 	bl	1fdc <arch_timing_freq_get_mhz>
    6cdc:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
    6ce0:	4602      	mov	r2, r0
    6ce2:	fba4 0106 	umull	r0, r1, r4, r6
    6ce6:	2300      	movs	r3, #0
    6ce8:	fb06 1105 	mla	r1, r6, r5, r1
    6cec:	f7f9 fa08 	bl	100 <__aeabi_uldivmod>
}
    6cf0:	bd70      	pop	{r4, r5, r6, pc}

00006cf2 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    6cf2:	3901      	subs	r1, #1
    6cf4:	4603      	mov	r3, r0
    6cf6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    6cfa:	b90a      	cbnz	r2, 6d00 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    6cfc:	701a      	strb	r2, [r3, #0]

	return dest;
}
    6cfe:	4770      	bx	lr
		*d = *s;
    6d00:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    6d04:	e7f7      	b.n	6cf6 <strcpy+0x4>

00006d06 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    6d06:	4603      	mov	r3, r0
	size_t n = 0;
    6d08:	2000      	movs	r0, #0

	while (*s != '\0') {
    6d0a:	5c1a      	ldrb	r2, [r3, r0]
    6d0c:	b902      	cbnz	r2, 6d10 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    6d0e:	4770      	bx	lr
		n++;
    6d10:	3001      	adds	r0, #1
    6d12:	e7fa      	b.n	6d0a <strlen+0x4>

00006d14 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    6d14:	4603      	mov	r3, r0
	size_t n = 0;
    6d16:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    6d18:	5c1a      	ldrb	r2, [r3, r0]
    6d1a:	b10a      	cbz	r2, 6d20 <strnlen+0xc>
    6d1c:	4288      	cmp	r0, r1
    6d1e:	d100      	bne.n	6d22 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    6d20:	4770      	bx	lr
		n++;
    6d22:	3001      	adds	r0, #1
    6d24:	e7f8      	b.n	6d18 <strnlen+0x4>

00006d26 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    6d26:	b510      	push	{r4, lr}
    6d28:	1e43      	subs	r3, r0, #1
    6d2a:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    6d2c:	4291      	cmp	r1, r2
    6d2e:	d100      	bne.n	6d32 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    6d30:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    6d32:	f811 4b01 	ldrb.w	r4, [r1], #1
    6d36:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    6d3a:	e7f7      	b.n	6d2c <memcpy+0x6>

00006d3c <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    6d3c:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    6d3e:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    6d40:	4603      	mov	r3, r0
	while (n > 0) {
    6d42:	4293      	cmp	r3, r2
    6d44:	d100      	bne.n	6d48 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    6d46:	4770      	bx	lr
		*(d_byte++) = c_byte;
    6d48:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    6d4c:	e7f9      	b.n	6d42 <memset+0x6>

00006d4e <_stdout_hook_default>:
}
    6d4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    6d52:	4770      	bx	lr

00006d54 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    6d54:	2806      	cmp	r0, #6
    6d56:	d108      	bne.n	6d6a <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    6d58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6d5c:	2201      	movs	r2, #1
    6d5e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    6d62:	f3bf 8f4f 	dsb	sy
        __WFE();
    6d66:	bf20      	wfe
    while (true)
    6d68:	e7fd      	b.n	6d66 <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    6d6a:	4770      	bx	lr

00006d6c <pm_state_exit_post_ops>:
    6d6c:	2300      	movs	r3, #0
    6d6e:	f383 8811 	msr	BASEPRI, r3
    6d72:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    6d76:	4770      	bx	lr

00006d78 <set_on_state>:
	__asm__ volatile(
    6d78:	f04f 0320 	mov.w	r3, #32
    6d7c:	f3ef 8211 	mrs	r2, BASEPRI
    6d80:	f383 8812 	msr	BASEPRI_MAX, r3
    6d84:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    6d88:	6803      	ldr	r3, [r0, #0]
    6d8a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    6d8e:	f043 0302 	orr.w	r3, r3, #2
    6d92:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    6d94:	f382 8811 	msr	BASEPRI, r2
    6d98:	f3bf 8f6f 	isb	sy
}
    6d9c:	4770      	bx	lr

00006d9e <async_start>:
{
    6d9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6da0:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    6da2:	6904      	ldr	r4, [r0, #16]
{
    6da4:	4605      	mov	r5, r0
    6da6:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    6da8:	f04f 0020 	mov.w	r0, #32
    6dac:	f3ef 8c11 	mrs	ip, BASEPRI
    6db0:	f380 8812 	msr	BASEPRI_MAX, r0
    6db4:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    6db8:	260c      	movs	r6, #12
    6dba:	fb06 4601 	mla	r6, r6, r1, r4
    6dbe:	6cb0      	ldr	r0, [r6, #72]	; 0x48
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    6dc0:	f000 0e07 	and.w	lr, r0, #7
    6dc4:	f1be 0f01 	cmp.w	lr, #1
    6dc8:	d111      	bne.n	6dee <async_start+0x50>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    6dca:	64b7      	str	r7, [r6, #72]	; 0x48
	int err = 0;
    6dcc:	2600      	movs	r6, #0
	__asm__ volatile(
    6dce:	f38c 8811 	msr	BASEPRI, ip
    6dd2:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    6dd6:	b946      	cbnz	r6, 6dea <async_start+0x4c>
	subdata->cb = cb;
    6dd8:	200c      	movs	r0, #12
    6dda:	fb00 4401 	mla	r4, r0, r1, r4
	subdata->user_data = user_data;
    6dde:	e9c4 2310 	strd	r2, r3, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    6de2:	686b      	ldr	r3, [r5, #4]
    6de4:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    6de8:	4798      	blx	r3
}
    6dea:	4630      	mov	r0, r6
    6dec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    6dee:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		err = -EALREADY;
    6df2:	4287      	cmp	r7, r0
    6df4:	bf14      	ite	ne
    6df6:	f04f 36ff 	movne.w	r6, #4294967295	; 0xffffffff
    6dfa:	f06f 0677 	mvneq.w	r6, #119	; 0x77
    6dfe:	e7e6      	b.n	6dce <async_start+0x30>

00006e00 <api_start>:
{
    6e00:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    6e02:	2480      	movs	r4, #128	; 0x80
    6e04:	9400      	str	r4, [sp, #0]
    6e06:	f7ff ffca 	bl	6d9e <async_start>
}
    6e0a:	b002      	add	sp, #8
    6e0c:	bd10      	pop	{r4, pc}

00006e0e <onoff_started_callback>:
	return &data->mgr[type];
    6e0e:	6900      	ldr	r0, [r0, #16]
    6e10:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    6e12:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    6e16:	2100      	movs	r1, #0
    6e18:	4710      	bx	r2

00006e1a <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    6e1a:	2000      	movs	r0, #0
    6e1c:	f7fc bce8 	b.w	37f0 <nrfx_clock_start>

00006e20 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    6e20:	2000      	movs	r0, #0
    6e22:	f7fc bd49 	b.w	38b8 <nrfx_clock_stop>

00006e26 <api_stop>:
	return stop(dev, subsys, CTX_API);
    6e26:	2280      	movs	r2, #128	; 0x80
    6e28:	f7fb bac8 	b.w	23bc <stop>

00006e2c <blocking_start_callback>:
{
    6e2c:	4610      	mov	r0, r2
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    6e2e:	f7fd bf43 	b.w	4cb8 <z_impl_k_sem_give>

00006e32 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6e32:	6843      	ldr	r3, [r0, #4]
    6e34:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    6e36:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    6e3a:	600b      	str	r3, [r1, #0]
}
    6e3c:	2000      	movs	r0, #0
    6e3e:	4770      	bx	lr

00006e40 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6e40:	6843      	ldr	r3, [r0, #4]
    6e42:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    6e44:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    6e48:	4042      	eors	r2, r0
    6e4a:	400a      	ands	r2, r1
    6e4c:	4042      	eors	r2, r0
    p_reg->OUT = value;
    6e4e:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    6e52:	2000      	movs	r0, #0
    6e54:	4770      	bx	lr

00006e56 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6e56:	6843      	ldr	r3, [r0, #4]
    6e58:	685b      	ldr	r3, [r3, #4]
}
    6e5a:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    6e5c:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    6e60:	4770      	bx	lr

00006e62 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6e62:	6843      	ldr	r3, [r0, #4]
    6e64:	685b      	ldr	r3, [r3, #4]
}
    6e66:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    6e68:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    6e6c:	4770      	bx	lr

00006e6e <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6e6e:	6843      	ldr	r3, [r0, #4]
    6e70:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    6e72:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    6e76:	404b      	eors	r3, r1
    p_reg->OUT = value;
    6e78:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    6e7c:	2000      	movs	r0, #0
    6e7e:	4770      	bx	lr

00006e80 <uarte_nrfx_config_get>:
	*cfg = data->uart_config;
    6e80:	6902      	ldr	r2, [r0, #16]
{
    6e82:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    6e84:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    6e88:	e883 0003 	stmia.w	r3, {r0, r1}
}
    6e8c:	2000      	movs	r0, #0
    6e8e:	4770      	bx	lr

00006e90 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    6e90:	6843      	ldr	r3, [r0, #4]
    6e92:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    6e94:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    6e98:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    6e9c:	4770      	bx	lr

00006e9e <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    6e9e:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
    6ea0:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    6ea2:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6ea4:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    6ea8:	b148      	cbz	r0, 6ebe <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    6eaa:	7c52      	ldrb	r2, [r2, #17]
    6eac:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6eae:	2000      	movs	r0, #0
    6eb0:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    6eb4:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6eb8:	2201      	movs	r2, #1
    6eba:	601a      	str	r2, [r3, #0]
	return 0;
    6ebc:	4770      	bx	lr
		return -1;
    6ebe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    6ec2:	4770      	bx	lr

00006ec4 <is_tx_ready.isra.0>:
	return config->uarte_regs;
    6ec4:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    6ec6:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6ec8:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    6ecc:	b940      	cbnz	r0, 6ee0 <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    6ece:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    6ed0:	079b      	lsls	r3, r3, #30
    6ed2:	d406      	bmi.n	6ee2 <is_tx_ready.isra.0+0x1e>
    6ed4:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    6ed8:	3800      	subs	r0, #0
    6eda:	bf18      	it	ne
    6edc:	2001      	movne	r0, #1
    6ede:	4770      	bx	lr
    6ee0:	2001      	movs	r0, #1
}
    6ee2:	4770      	bx	lr

00006ee4 <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
    6ee4:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    6ee6:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    6ee8:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    6eec:	05c9      	lsls	r1, r1, #23
    6eee:	d518      	bpl.n	6f22 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6ef0:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    6ef4:	b1a9      	cbz	r1, 6f22 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    6ef6:	f04f 0020 	mov.w	r0, #32
    6efa:	f3ef 8111 	mrs	r1, BASEPRI
    6efe:	f380 8812 	msr	BASEPRI_MAX, r0
    6f02:	f3bf 8f6f 	isb	sy
    6f06:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    6f0a:	b130      	cbz	r0, 6f1a <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6f0c:	2000      	movs	r0, #0
    6f0e:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    6f12:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6f16:	2001      	movs	r0, #1
    6f18:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
    6f1a:	f381 8811 	msr	BASEPRI, r1
    6f1e:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    6f22:	6852      	ldr	r2, [r2, #4]
    6f24:	06d2      	lsls	r2, r2, #27
    6f26:	d515      	bpl.n	6f54 <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
    6f28:	f04f 0120 	mov.w	r1, #32
    6f2c:	f3ef 8211 	mrs	r2, BASEPRI
    6f30:	f381 8812 	msr	BASEPRI_MAX, r1
    6f34:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6f38:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    6f3c:	b111      	cbz	r1, 6f44 <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    6f3e:	2100      	movs	r1, #0
    6f40:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    6f44:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    6f48:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    6f4c:	f382 8811 	msr	BASEPRI, r2
    6f50:	f3bf 8f6f 	isb	sy
}
    6f54:	4770      	bx	lr

00006f56 <uarte_1_init>:
#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    6f56:	b510      	push	{r4, lr}
    6f58:	2200      	movs	r2, #0
    6f5a:	4604      	mov	r4, r0
    6f5c:	2101      	movs	r1, #1
    6f5e:	2028      	movs	r0, #40	; 0x28
    6f60:	f7fa fcfa 	bl	1958 <z_arm_irq_priority_set>
    6f64:	2028      	movs	r0, #40	; 0x28
    6f66:	f7fa fcd9 	bl	191c <arch_irq_enable>
    6f6a:	4620      	mov	r0, r4
    6f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6f70:	f7fb beca 	b.w	2d08 <uarte_instance_init.constprop.0>

00006f74 <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
    6f74:	b510      	push	{r4, lr}
    6f76:	2200      	movs	r2, #0
    6f78:	4604      	mov	r4, r0
    6f7a:	2101      	movs	r1, #1
    6f7c:	2002      	movs	r0, #2
    6f7e:	f7fa fceb 	bl	1958 <z_arm_irq_priority_set>
    6f82:	2002      	movs	r0, #2
    6f84:	f7fa fcca 	bl	191c <arch_irq_enable>
    6f88:	4620      	mov	r0, r4
    6f8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6f8e:	f7fb bebb 	b.w	2d08 <uarte_instance_init.constprop.0>

00006f92 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    6f92:	4770      	bx	lr

00006f94 <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    6f94:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    6f96:	6843      	ldr	r3, [r0, #4]
    6f98:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    6f9a:	7a03      	ldrb	r3, [r0, #8]
    6f9c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    6fa0:	3b01      	subs	r3, #1
    6fa2:	00db      	lsls	r3, r3, #3
    6fa4:	6845      	ldr	r5, [r0, #4]
    6fa6:	6814      	ldr	r4, [r2, #0]
    6fa8:	441d      	add	r5, r3
    6faa:	42ac      	cmp	r4, r5
    6fac:	d902      	bls.n	6fb4 <pinctrl_lookup_state+0x20>
		}

		(*state)++;
	}

	return -ENOENT;
    6fae:	f06f 0001 	mvn.w	r0, #1
}
    6fb2:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    6fb4:	7965      	ldrb	r5, [r4, #5]
    6fb6:	428d      	cmp	r5, r1
    6fb8:	d002      	beq.n	6fc0 <pinctrl_lookup_state+0x2c>
		(*state)++;
    6fba:	3408      	adds	r4, #8
    6fbc:	6014      	str	r4, [r2, #0]
    6fbe:	e7f1      	b.n	6fa4 <pinctrl_lookup_state+0x10>
			return 0;
    6fc0:	2000      	movs	r0, #0
    6fc2:	e7f6      	b.n	6fb2 <pinctrl_lookup_state+0x1e>

00006fc4 <nrf_gpio_pin_clear>:
{
    6fc4:	b507      	push	{r0, r1, r2, lr}
    6fc6:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6fc8:	a801      	add	r0, sp, #4
    6fca:	f7fc f9bf 	bl	334c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    6fce:	9a01      	ldr	r2, [sp, #4]
    6fd0:	2301      	movs	r3, #1
    6fd2:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    6fd4:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
}
    6fd8:	b003      	add	sp, #12
    6fda:	f85d fb04 	ldr.w	pc, [sp], #4

00006fde <nrf_gpio_pin_set>:
{
    6fde:	b507      	push	{r0, r1, r2, lr}
    6fe0:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6fe2:	a801      	add	r0, sp, #4
    6fe4:	f7fc f9b2 	bl	334c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    6fe8:	9a01      	ldr	r2, [sp, #4]
    6fea:	2301      	movs	r3, #1
    6fec:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    6fee:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
}
    6ff2:	b003      	add	sp, #12
    6ff4:	f85d fb04 	ldr.w	pc, [sp], #4

00006ff8 <nrf_gpio_pin_write>:
    if (value == 0)
    6ff8:	b909      	cbnz	r1, 6ffe <nrf_gpio_pin_write+0x6>
        nrf_gpio_pin_clear(pin_number);
    6ffa:	f7ff bfe3 	b.w	6fc4 <nrf_gpio_pin_clear>
        nrf_gpio_pin_set(pin_number);
    6ffe:	f7ff bfee 	b.w	6fde <nrf_gpio_pin_set>

00007002 <nrf_pin_configure>:
 * @param input Pin input buffer connection.
 */
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input)
{
    7002:	b573      	push	{r0, r1, r4, r5, r6, lr}
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    7004:	f400 5380 	and.w	r3, r0, #4096	; 0x1000
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    7008:	2b00      	cmp	r3, #0
{
    700a:	4604      	mov	r4, r0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    700c:	f000 033f 	and.w	r3, r0, #63	; 0x3f
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    7010:	a801      	add	r0, sp, #4
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    7012:	bf0b      	itete	eq
    7014:	4615      	moveq	r5, r2
    7016:	2501      	movne	r5, #1
    7018:	460e      	moveq	r6, r1
    701a:	2600      	movne	r6, #0
	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    701c:	9301      	str	r3, [sp, #4]
    701e:	f7fc f995 	bl	334c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    7022:	9b01      	ldr	r3, [sp, #4]
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    7024:	f3c4 1281 	ubfx	r2, r4, #6, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    7028:	f404 6470 	and.w	r4, r4, #3840	; 0xf00
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    702c:	ea44 0282 	orr.w	r2, r4, r2, lsl #2
    7030:	4332      	orrs	r2, r6
    reg->PIN_CNF[pin_number] = cnf;
    7032:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    7036:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    703a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
}
    703e:	b002      	add	sp, #8
    7040:	bd70      	pop	{r4, r5, r6, pc}

00007042 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    7042:	b570      	push	{r4, r5, r6, lr}
    7044:	4615      	mov	r5, r2
    7046:	4604      	mov	r4, r0
    7048:	eb00 0681 	add.w	r6, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    704c:	42a6      	cmp	r6, r4
    704e:	d101      	bne.n	7054 <pinctrl_configure_pins+0x12>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    7050:	2000      	movs	r0, #0
}
    7052:	bd70      	pop	{r4, r5, r6, pc}
		switch (NRF_GET_FUN(pins[i])) {
    7054:	6823      	ldr	r3, [r4, #0]
    7056:	0c1a      	lsrs	r2, r3, #16
    7058:	2a22      	cmp	r2, #34	; 0x22
    705a:	f200 808e 	bhi.w	717a <pinctrl_configure_pins+0x138>
    705e:	e8df f002 	tbb	[pc, r2]
    7062:	1d12      	.short	0x1d12
    7064:	39294324 	.word	0x39294324
    7068:	8c8c8c43 	.word	0x8c8c8c43
    706c:	8c4d488c 	.word	0x8c4d488c
    7070:	8c8c8c8c 	.word	0x8c8c8c8c
    7074:	8c8c8c8c 	.word	0x8c8c8c8c
    7078:	68635e52 	.word	0x68635e52
    707c:	6d8c8c8c 	.word	0x6d8c8c8c
    7080:	827d7873 	.word	0x827d7873
    7084:	87          	.byte	0x87
    7085:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    7086:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    708a:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    708e:	6820      	ldr	r0, [r4, #0]
        nrf_gpio_pin_set(pin_number);
    7090:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    7094:	f7ff ffa3 	bl	6fde <nrf_gpio_pin_set>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    7098:	2201      	movs	r2, #1
    709a:	e015      	b.n	70c8 <pinctrl_configure_pins+0x86>
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    709c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    70a0:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    70a4:	2200      	movs	r2, #0
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    70a6:	2100      	movs	r1, #0
    70a8:	e00f      	b.n	70ca <pinctrl_configure_pins+0x88>
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    70aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    70ae:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
    70b2:	e7ec      	b.n	708e <pinctrl_configure_pins+0x4c>
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    70b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    70b8:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    70bc:	6820      	ldr	r0, [r4, #0]
        nrf_gpio_pin_clear(pin_number);
    70be:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    70c2:	f7ff ff7f 	bl	6fc4 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    70c6:	2200      	movs	r2, #0
    70c8:	2101      	movs	r1, #1
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    70ca:	6820      	ldr	r0, [r4, #0]
    70cc:	f7ff ff99 	bl	7002 <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    70d0:	3404      	adds	r4, #4
    70d2:	e7bb      	b.n	704c <pinctrl_configure_pins+0xa>
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    70d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    70d8:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    70dc:	6820      	ldr	r0, [r4, #0]
    70de:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    70e2:	f7ff ff6f 	bl	6fc4 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    70e6:	e7d7      	b.n	7098 <pinctrl_configure_pins+0x56>
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    70e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    70ec:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    70f0:	e7d8      	b.n	70a4 <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    70f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    70f6:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    70fa:	e7d3      	b.n	70a4 <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    70fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7100:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
    7104:	e7ce      	b.n	70a4 <pinctrl_configure_pins+0x62>
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    7106:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    710a:	f8c5 3560 	str.w	r3, [r5, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    710e:	6820      	ldr	r0, [r4, #0]
    7110:	f3c0 3140 	ubfx	r1, r0, #13, #1
    7114:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    7118:	f7ff ff6e 	bl	6ff8 <nrf_gpio_pin_write>
    711c:	e7bc      	b.n	7098 <pinctrl_configure_pins+0x56>
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    711e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7122:	f8c5 3564 	str.w	r3, [r5, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    7126:	e7f2      	b.n	710e <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    7128:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    712c:	f8c5 3568 	str.w	r3, [r5, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    7130:	e7ed      	b.n	710e <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    7132:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7136:	f8c5 356c 	str.w	r3, [r5, #1388]	; 0x56c
    713a:	e7e8      	b.n	710e <pinctrl_configure_pins+0xcc>
			NRF_PSEL_QSPI(reg, SCK) = NRF_GET_PIN(pins[i]);
    713c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7140:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    7144:	2201      	movs	r2, #1
    7146:	e7ae      	b.n	70a6 <pinctrl_configure_pins+0x64>
			NRF_PSEL_QSPI(reg, CSN) = NRF_GET_PIN(pins[i]);
    7148:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    714c:	f8c5 3528 	str.w	r3, [r5, #1320]	; 0x528
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    7150:	e7f8      	b.n	7144 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO0) = NRF_GET_PIN(pins[i]);
    7152:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7156:	f8c5 3530 	str.w	r3, [r5, #1328]	; 0x530
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    715a:	e7f3      	b.n	7144 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO1) = NRF_GET_PIN(pins[i]);
    715c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7160:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    7164:	e7ee      	b.n	7144 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO2) = NRF_GET_PIN(pins[i]);
    7166:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    716a:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    716e:	e7e9      	b.n	7144 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO3) = NRF_GET_PIN(pins[i]);
    7170:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7174:	f8c5 353c 	str.w	r3, [r5, #1340]	; 0x53c
    7178:	e7e4      	b.n	7144 <pinctrl_configure_pins+0x102>
		switch (NRF_GET_FUN(pins[i])) {
    717a:	f06f 0085 	mvn.w	r0, #133	; 0x85
    717e:	e768      	b.n	7052 <pinctrl_configure_pins+0x10>

00007180 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    7180:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    7182:	2000      	movs	r0, #0
    7184:	f7fb f8a0 	bl	22c8 <sys_arch_reboot>

00007188 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    7188:	f7ff ba72 	b.w	6670 <nrf_cc3xx_platform_init_no_rng>

0000718c <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    718c:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    718e:	f7fa fadd 	bl	174c <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    7192:	f7fa fb8f 	bl	18b4 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    7196:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    719a:	f7ff ba69 	b.w	6670 <nrf_cc3xx_platform_init_no_rng>

0000719e <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    719e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    71a2:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
}
    71a6:	f1a0 0308 	sub.w	r3, r0, #8
    71aa:	4258      	negs	r0, r3
    71ac:	4158      	adcs	r0, r3
    71ae:	4770      	bx	lr

000071b0 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    71b0:	4700      	bx	r0

000071b2 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    71b2:	f000 b8ea 	b.w	738a <z_impl_k_busy_wait>

000071b6 <nrf_gpio_pin_present_check>:
    switch (port)
    71b6:	0943      	lsrs	r3, r0, #5
    71b8:	d00b      	beq.n	71d2 <nrf_gpio_pin_present_check+0x1c>
    uint32_t mask = 0;
    71ba:	2b01      	cmp	r3, #1
    71bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
    71c0:	bf18      	it	ne
    71c2:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    71c4:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
    71c8:	fa23 f000 	lsr.w	r0, r3, r0
}
    71cc:	f000 0001 	and.w	r0, r0, #1
    71d0:	4770      	bx	lr
    switch (port)
    71d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    71d6:	e7f5      	b.n	71c4 <nrf_gpio_pin_present_check+0xe>

000071d8 <pin_is_task_output>:
{
    71d8:	b508      	push	{r3, lr}
    71da:	4602      	mov	r2, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    71dc:	f7fc fbd4 	bl	3988 <pin_is_output>
    71e0:	b110      	cbz	r0, 71e8 <pin_is_task_output+0x10>
    71e2:	4610      	mov	r0, r2
    71e4:	f7fc fbba 	bl	395c <pin_in_use_by_te>
}
    71e8:	f000 0001 	and.w	r0, r0, #1
    71ec:	bd08      	pop	{r3, pc}

000071ee <nrf_gpiote_in_event_get>:
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    71ee:	0080      	lsls	r0, r0, #2
}
    71f0:	f500 7080 	add.w	r0, r0, #256	; 0x100
    71f4:	4770      	bx	lr

000071f6 <nrf_gpio_reconfigure>:
{
    71f6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    71fa:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    71fc:	a801      	add	r0, sp, #4
{
    71fe:	460e      	mov	r6, r1
    7200:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    7204:	4690      	mov	r8, r2
    7206:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    7208:	f7fc fc42 	bl	3a90 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    720c:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    720e:	f1b8 0f00 	cmp.w	r8, #0
    7212:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    7216:	bf14      	ite	ne
    7218:	2302      	movne	r3, #2
    721a:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    721c:	2e00      	cmp	r6, #0
    721e:	bf18      	it	ne
    7220:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    7224:	2d00      	cmp	r5, #0
    7226:	bf14      	ite	ne
    7228:	210c      	movne	r1, #12
    722a:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    722c:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    722e:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    7232:	bf14      	ite	ne
    7234:	f44f 61e0 	movne.w	r1, #1792	; 0x700
    7238:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    723a:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    723c:	ea43 0301 	orr.w	r3, r3, r1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    7240:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    7244:	bf14      	ite	ne
    7246:	f44f 3140 	movne.w	r1, #196608	; 0x30000
    724a:	2100      	moveq	r1, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    724c:	430b      	orrs	r3, r1
    cnf &= ~to_update;
    724e:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    7252:	b106      	cbz	r6, 7256 <nrf_gpio_reconfigure+0x60>
    7254:	7836      	ldrb	r6, [r6, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    7256:	f1b8 0f00 	cmp.w	r8, #0
    725a:	d003      	beq.n	7264 <nrf_gpio_reconfigure+0x6e>
    725c:	f898 8000 	ldrb.w	r8, [r8]
    7260:	ea4f 0848 	mov.w	r8, r8, lsl #1
    7264:	431e      	orrs	r6, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    7266:	b10d      	cbz	r5, 726c <nrf_gpio_reconfigure+0x76>
    7268:	782d      	ldrb	r5, [r5, #0]
    726a:	00ad      	lsls	r5, r5, #2
    726c:	ea46 0608 	orr.w	r6, r6, r8
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    7270:	b10c      	cbz	r4, 7276 <nrf_gpio_reconfigure+0x80>
    7272:	7822      	ldrb	r2, [r4, #0]
    7274:	0214      	lsls	r4, r2, #8
    7276:	4335      	orrs	r5, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    7278:	b10f      	cbz	r7, 727e <nrf_gpio_reconfigure+0x88>
    727a:	783f      	ldrb	r7, [r7, #0]
    727c:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    727e:	432c      	orrs	r4, r5
    7280:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    7282:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    7286:	b002      	add	sp, #8
    7288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000728c <nrf_gpio_cfg_sense_set>:
{
    728c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    728e:	f10d 030f 	add.w	r3, sp, #15
    7292:	9301      	str	r3, [sp, #4]
    7294:	2300      	movs	r3, #0
{
    7296:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    729a:	9300      	str	r3, [sp, #0]
    729c:	461a      	mov	r2, r3
    729e:	4619      	mov	r1, r3
    72a0:	f7ff ffa9 	bl	71f6 <nrf_gpio_reconfigure>
}
    72a4:	b005      	add	sp, #20
    72a6:	f85d fb04 	ldr.w	pc, [sp], #4

000072aa <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    72aa:	f7fc bf57 	b.w	415c <_DoInit>

000072ae <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    72ae:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    72b0:	f7ff fffb 	bl	72aa <SEGGER_RTT_Init>

	return 0;
}
    72b4:	2000      	movs	r0, #0
    72b6:	bd08      	pop	{r3, pc}

000072b8 <z_device_state_init>:
}
    72b8:	4770      	bx	lr

000072ba <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    72ba:	b138      	cbz	r0, 72cc <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    72bc:	68c3      	ldr	r3, [r0, #12]
    72be:	8818      	ldrh	r0, [r3, #0]
    72c0:	f3c0 0008 	ubfx	r0, r0, #0, #9
    72c4:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    72c8:	4258      	negs	r0, r3
    72ca:	4158      	adcs	r0, r3
}
    72cc:	4770      	bx	lr

000072ce <z_early_memset>:
	(void) memset(dst, c, n);
    72ce:	f7ff bd35 	b.w	6d3c <memset>

000072d2 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    72d2:	f7ff bd28 	b.w	6d26 <memcpy>

000072d6 <k_mem_slab_init>:
{
    72d6:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    72d8:	2400      	movs	r4, #0
    72da:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    72dc:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    72de:	ea41 0402 	orr.w	r4, r1, r2
    72e2:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    72e6:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    72ea:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    72ec:	d10c      	bne.n	7308 <k_mem_slab_init+0x32>
	slab->free_list = NULL;
    72ee:	6184      	str	r4, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    72f0:	42a3      	cmp	r3, r4
    72f2:	d103      	bne.n	72fc <k_mem_slab_init+0x26>
	list->tail = (sys_dnode_t *)list;
    72f4:	e9c0 0000 	strd	r0, r0, [r0]
}
    72f8:	2000      	movs	r0, #0
}
    72fa:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    72fc:	6985      	ldr	r5, [r0, #24]
    72fe:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    7300:	3401      	adds	r4, #1
		slab->free_list = p;
    7302:	6181      	str	r1, [r0, #24]
		p += slab->block_size;
    7304:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    7306:	e7f3      	b.n	72f0 <k_mem_slab_init+0x1a>
		return -EINVAL;
    7308:	f06f 0015 	mvn.w	r0, #21
	return rc;
    730c:	e7f5      	b.n	72fa <k_mem_slab_init+0x24>

0000730e <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    730e:	f3ef 8005 	mrs	r0, IPSR
}
    7312:	3800      	subs	r0, #0
    7314:	bf18      	it	ne
    7316:	2001      	movne	r0, #1
    7318:	4770      	bx	lr

0000731a <z_pm_save_idle_exit>:
{
    731a:	b508      	push	{r3, lr}
	pm_system_resume();
    731c:	f7fa f8fe 	bl	151c <pm_system_resume>
}
    7320:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    7324:	f7ff be35 	b.w	6f92 <sys_clock_idle_exit>

00007328 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    7328:	f990 300e 	ldrsb.w	r3, [r0, #14]
    732c:	428b      	cmp	r3, r1
    732e:	d001      	beq.n	7334 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    7330:	f7fe ba30 	b.w	5794 <z_set_prio>
}
    7334:	2000      	movs	r0, #0
    7336:	4770      	bx	lr

00007338 <z_impl_k_mutex_init>:
{
    7338:	4603      	mov	r3, r0
	mutex->owner = NULL;
    733a:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    733c:	e9c3 0002 	strd	r0, r0, [r3, #8]
    7340:	e9c3 3300 	strd	r3, r3, [r3]
}
    7344:	4770      	bx	lr

00007346 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    7346:	4603      	mov	r3, r0
    7348:	b920      	cbnz	r0, 7354 <z_reschedule_irqlock+0xe>
    734a:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    734e:	b90a      	cbnz	r2, 7354 <z_reschedule_irqlock+0xe>
    7350:	f7fa bb56 	b.w	1a00 <arch_swap>
    7354:	f383 8811 	msr	BASEPRI, r3
    7358:	f3bf 8f6f 	isb	sy
}
    735c:	4770      	bx	lr

0000735e <z_reschedule_unlocked>:
	__asm__ volatile(
    735e:	f04f 0320 	mov.w	r3, #32
    7362:	f3ef 8011 	mrs	r0, BASEPRI
    7366:	f383 8812 	msr	BASEPRI_MAX, r3
    736a:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    736e:	f7ff bfea 	b.w	7346 <z_reschedule_irqlock>

00007372 <z_priq_dumb_best>:
{
    7372:	4603      	mov	r3, r0
	return list->head == list;
    7374:	6800      	ldr	r0, [r0, #0]
}
    7376:	4283      	cmp	r3, r0
    7378:	bf08      	it	eq
    737a:	2000      	moveq	r0, #0
    737c:	4770      	bx	lr

0000737e <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    737e:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    7380:	f7ff f8ea 	bl	6558 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    7384:	bd08      	pop	{r3, pc}

00007386 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    7386:	f7ff b8e7 	b.w	6558 <sys_clock_tick_get>

0000738a <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    738a:	b108      	cbz	r0, 7390 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    738c:	f7fa bfb2 	b.w	22f4 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    7390:	4770      	bx	lr

00007392 <k_heap_init>:
{
    7392:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
    7394:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    7398:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    739c:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    739e:	f7f9 bbd5 	b.w	b4c <sys_heap_init>
	...

000073a4 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    73a4:	f7fc b836 	b.w	3414 <SystemInit>
