ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim1_ch1;
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f1xx_hal_msp.c ****   */
  66:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 73 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 73 3 view .LVU2
  38              		.loc 1 73 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 3


  43              		.loc 1 73 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 73 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 74 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 74 3 view .LVU8
  54              		.loc 1 74 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 74 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 74 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  79:Core/Src/stm32f1xx_hal_msp.c ****   */
  80:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 80 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 80 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 80 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 80 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 80 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 80 3 view .LVU18
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  85:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 85 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 4


  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_Base_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_TIM_Base_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  86:Core/Src/stm32f1xx_hal_msp.c **** 
  87:Core/Src/stm32f1xx_hal_msp.c **** /**
  88:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  89:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  90:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  91:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  92:Core/Src/stm32f1xx_hal_msp.c **** */
  93:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  94:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 94 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 94 1 is_stmt 0 view .LVU21
 111 0000 10B5     		push	{r4, lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 4, -8
 115              		.cfi_offset 14, -4
 116 0002 82B0     		sub	sp, sp, #8
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 16
  95:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 119              		.loc 1 95 3 is_stmt 1 view .LVU22
 120              		.loc 1 95 15 is_stmt 0 view .LVU23
 121 0004 0368     		ldr	r3, [r0]
 122              		.loc 1 95 5 view .LVU24
 123 0006 254A     		ldr	r2, .L13
 124 0008 9342     		cmp	r3, r2
 125 000a 04D0     		beq	.L10
  96:Core/Src/stm32f1xx_hal_msp.c ****   {
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c **** 
  99:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 100:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 DMA Init */
 104:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1_CH1 Init */
 105:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Instance = DMA1_Channel2;
 106:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 5


 107:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 108:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 109:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 110:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 111:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 112:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 113:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 114:Core/Src/stm32f1xx_hal_msp.c ****     {
 115:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 116:Core/Src/stm32f1xx_hal_msp.c ****     }
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 121:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 122:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 123:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 125:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 126:Core/Src/stm32f1xx_hal_msp.c ****   }
 127:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 126              		.loc 1 127 8 is_stmt 1 view .LVU25
 127              		.loc 1 127 10 is_stmt 0 view .LVU26
 128 000c B3F1804F 		cmp	r3, #1073741824
 129 0010 2FD0     		beq	.L11
 130              	.LVL4:
 131              	.L5:
 128:Core/Src/stm32f1xx_hal_msp.c ****   {
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 133:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 134:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 135:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 136:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 137:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 139:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 140:Core/Src/stm32f1xx_hal_msp.c ****   }
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c **** }
 132              		.loc 1 142 1 view .LVU27
 133 0012 02B0     		add	sp, sp, #8
 134              	.LCFI4:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 8
 137              		@ sp needed
 138 0014 10BD     		pop	{r4, pc}
 139              	.LVL5:
 140              	.L10:
 141              	.LCFI5:
 142              		.cfi_restore_state
 143              		.loc 1 142 1 view .LVU28
 144 0016 0446     		mov	r4, r0
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 101 5 is_stmt 1 view .LVU29
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 6


 146              	.LBB5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 101 5 view .LVU30
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 101 5 view .LVU31
 149 0018 214B     		ldr	r3, .L13+4
 150 001a 9A69     		ldr	r2, [r3, #24]
 151 001c 42F40062 		orr	r2, r2, #2048
 152 0020 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 153              		.loc 1 101 5 view .LVU32
 154 0022 9B69     		ldr	r3, [r3, #24]
 155 0024 03F40063 		and	r3, r3, #2048
 156 0028 0093     		str	r3, [sp]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 101 5 view .LVU33
 158 002a 009B     		ldr	r3, [sp]
 159              	.LBE5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 101 5 view .LVU34
 105:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 161              		.loc 1 105 5 view .LVU35
 105:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 162              		.loc 1 105 28 is_stmt 0 view .LVU36
 163 002c 1D48     		ldr	r0, .L13+8
 164              	.LVL6:
 105:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 165              		.loc 1 105 28 view .LVU37
 166 002e 1E4B     		ldr	r3, .L13+12
 167 0030 0360     		str	r3, [r0]
 106:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 168              		.loc 1 106 5 is_stmt 1 view .LVU38
 106:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 169              		.loc 1 106 34 is_stmt 0 view .LVU39
 170 0032 1023     		movs	r3, #16
 171 0034 4360     		str	r3, [r0, #4]
 107:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 172              		.loc 1 107 5 is_stmt 1 view .LVU40
 107:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 173              		.loc 1 107 34 is_stmt 0 view .LVU41
 174 0036 0023     		movs	r3, #0
 175 0038 8360     		str	r3, [r0, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 176              		.loc 1 108 5 is_stmt 1 view .LVU42
 108:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 177              		.loc 1 108 31 is_stmt 0 view .LVU43
 178 003a 8022     		movs	r2, #128
 179 003c C260     		str	r2, [r0, #12]
 109:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 180              		.loc 1 109 5 is_stmt 1 view .LVU44
 109:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 181              		.loc 1 109 44 is_stmt 0 view .LVU45
 182 003e 4FF48072 		mov	r2, #256
 183 0042 0261     		str	r2, [r0, #16]
 110:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 184              		.loc 1 110 5 is_stmt 1 view .LVU46
 110:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 7


 185              		.loc 1 110 41 is_stmt 0 view .LVU47
 186 0044 4FF48062 		mov	r2, #1024
 187 0048 4261     		str	r2, [r0, #20]
 111:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 188              		.loc 1 111 5 is_stmt 1 view .LVU48
 111:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 189              		.loc 1 111 29 is_stmt 0 view .LVU49
 190 004a 8361     		str	r3, [r0, #24]
 112:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 191              		.loc 1 112 5 is_stmt 1 view .LVU50
 112:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 192              		.loc 1 112 33 is_stmt 0 view .LVU51
 193 004c C361     		str	r3, [r0, #28]
 113:Core/Src/stm32f1xx_hal_msp.c ****     {
 194              		.loc 1 113 5 is_stmt 1 view .LVU52
 113:Core/Src/stm32f1xx_hal_msp.c ****     {
 195              		.loc 1 113 9 is_stmt 0 view .LVU53
 196 004e FFF7FEFF 		bl	HAL_DMA_Init
 197              	.LVL7:
 113:Core/Src/stm32f1xx_hal_msp.c ****     {
 198              		.loc 1 113 8 discriminator 1 view .LVU54
 199 0052 58B9     		cbnz	r0, .L12
 200              	.L7:
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 201              		.loc 1 118 5 is_stmt 1 view .LVU55
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 202              		.loc 1 118 5 view .LVU56
 203 0054 134B     		ldr	r3, .L13+8
 204 0056 6362     		str	r3, [r4, #36]
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 205              		.loc 1 118 5 view .LVU57
 206 0058 5C62     		str	r4, [r3, #36]
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 207              		.loc 1 118 5 view .LVU58
 121:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 208              		.loc 1 121 5 view .LVU59
 209 005a 0022     		movs	r2, #0
 210 005c 1146     		mov	r1, r2
 211 005e 1920     		movs	r0, #25
 212 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 213              	.LVL8:
 122:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 214              		.loc 1 122 5 view .LVU60
 215 0064 1920     		movs	r0, #25
 216 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 217              	.LVL9:
 218 006a D2E7     		b	.L5
 219              	.L12:
 115:Core/Src/stm32f1xx_hal_msp.c ****     }
 220              		.loc 1 115 7 view .LVU61
 221 006c FFF7FEFF 		bl	Error_Handler
 222              	.LVL10:
 223 0070 F0E7     		b	.L7
 224              	.LVL11:
 225              	.L11:
 133:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 226              		.loc 1 133 5 view .LVU62
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 8


 227              	.LBB6:
 133:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 228              		.loc 1 133 5 view .LVU63
 133:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 229              		.loc 1 133 5 view .LVU64
 230 0072 03F50433 		add	r3, r3, #135168
 231 0076 DA69     		ldr	r2, [r3, #28]
 232 0078 42F00102 		orr	r2, r2, #1
 233 007c DA61     		str	r2, [r3, #28]
 133:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 234              		.loc 1 133 5 view .LVU65
 235 007e DB69     		ldr	r3, [r3, #28]
 236 0080 03F00103 		and	r3, r3, #1
 237 0084 0193     		str	r3, [sp, #4]
 133:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 238              		.loc 1 133 5 view .LVU66
 239 0086 019B     		ldr	r3, [sp, #4]
 240              	.LBE6:
 133:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 241              		.loc 1 133 5 view .LVU67
 135:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 242              		.loc 1 135 5 view .LVU68
 243 0088 0022     		movs	r2, #0
 244 008a 1146     		mov	r1, r2
 245 008c 1C20     		movs	r0, #28
 246              	.LVL12:
 135:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 247              		.loc 1 135 5 is_stmt 0 view .LVU69
 248 008e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 249              	.LVL13:
 136:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 250              		.loc 1 136 5 is_stmt 1 view .LVU70
 251 0092 1C20     		movs	r0, #28
 252 0094 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 253              	.LVL14:
 254              		.loc 1 142 1 is_stmt 0 view .LVU71
 255 0098 BBE7     		b	.L5
 256              	.L14:
 257 009a 00BF     		.align	2
 258              	.L13:
 259 009c 002C0140 		.word	1073818624
 260 00a0 00100240 		.word	1073876992
 261 00a4 00000000 		.word	hdma_tim1_ch1
 262 00a8 1C000240 		.word	1073872924
 263              		.cfi_endproc
 264              	.LFE66:
 266              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 267              		.align	1
 268              		.global	HAL_TIM_MspPostInit
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	HAL_TIM_MspPostInit:
 274              	.LVL15:
 275              	.LFB67:
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 9


 145:Core/Src/stm32f1xx_hal_msp.c **** {
 276              		.loc 1 145 1 is_stmt 1 view -0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 24
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280              		.loc 1 145 1 is_stmt 0 view .LVU73
 281 0000 00B5     		push	{lr}
 282              	.LCFI6:
 283              		.cfi_def_cfa_offset 4
 284              		.cfi_offset 14, -4
 285 0002 87B0     		sub	sp, sp, #28
 286              	.LCFI7:
 287              		.cfi_def_cfa_offset 32
 146:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 288              		.loc 1 146 3 is_stmt 1 view .LVU74
 289              		.loc 1 146 20 is_stmt 0 view .LVU75
 290 0004 0023     		movs	r3, #0
 291 0006 0293     		str	r3, [sp, #8]
 292 0008 0393     		str	r3, [sp, #12]
 293 000a 0493     		str	r3, [sp, #16]
 294 000c 0593     		str	r3, [sp, #20]
 147:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 295              		.loc 1 147 3 is_stmt 1 view .LVU76
 296              		.loc 1 147 10 is_stmt 0 view .LVU77
 297 000e 0268     		ldr	r2, [r0]
 298              		.loc 1 147 5 view .LVU78
 299 0010 0D4B     		ldr	r3, .L19
 300 0012 9A42     		cmp	r2, r3
 301 0014 02D0     		beq	.L18
 302              	.LVL16:
 303              	.L15:
 148:Core/Src/stm32f1xx_hal_msp.c ****   {
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 153:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 155:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 156:Core/Src/stm32f1xx_hal_msp.c ****     */
 157:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = LED_SIGNAL_Pin;
 158:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 159:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 160:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LED_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 164:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 165:Core/Src/stm32f1xx_hal_msp.c ****   }
 166:Core/Src/stm32f1xx_hal_msp.c **** 
 167:Core/Src/stm32f1xx_hal_msp.c **** }
 304              		.loc 1 167 1 view .LVU79
 305 0016 07B0     		add	sp, sp, #28
 306              	.LCFI8:
 307              		.cfi_remember_state
 308              		.cfi_def_cfa_offset 4
 309              		@ sp needed
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 10


 310 0018 5DF804FB 		ldr	pc, [sp], #4
 311              	.LVL17:
 312              	.L18:
 313              	.LCFI9:
 314              		.cfi_restore_state
 153:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 315              		.loc 1 153 5 is_stmt 1 view .LVU80
 316              	.LBB7:
 153:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 317              		.loc 1 153 5 view .LVU81
 153:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 318              		.loc 1 153 5 view .LVU82
 319 001c 03F56443 		add	r3, r3, #58368
 320 0020 9A69     		ldr	r2, [r3, #24]
 321 0022 42F00402 		orr	r2, r2, #4
 322 0026 9A61     		str	r2, [r3, #24]
 153:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 323              		.loc 1 153 5 view .LVU83
 324 0028 9B69     		ldr	r3, [r3, #24]
 325 002a 03F00403 		and	r3, r3, #4
 326 002e 0193     		str	r3, [sp, #4]
 153:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 327              		.loc 1 153 5 view .LVU84
 328 0030 019B     		ldr	r3, [sp, #4]
 329              	.LBE7:
 153:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 330              		.loc 1 153 5 view .LVU85
 157:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331              		.loc 1 157 5 view .LVU86
 157:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 332              		.loc 1 157 25 is_stmt 0 view .LVU87
 333 0032 4FF48073 		mov	r3, #256
 334 0036 0293     		str	r3, [sp, #8]
 158:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 335              		.loc 1 158 5 is_stmt 1 view .LVU88
 158:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 336              		.loc 1 158 26 is_stmt 0 view .LVU89
 337 0038 0223     		movs	r3, #2
 338 003a 0393     		str	r3, [sp, #12]
 159:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LED_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 339              		.loc 1 159 5 is_stmt 1 view .LVU90
 159:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LED_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 340              		.loc 1 159 27 is_stmt 0 view .LVU91
 341 003c 0593     		str	r3, [sp, #20]
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 342              		.loc 1 160 5 is_stmt 1 view .LVU92
 343 003e 02A9     		add	r1, sp, #8
 344 0040 0248     		ldr	r0, .L19+4
 345              	.LVL18:
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 346              		.loc 1 160 5 is_stmt 0 view .LVU93
 347 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 348              	.LVL19:
 349              		.loc 1 167 1 view .LVU94
 350 0046 E6E7     		b	.L15
 351              	.L20:
 352              		.align	2
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 11


 353              	.L19:
 354 0048 002C0140 		.word	1073818624
 355 004c 00080140 		.word	1073809408
 356              		.cfi_endproc
 357              	.LFE67:
 359              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 360              		.align	1
 361              		.global	HAL_TIM_Base_MspDeInit
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 366              	HAL_TIM_Base_MspDeInit:
 367              	.LVL20:
 368              	.LFB68:
 168:Core/Src/stm32f1xx_hal_msp.c **** /**
 169:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 170:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 171:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 172:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 173:Core/Src/stm32f1xx_hal_msp.c **** */
 174:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 175:Core/Src/stm32f1xx_hal_msp.c **** {
 369              		.loc 1 175 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373              		.loc 1 175 1 is_stmt 0 view .LVU96
 374 0000 08B5     		push	{r3, lr}
 375              	.LCFI10:
 376              		.cfi_def_cfa_offset 8
 377              		.cfi_offset 3, -8
 378              		.cfi_offset 14, -4
 176:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 379              		.loc 1 176 3 is_stmt 1 view .LVU97
 380              		.loc 1 176 15 is_stmt 0 view .LVU98
 381 0002 0368     		ldr	r3, [r0]
 382              		.loc 1 176 5 view .LVU99
 383 0004 0E4A     		ldr	r2, .L27
 384 0006 9342     		cmp	r3, r2
 385 0008 03D0     		beq	.L25
 177:Core/Src/stm32f1xx_hal_msp.c ****   {
 178:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 181:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 182:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 184:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 DMA DeInit */
 185:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 187:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 188:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 189:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 190:Core/Src/stm32f1xx_hal_msp.c **** 
 191:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 192:Core/Src/stm32f1xx_hal_msp.c ****   }
 193:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 12


 386              		.loc 1 193 8 is_stmt 1 view .LVU100
 387              		.loc 1 193 10 is_stmt 0 view .LVU101
 388 000a B3F1804F 		cmp	r3, #1073741824
 389 000e 0DD0     		beq	.L26
 390              	.LVL21:
 391              	.L21:
 194:Core/Src/stm32f1xx_hal_msp.c ****   {
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 197:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 198:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 199:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 200:Core/Src/stm32f1xx_hal_msp.c **** 
 201:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 203:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 204:Core/Src/stm32f1xx_hal_msp.c **** 
 205:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 206:Core/Src/stm32f1xx_hal_msp.c ****   }
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c **** }
 392              		.loc 1 208 1 view .LVU102
 393 0010 08BD     		pop	{r3, pc}
 394              	.LVL22:
 395              	.L25:
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 396              		.loc 1 182 5 is_stmt 1 view .LVU103
 397 0012 02F56442 		add	r2, r2, #58368
 398 0016 9369     		ldr	r3, [r2, #24]
 399 0018 23F40063 		bic	r3, r3, #2048
 400 001c 9361     		str	r3, [r2, #24]
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 401              		.loc 1 185 5 view .LVU104
 402 001e 406A     		ldr	r0, [r0, #36]
 403              	.LVL23:
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 404              		.loc 1 185 5 is_stmt 0 view .LVU105
 405 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 406              	.LVL24:
 188:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 407              		.loc 1 188 5 is_stmt 1 view .LVU106
 408 0024 1920     		movs	r0, #25
 409 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 410              	.LVL25:
 411 002a F1E7     		b	.L21
 412              	.LVL26:
 413              	.L26:
 199:Core/Src/stm32f1xx_hal_msp.c **** 
 414              		.loc 1 199 5 view .LVU107
 415 002c 054A     		ldr	r2, .L27+4
 416 002e D369     		ldr	r3, [r2, #28]
 417 0030 23F00103 		bic	r3, r3, #1
 418 0034 D361     		str	r3, [r2, #28]
 202:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 419              		.loc 1 202 5 view .LVU108
 420 0036 1C20     		movs	r0, #28
 421              	.LVL27:
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 13


 202:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 422              		.loc 1 202 5 is_stmt 0 view .LVU109
 423 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 424              	.LVL28:
 425              		.loc 1 208 1 view .LVU110
 426 003c E8E7     		b	.L21
 427              	.L28:
 428 003e 00BF     		.align	2
 429              	.L27:
 430 0040 002C0140 		.word	1073818624
 431 0044 00100240 		.word	1073876992
 432              		.cfi_endproc
 433              	.LFE68:
 435              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 436              		.align	1
 437              		.global	HAL_UART_MspInit
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 442              	HAL_UART_MspInit:
 443              	.LVL29:
 444              	.LFB69:
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 210:Core/Src/stm32f1xx_hal_msp.c **** /**
 211:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 212:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 213:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 214:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 215:Core/Src/stm32f1xx_hal_msp.c **** */
 216:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 217:Core/Src/stm32f1xx_hal_msp.c **** {
 445              		.loc 1 217 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 32
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		.loc 1 217 1 is_stmt 0 view .LVU112
 450 0000 10B5     		push	{r4, lr}
 451              	.LCFI11:
 452              		.cfi_def_cfa_offset 8
 453              		.cfi_offset 4, -8
 454              		.cfi_offset 14, -4
 455 0002 88B0     		sub	sp, sp, #32
 456              	.LCFI12:
 457              		.cfi_def_cfa_offset 40
 218:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 458              		.loc 1 218 3 is_stmt 1 view .LVU113
 459              		.loc 1 218 20 is_stmt 0 view .LVU114
 460 0004 0023     		movs	r3, #0
 461 0006 0493     		str	r3, [sp, #16]
 462 0008 0593     		str	r3, [sp, #20]
 463 000a 0693     		str	r3, [sp, #24]
 464 000c 0793     		str	r3, [sp, #28]
 219:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 465              		.loc 1 219 3 is_stmt 1 view .LVU115
 466              		.loc 1 219 11 is_stmt 0 view .LVU116
 467 000e 0368     		ldr	r3, [r0]
 468              		.loc 1 219 5 view .LVU117
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 14


 469 0010 2D4A     		ldr	r2, .L35
 470 0012 9342     		cmp	r3, r2
 471 0014 04D0     		beq	.L33
 220:Core/Src/stm32f1xx_hal_msp.c ****   {
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 222:Core/Src/stm32f1xx_hal_msp.c **** 
 223:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 224:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 225:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 228:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 229:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 230:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 231:Core/Src/stm32f1xx_hal_msp.c ****     */
 232:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 233:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 234:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 237:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 238:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 239:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 240:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 241:Core/Src/stm32f1xx_hal_msp.c **** 
 242:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 243:Core/Src/stm32f1xx_hal_msp.c **** 
 244:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 245:Core/Src/stm32f1xx_hal_msp.c ****   }
 246:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 472              		.loc 1 246 8 is_stmt 1 view .LVU118
 473              		.loc 1 246 10 is_stmt 0 view .LVU119
 474 0016 2D4A     		ldr	r2, .L35+4
 475 0018 9342     		cmp	r3, r2
 476 001a 2CD0     		beq	.L34
 477              	.LVL30:
 478              	.L29:
 247:Core/Src/stm32f1xx_hal_msp.c ****   {
 248:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 250:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 251:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 252:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 253:Core/Src/stm32f1xx_hal_msp.c **** 
 254:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 255:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 256:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 257:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 258:Core/Src/stm32f1xx_hal_msp.c ****     */
 259:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 260:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 261:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 262:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 263:Core/Src/stm32f1xx_hal_msp.c **** 
 264:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 265:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 266:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 15


 267:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 268:Core/Src/stm32f1xx_hal_msp.c **** 
 269:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 270:Core/Src/stm32f1xx_hal_msp.c **** 
 271:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 272:Core/Src/stm32f1xx_hal_msp.c ****   }
 273:Core/Src/stm32f1xx_hal_msp.c **** 
 274:Core/Src/stm32f1xx_hal_msp.c **** }
 479              		.loc 1 274 1 view .LVU120
 480 001c 08B0     		add	sp, sp, #32
 481              	.LCFI13:
 482              		.cfi_remember_state
 483              		.cfi_def_cfa_offset 8
 484              		@ sp needed
 485 001e 10BD     		pop	{r4, pc}
 486              	.LVL31:
 487              	.L33:
 488              	.LCFI14:
 489              		.cfi_restore_state
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 490              		.loc 1 225 5 is_stmt 1 view .LVU121
 491              	.LBB8:
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 492              		.loc 1 225 5 view .LVU122
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 493              		.loc 1 225 5 view .LVU123
 494 0020 2B4B     		ldr	r3, .L35+8
 495 0022 9A69     		ldr	r2, [r3, #24]
 496 0024 42F48042 		orr	r2, r2, #16384
 497 0028 9A61     		str	r2, [r3, #24]
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 498              		.loc 1 225 5 view .LVU124
 499 002a 9A69     		ldr	r2, [r3, #24]
 500 002c 02F48042 		and	r2, r2, #16384
 501 0030 0092     		str	r2, [sp]
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 502              		.loc 1 225 5 view .LVU125
 503 0032 009A     		ldr	r2, [sp]
 504              	.LBE8:
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 505              		.loc 1 225 5 view .LVU126
 227:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 506              		.loc 1 227 5 view .LVU127
 507              	.LBB9:
 227:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 508              		.loc 1 227 5 view .LVU128
 227:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 509              		.loc 1 227 5 view .LVU129
 510 0034 9A69     		ldr	r2, [r3, #24]
 511 0036 42F00402 		orr	r2, r2, #4
 512 003a 9A61     		str	r2, [r3, #24]
 227:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 513              		.loc 1 227 5 view .LVU130
 514 003c 9B69     		ldr	r3, [r3, #24]
 515 003e 03F00403 		and	r3, r3, #4
 516 0042 0193     		str	r3, [sp, #4]
 227:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 16


 517              		.loc 1 227 5 view .LVU131
 518 0044 019B     		ldr	r3, [sp, #4]
 519              	.LBE9:
 227:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 520              		.loc 1 227 5 view .LVU132
 232:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 521              		.loc 1 232 5 view .LVU133
 232:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 522              		.loc 1 232 25 is_stmt 0 view .LVU134
 523 0046 4FF40073 		mov	r3, #512
 524 004a 0493     		str	r3, [sp, #16]
 233:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 525              		.loc 1 233 5 is_stmt 1 view .LVU135
 233:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 526              		.loc 1 233 26 is_stmt 0 view .LVU136
 527 004c 0223     		movs	r3, #2
 528 004e 0593     		str	r3, [sp, #20]
 234:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 529              		.loc 1 234 5 is_stmt 1 view .LVU137
 234:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 530              		.loc 1 234 27 is_stmt 0 view .LVU138
 531 0050 0323     		movs	r3, #3
 532 0052 0793     		str	r3, [sp, #28]
 235:Core/Src/stm32f1xx_hal_msp.c **** 
 533              		.loc 1 235 5 is_stmt 1 view .LVU139
 534 0054 1F4C     		ldr	r4, .L35+12
 535 0056 04A9     		add	r1, sp, #16
 536 0058 2046     		mov	r0, r4
 537              	.LVL32:
 235:Core/Src/stm32f1xx_hal_msp.c **** 
 538              		.loc 1 235 5 is_stmt 0 view .LVU140
 539 005a FFF7FEFF 		bl	HAL_GPIO_Init
 540              	.LVL33:
 237:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 541              		.loc 1 237 5 is_stmt 1 view .LVU141
 237:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 542              		.loc 1 237 25 is_stmt 0 view .LVU142
 543 005e 4FF48063 		mov	r3, #1024
 544 0062 0493     		str	r3, [sp, #16]
 238:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 545              		.loc 1 238 5 is_stmt 1 view .LVU143
 238:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 546              		.loc 1 238 26 is_stmt 0 view .LVU144
 547 0064 0023     		movs	r3, #0
 548 0066 0593     		str	r3, [sp, #20]
 239:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 549              		.loc 1 239 5 is_stmt 1 view .LVU145
 239:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 550              		.loc 1 239 26 is_stmt 0 view .LVU146
 551 0068 0123     		movs	r3, #1
 552 006a 0693     		str	r3, [sp, #24]
 240:Core/Src/stm32f1xx_hal_msp.c **** 
 553              		.loc 1 240 5 is_stmt 1 view .LVU147
 554 006c 04A9     		add	r1, sp, #16
 555 006e 2046     		mov	r0, r4
 556 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 557              	.LVL34:
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 17


 558 0074 D2E7     		b	.L29
 559              	.LVL35:
 560              	.L34:
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 561              		.loc 1 252 5 view .LVU148
 562              	.LBB10:
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 563              		.loc 1 252 5 view .LVU149
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 564              		.loc 1 252 5 view .LVU150
 565 0076 164B     		ldr	r3, .L35+8
 566 0078 DA69     		ldr	r2, [r3, #28]
 567 007a 42F40032 		orr	r2, r2, #131072
 568 007e DA61     		str	r2, [r3, #28]
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 569              		.loc 1 252 5 view .LVU151
 570 0080 DA69     		ldr	r2, [r3, #28]
 571 0082 02F40032 		and	r2, r2, #131072
 572 0086 0292     		str	r2, [sp, #8]
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 573              		.loc 1 252 5 view .LVU152
 574 0088 029A     		ldr	r2, [sp, #8]
 575              	.LBE10:
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 576              		.loc 1 252 5 view .LVU153
 254:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 577              		.loc 1 254 5 view .LVU154
 578              	.LBB11:
 254:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 579              		.loc 1 254 5 view .LVU155
 254:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 580              		.loc 1 254 5 view .LVU156
 581 008a 9A69     		ldr	r2, [r3, #24]
 582 008c 42F00402 		orr	r2, r2, #4
 583 0090 9A61     		str	r2, [r3, #24]
 254:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 584              		.loc 1 254 5 view .LVU157
 585 0092 9B69     		ldr	r3, [r3, #24]
 586 0094 03F00403 		and	r3, r3, #4
 587 0098 0393     		str	r3, [sp, #12]
 254:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 588              		.loc 1 254 5 view .LVU158
 589 009a 039B     		ldr	r3, [sp, #12]
 590              	.LBE11:
 254:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 591              		.loc 1 254 5 view .LVU159
 259:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 592              		.loc 1 259 5 view .LVU160
 259:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 593              		.loc 1 259 25 is_stmt 0 view .LVU161
 594 009c 0423     		movs	r3, #4
 595 009e 0493     		str	r3, [sp, #16]
 260:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 596              		.loc 1 260 5 is_stmt 1 view .LVU162
 260:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 597              		.loc 1 260 26 is_stmt 0 view .LVU163
 598 00a0 0223     		movs	r3, #2
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 18


 599 00a2 0593     		str	r3, [sp, #20]
 261:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 600              		.loc 1 261 5 is_stmt 1 view .LVU164
 261:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 601              		.loc 1 261 27 is_stmt 0 view .LVU165
 602 00a4 0323     		movs	r3, #3
 603 00a6 0793     		str	r3, [sp, #28]
 262:Core/Src/stm32f1xx_hal_msp.c **** 
 604              		.loc 1 262 5 is_stmt 1 view .LVU166
 605 00a8 0A4C     		ldr	r4, .L35+12
 606 00aa 04A9     		add	r1, sp, #16
 607 00ac 2046     		mov	r0, r4
 608              	.LVL36:
 262:Core/Src/stm32f1xx_hal_msp.c **** 
 609              		.loc 1 262 5 is_stmt 0 view .LVU167
 610 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 611              	.LVL37:
 264:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 612              		.loc 1 264 5 is_stmt 1 view .LVU168
 264:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 613              		.loc 1 264 25 is_stmt 0 view .LVU169
 614 00b2 0823     		movs	r3, #8
 615 00b4 0493     		str	r3, [sp, #16]
 265:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 616              		.loc 1 265 5 is_stmt 1 view .LVU170
 265:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 617              		.loc 1 265 26 is_stmt 0 view .LVU171
 618 00b6 0023     		movs	r3, #0
 619 00b8 0593     		str	r3, [sp, #20]
 266:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 620              		.loc 1 266 5 is_stmt 1 view .LVU172
 266:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 621              		.loc 1 266 26 is_stmt 0 view .LVU173
 622 00ba 0693     		str	r3, [sp, #24]
 267:Core/Src/stm32f1xx_hal_msp.c **** 
 623              		.loc 1 267 5 is_stmt 1 view .LVU174
 624 00bc 04A9     		add	r1, sp, #16
 625 00be 2046     		mov	r0, r4
 626 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 627              	.LVL38:
 628              		.loc 1 274 1 is_stmt 0 view .LVU175
 629 00c4 AAE7     		b	.L29
 630              	.L36:
 631 00c6 00BF     		.align	2
 632              	.L35:
 633 00c8 00380140 		.word	1073821696
 634 00cc 00440040 		.word	1073759232
 635 00d0 00100240 		.word	1073876992
 636 00d4 00080140 		.word	1073809408
 637              		.cfi_endproc
 638              	.LFE69:
 640              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 641              		.align	1
 642              		.global	HAL_UART_MspDeInit
 643              		.syntax unified
 644              		.thumb
 645              		.thumb_func
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 19


 647              	HAL_UART_MspDeInit:
 648              	.LVL39:
 649              	.LFB70:
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 276:Core/Src/stm32f1xx_hal_msp.c **** /**
 277:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 278:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 279:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 280:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 281:Core/Src/stm32f1xx_hal_msp.c **** */
 282:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 283:Core/Src/stm32f1xx_hal_msp.c **** {
 650              		.loc 1 283 1 is_stmt 1 view -0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 0
 653              		@ frame_needed = 0, uses_anonymous_args = 0
 654              		.loc 1 283 1 is_stmt 0 view .LVU177
 655 0000 08B5     		push	{r3, lr}
 656              	.LCFI15:
 657              		.cfi_def_cfa_offset 8
 658              		.cfi_offset 3, -8
 659              		.cfi_offset 14, -4
 284:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 660              		.loc 1 284 3 is_stmt 1 view .LVU178
 661              		.loc 1 284 11 is_stmt 0 view .LVU179
 662 0002 0368     		ldr	r3, [r0]
 663              		.loc 1 284 5 view .LVU180
 664 0004 0E4A     		ldr	r2, .L43
 665 0006 9342     		cmp	r3, r2
 666 0008 03D0     		beq	.L41
 285:Core/Src/stm32f1xx_hal_msp.c ****   {
 286:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 287:Core/Src/stm32f1xx_hal_msp.c **** 
 288:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 289:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 290:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 291:Core/Src/stm32f1xx_hal_msp.c **** 
 292:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 293:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 294:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 295:Core/Src/stm32f1xx_hal_msp.c ****     */
 296:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 297:Core/Src/stm32f1xx_hal_msp.c **** 
 298:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 299:Core/Src/stm32f1xx_hal_msp.c **** 
 300:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 301:Core/Src/stm32f1xx_hal_msp.c ****   }
 302:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 667              		.loc 1 302 8 is_stmt 1 view .LVU181
 668              		.loc 1 302 10 is_stmt 0 view .LVU182
 669 000a 0E4A     		ldr	r2, .L43+4
 670 000c 9342     		cmp	r3, r2
 671 000e 0CD0     		beq	.L42
 672              	.LVL40:
 673              	.L37:
 303:Core/Src/stm32f1xx_hal_msp.c ****   {
 304:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 20


 305:Core/Src/stm32f1xx_hal_msp.c **** 
 306:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 307:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 308:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 309:Core/Src/stm32f1xx_hal_msp.c **** 
 310:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 311:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 312:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 313:Core/Src/stm32f1xx_hal_msp.c ****     */
 314:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 315:Core/Src/stm32f1xx_hal_msp.c **** 
 316:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 317:Core/Src/stm32f1xx_hal_msp.c **** 
 318:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 319:Core/Src/stm32f1xx_hal_msp.c ****   }
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 321:Core/Src/stm32f1xx_hal_msp.c **** }
 674              		.loc 1 321 1 view .LVU183
 675 0010 08BD     		pop	{r3, pc}
 676              	.LVL41:
 677              	.L41:
 290:Core/Src/stm32f1xx_hal_msp.c **** 
 678              		.loc 1 290 5 is_stmt 1 view .LVU184
 679 0012 02F55842 		add	r2, r2, #55296
 680 0016 9369     		ldr	r3, [r2, #24]
 681 0018 23F48043 		bic	r3, r3, #16384
 682 001c 9361     		str	r3, [r2, #24]
 296:Core/Src/stm32f1xx_hal_msp.c **** 
 683              		.loc 1 296 5 view .LVU185
 684 001e 4FF4C061 		mov	r1, #1536
 685 0022 0948     		ldr	r0, .L43+8
 686              	.LVL42:
 296:Core/Src/stm32f1xx_hal_msp.c **** 
 687              		.loc 1 296 5 is_stmt 0 view .LVU186
 688 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 689              	.LVL43:
 690 0028 F2E7     		b	.L37
 691              	.LVL44:
 692              	.L42:
 308:Core/Src/stm32f1xx_hal_msp.c **** 
 693              		.loc 1 308 5 is_stmt 1 view .LVU187
 694 002a 02F5E632 		add	r2, r2, #117760
 695 002e D369     		ldr	r3, [r2, #28]
 696 0030 23F40033 		bic	r3, r3, #131072
 697 0034 D361     		str	r3, [r2, #28]
 314:Core/Src/stm32f1xx_hal_msp.c **** 
 698              		.loc 1 314 5 view .LVU188
 699 0036 0C21     		movs	r1, #12
 700 0038 0348     		ldr	r0, .L43+8
 701              	.LVL45:
 314:Core/Src/stm32f1xx_hal_msp.c **** 
 702              		.loc 1 314 5 is_stmt 0 view .LVU189
 703 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 704              	.LVL46:
 705              		.loc 1 321 1 view .LVU190
 706 003e E7E7     		b	.L37
 707              	.L44:
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 21


 708              		.align	2
 709              	.L43:
 710 0040 00380140 		.word	1073821696
 711 0044 00440040 		.word	1073759232
 712 0048 00080140 		.word	1073809408
 713              		.cfi_endproc
 714              	.LFE70:
 716              		.text
 717              	.Letext0:
 718              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 719              		.file 3 "C:/msys64/mingw64/arm-none-eabi/include/machine/_default_types.h"
 720              		.file 4 "C:/msys64/mingw64/arm-none-eabi/include/sys/_stdint.h"
 721              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 722              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 723              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 724              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 725              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 726              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 727              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:97     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:103    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:259    .text.HAL_TIM_Base_MspInit:0000009c $d
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:267    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:273    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:354    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:360    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:366    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:430    .text.HAL_TIM_Base_MspDeInit:00000040 $d
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:436    .text.HAL_UART_MspInit:00000000 $t
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:442    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:633    .text.HAL_UART_MspInit:000000c8 $d
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:641    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:647    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\DARSTE~1\AppData\Local\Temp\ccVjsJJ3.s:710    .text.HAL_UART_MspDeInit:00000040 $d

UNDEFINED SYMBOLS
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_tim1_ch1
HAL_GPIO_Init
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
