# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CNN.srcs/sources_1/ip/c_addsub_0_1/sim/c_addsub_0.vhd" \
"../../../../CNN.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \
"../../../../CNN.srcs/sources_1/ip/div_gen_0/demo_tb/tb_div_gen_0.vhd" \

# Do not sort compile order
nosort
