Release 14.7 ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /home/msx/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild
-intstyle silent -dd _ngo -sd ipcore_dir -nt timestamp -uc rom_test.ucf -p
xc6slx9-3ftg256 rom_test.ngc rom_test

Reading NGO file "/home/msx/AX309/SRC/Verilog/10_rom_test/rom_test.ngc" ...
Loading design module "ipcore_dir/rom_ip.ngc"...
Loading design module
"/home/msx/AX309/SRC/Verilog/10_rom_test/chipscope_ila.ngc"...
Loading design module
"/home/msx/AX309/SRC/Verilog/10_rom_test/chipscope_icon.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "rom_test.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 415996 kilobytes

Writing NGD file "rom_test.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "rom_test.bld"...
