$date
	Sat Oct 22 18:45:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#609144
b10111 !
1"
#609146
b10111 &
b10111 %
1$
#609147
0"
#609150
b1000110 &
b1000110 %
#609154
b100011 &
b100011 %
#609158
b1101010 &
b1101010 %
#609162
b110101 &
b110101 %
#609166
b10100000 &
b10100000 %
#609170
b1010000 &
b1010000 %
#609174
b101000 &
b101000 %
#609178
b10100 &
b10100 %
#609182
b1010 &
b1010 %
#609186
b101 &
b101 %
#609190
b10000 &
b10000 %
#609194
b1000 &
b1000 %
#609198
b100 &
b100 %
#609202
b10 &
b10 %
#609206
b1 &
1#
b1 %
#609210
b0 &
b0 %
0#
0$
#1633642
b10110 &
b10110 %
1$
b10110 !
1"
#1633643
0"
#1633646
b1011 &
b1011 %
#1633650
b100010 &
b100010 %
#1633654
b10001 &
b10001 %
#1633658
b110100 &
b110100 %
#1633662
b11010 &
b11010 %
#1633666
b1101 &
b1101 %
#1633670
b101000 &
b101000 %
#1633674
b10100 &
b10100 %
#1633678
b1010 &
b1010 %
#1633682
b101 &
b101 %
#1633686
b10000 &
b10000 %
#1633690
b1000 &
b1000 %
#1633694
b100 &
b100 %
#1633698
b10 &
b10 %
#1633702
b1 &
1#
b1 %
#1633706
b0 &
b0 %
0#
0$
#2623045
b10000 !
1"
#2623046
b10000 &
b10000 %
1$
#2623047
0"
#2623050
b1000 &
b1000 %
#2623054
b100 &
b100 %
#2623058
b10 &
b10 %
#2623062
b1 &
1#
b1 %
#2623066
b0 &
b0 %
0#
0$
#4500012
