verilog-set-compile-command is an interactive compiled Lisp function in `verilog-mode.el'.<br/><br/>(verilog-set-compile-command)<br/><br/>Function to compute shell command to compile Verilog.<br/><br/>This reads `verilog-tool' and sets `compile-command'.  This specifies the<br/>program that executes when you type M-x compile or<br/>M-x verilog-auto-save-compile.<br/><br/>By default `verilog-tool' uses a Makefile if one exists in the<br/>current directory.  If not, it is set to the `verilog-linter',<br/>`verilog-compiler', `verilog-coverage', `verilog-preprocessor',<br/>or `verilog-simulator' variables, as selected with the Verilog -><br/>"Choose Compilation Action" menu.<br/><br/>You should set `verilog-tool' or the other variables to the path and<br/>arguments for your Verilog simulator.  For example:<br/>    "vcs -p123 -O"<br/>or a string like:<br/>    "(cd /tmp; surecov %s)".<br/><br/>In the former case, the path to the current buffer is concat'ed to the<br/>value of `verilog-tool'; in the later, the path to the current buffer is<br/>substituted for the %s.<br/><br/>Where __FLAGS__ appears in the string `verilog-current-flags'<br/>will be substituted.<br/><br/>Where __FILE__ appears in the string, the variable<br/>`buffer-file-name' of the current buffer, without the directory<br/>portion, will be substituted.