 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : riscv_core
Version: O-2018.06-SP1
Date   : Wed Mar  6 23:53:19 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U59/X (SAEDRVT14_BUF_PS_3)             0.03       4.25 f
  ex_stage_i/alu_i/U308/X (SAEDRVT14_MUX2_4)              0.07       4.32 f
  ex_stage_i/alu_i/U306/X (SAEDRVT14_NR3_3)               0.04       4.36 r
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U303/X (SAEDRVT14_OR3_4)               0.04       4.44 f
  ex_stage_i/alu_i/result_o[4] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U29/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U99/X (SAEDRVT14_INV_3)                      0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[4] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[4] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2018/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1173/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1929/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1931/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1059/X (SAEDRVT14_AOI222_4)                 0.07       4.81 r
  id_stage_i/U452/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U59/X (SAEDRVT14_BUF_PS_3)             0.03       4.25 f
  ex_stage_i/alu_i/U308/X (SAEDRVT14_MUX2_4)              0.07       4.32 f
  ex_stage_i/alu_i/U306/X (SAEDRVT14_NR3_3)               0.04       4.36 r
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U303/X (SAEDRVT14_OR3_4)               0.04       4.44 f
  ex_stage_i/alu_i/result_o[4] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U29/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U99/X (SAEDRVT14_INV_3)                      0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[4] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[4] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2018/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1173/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1929/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1931/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1059/X (SAEDRVT14_AOI222_4)                 0.07       4.81 r
  id_stage_i/U262/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U59/X (SAEDRVT14_BUF_PS_3)             0.03       4.25 f
  ex_stage_i/alu_i/U308/X (SAEDRVT14_MUX2_4)              0.07       4.32 f
  ex_stage_i/alu_i/U306/X (SAEDRVT14_NR3_3)               0.04       4.36 r
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U303/X (SAEDRVT14_OR3_4)               0.04       4.44 f
  ex_stage_i/alu_i/result_o[4] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U29/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U99/X (SAEDRVT14_INV_3)                      0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[4] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[4] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2018/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1173/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1929/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1931/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1059/X (SAEDRVT14_AOI222_4)                 0.07       4.81 r
  id_stage_i/U1058/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.86 f
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U976/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U389/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U387/X (SAEDRVT14_NR3_3)               0.04       4.35 r
  ex_stage_i/alu_i/U69/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U384/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U25/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U4/X (SAEDRVT14_INV_PS_3)                    0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2023/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1217/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1923/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1925/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1063/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U454/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U976/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U389/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U387/X (SAEDRVT14_NR3_3)               0.04       4.35 r
  ex_stage_i/alu_i/U69/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U384/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U25/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U4/X (SAEDRVT14_INV_PS_3)                    0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2023/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1217/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1923/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1925/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1063/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U264/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U976/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U389/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U387/X (SAEDRVT14_NR3_3)               0.04       4.35 r
  ex_stage_i/alu_i/U69/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U384/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U25/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U4/X (SAEDRVT14_INV_PS_3)                    0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2023/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1217/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1923/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1925/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1063/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U1062/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.86 f
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U976/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U325/X (SAEDRVT14_NR3_3)               0.04       4.35 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U323/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2022/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1183/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1926/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1928/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1061/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U453/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U976/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U325/X (SAEDRVT14_NR3_3)               0.04       4.35 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U323/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2022/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1183/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1926/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1928/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1061/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U263/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U976/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U325/X (SAEDRVT14_NR3_3)               0.04       4.35 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U323/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2022/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1183/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1926/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1928/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1061/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U1060/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.86 f
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U976/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U616/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U614/X (SAEDRVT14_NR3_3)               0.04       4.35 r
  ex_stage_i/alu_i/U612/X (SAEDRVT14_ND2_CDC_4)           0.04       4.39 f
  ex_stage_i/alu_i/U611/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U23/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U100/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2025/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1347/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1920/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1922/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1065/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U265/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U976/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U616/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U614/X (SAEDRVT14_NR3_3)               0.04       4.35 r
  ex_stage_i/alu_i/U612/X (SAEDRVT14_ND2_CDC_4)           0.04       4.39 f
  ex_stage_i/alu_i/U611/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U23/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U100/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2025/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1347/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1920/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1922/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1065/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U455/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U976/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U616/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U614/X (SAEDRVT14_NR3_3)               0.04       4.35 r
  ex_stage_i/alu_i/U612/X (SAEDRVT14_ND2_CDC_4)           0.04       4.39 f
  ex_stage_i/alu_i/U611/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U23/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U100/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2025/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1347/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1920/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1922/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1065/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U1064/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.86 f
  id_stage_i/alu_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_MUXI2_4)              0.05       4.30 f
  ex_stage_i/alu_i/U973/X (SAEDRVT14_OR3_4)               0.03       4.34 f
  ex_stage_i/alu_i/U972/X (SAEDRVT14_OR3_4)               0.05       4.38 f
  ex_stage_i/alu_i/U971/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[0] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U21/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U102/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[0] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[0] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2027/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1494/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1914/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1919/X (SAEDRVT14_ND2_CDC_4)                0.04       4.72 f
  id_stage_i/U1067/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U456/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_MUXI2_4)              0.05       4.30 f
  ex_stage_i/alu_i/U973/X (SAEDRVT14_OR3_4)               0.03       4.34 f
  ex_stage_i/alu_i/U972/X (SAEDRVT14_OR3_4)               0.05       4.38 f
  ex_stage_i/alu_i/U971/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[0] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U21/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U102/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[0] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[0] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2027/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1494/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1914/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1919/X (SAEDRVT14_ND2_CDC_4)                0.04       4.72 f
  id_stage_i/U1067/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U266/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_operand_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_MUXI2_4)              0.05       4.30 f
  ex_stage_i/alu_i/U973/X (SAEDRVT14_OR3_4)               0.03       4.34 f
  ex_stage_i/alu_i/U972/X (SAEDRVT14_OR3_4)               0.05       4.38 f
  ex_stage_i/alu_i/U971/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[0] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U21/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U102/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[0] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[0] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2027/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1494/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1914/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1919/X (SAEDRVT14_ND2_CDC_4)                0.04       4.72 f
  id_stage_i/U1067/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U1066/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.85 f
  id_stage_i/alu_operand_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_12_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U59/X (SAEDRVT14_BUF_PS_3)             0.03       4.25 f
  ex_stage_i/alu_i/U308/X (SAEDRVT14_MUX2_4)              0.07       4.32 f
  ex_stage_i/alu_i/U306/X (SAEDRVT14_NR3_3)               0.04       4.36 r
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U303/X (SAEDRVT14_OR3_4)               0.04       4.44 f
  ex_stage_i/alu_i/result_o[4] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U29/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U99/X (SAEDRVT14_INV_3)                      0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[4] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[4] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2018/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1173/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1929/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1931/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1095/X (SAEDRVT14_AOI22_3)                  0.05       4.79 r
  id_stage_i/U469/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.84 f
  id_stage_i/mult_dot_op_b_ex_o_reg_12_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_12_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_12_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U59/X (SAEDRVT14_BUF_PS_3)             0.03       4.25 f
  ex_stage_i/alu_i/U308/X (SAEDRVT14_MUX2_4)              0.07       4.32 f
  ex_stage_i/alu_i/U306/X (SAEDRVT14_NR3_3)               0.04       4.36 r
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U303/X (SAEDRVT14_OR3_4)               0.04       4.44 f
  ex_stage_i/alu_i/result_o[4] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U29/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U99/X (SAEDRVT14_INV_3)                      0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[4] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[4] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2018/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1173/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1929/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1931/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1095/X (SAEDRVT14_AOI22_3)                  0.05       4.79 r
  id_stage_i/U1094/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.84 f
  id_stage_i/alu_operand_b_ex_o_reg_12_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_12_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_12_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U59/X (SAEDRVT14_BUF_PS_3)             0.03       4.25 f
  ex_stage_i/alu_i/U308/X (SAEDRVT14_MUX2_4)              0.07       4.32 f
  ex_stage_i/alu_i/U306/X (SAEDRVT14_NR3_3)               0.04       4.36 r
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U303/X (SAEDRVT14_OR3_4)               0.04       4.44 f
  ex_stage_i/alu_i/result_o[4] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U29/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U99/X (SAEDRVT14_INV_3)                      0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[4] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[4] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2018/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1173/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1929/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1931/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1095/X (SAEDRVT14_AOI22_3)                  0.05       4.79 r
  id_stage_i/U279/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.84 f
  id_stage_i/mult_operand_b_ex_o_reg_12_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_12_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_20_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U59/X (SAEDRVT14_BUF_PS_3)             0.03       4.25 f
  ex_stage_i/alu_i/U308/X (SAEDRVT14_MUX2_4)              0.07       4.32 f
  ex_stage_i/alu_i/U306/X (SAEDRVT14_NR3_3)               0.04       4.36 r
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U303/X (SAEDRVT14_OR3_4)               0.04       4.44 f
  ex_stage_i/alu_i/result_o[4] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U29/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U99/X (SAEDRVT14_INV_3)                      0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[4] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[4] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2018/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1173/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1929/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1931/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1076/X (SAEDRVT14_AOI22_3)                  0.05       4.79 r
  id_stage_i/U270/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.84 f
  id_stage_i/mult_operand_b_ex_o_reg_20_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_20_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_20_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 r
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.10 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)               0.06       0.15 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)             0.05       0.20 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)            0.07       0.27 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)                0.06       0.33 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.33 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.57 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.76 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.84 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.90 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)     0.03       0.93 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.15 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.24 r
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       1.77 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_NR2_MM_3)     0.03       1.80 r
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.86 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.94 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       2.05 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.13 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.19 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.21 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.27 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)         0.03       2.39 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.04       2.43 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.49 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)      0.05       2.57 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.61 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)       0.04       2.65 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.03       2.68 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.74 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.85 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.93 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.99 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.08 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.08 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.11 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.16 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.21 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.21 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)           0.09       3.30 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.03       3.34 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_3)               0.03       3.36 r
  ex_stage_i/alu_i/U23/X (SAEDRVT14_BUF_PS_3)             0.03       3.39 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_BUF_3)                0.04       3.43 r
  ex_stage_i/alu_i/U57/X (SAEDRVT14_OAI21_V1_4)           0.05       3.48 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.48 f
  ex_stage_i/alu_i/srl_283/U313/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.56 f
  ex_stage_i/alu_i/srl_283/U312/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.68 f
  ex_stage_i/alu_i/srl_283/U259/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U152/X (SAEDRVT14_AO221_4)     0.06       3.79 f
  ex_stage_i/alu_i/srl_283/B[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.79 f
  ex_stage_i/alu_i/U1462/X (SAEDRVT14_INV_3)              0.02       3.81 r
  ex_stage_i/alu_i/U1459/X (SAEDRVT14_OAI222_4)           0.08       3.89 f
  ex_stage_i/alu_i/U1266/X (SAEDRVT14_INV_3)              0.02       3.91 r
  ex_stage_i/alu_i/U1265/X (SAEDRVT14_MUXI2_4)            0.05       3.96 f
  ex_stage_i/alu_i/U134/X (SAEDRVT14_AOI22_3)             0.05       4.00 r
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AN2_MM_3)             0.03       4.03 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OAI22_3)             0.04       4.07 f
  ex_stage_i/alu_i/U141/X (SAEDRVT14_AO22_4)              0.06       4.13 f
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.19 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)               0.03       4.22 f
  ex_stage_i/alu_i/U59/X (SAEDRVT14_BUF_PS_3)             0.03       4.25 f
  ex_stage_i/alu_i/U308/X (SAEDRVT14_MUX2_4)              0.07       4.32 f
  ex_stage_i/alu_i/U306/X (SAEDRVT14_NR3_3)               0.04       4.36 r
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND2_CDC_4)            0.04       4.39 f
  ex_stage_i/alu_i/U303/X (SAEDRVT14_OR3_4)               0.04       4.44 f
  ex_stage_i/alu_i/result_o[4] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U29/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U99/X (SAEDRVT14_INV_3)                      0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[4] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[4] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2018/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1173/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1929/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1931/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1076/X (SAEDRVT14_AOI22_3)                  0.05       4.79 r
  id_stage_i/U460/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.84 f
  id_stage_i/mult_dot_op_b_ex_o_reg_20_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_20_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
