vendor_name = ModelSim
source_file = 1, /home/joaovicente/Downloads/SO/Quartus13/h7/h7_teste/freqmod60.vhd
source_file = 1, /home/joaovicente/Downloads/SO/Quartus13/h7/h7_teste/h7_teste.bdf
source_file = 1, /home/joaovicente/Downloads/SO/Quartus13/h7/h7_teste/h7_teste.vwf
source_file = 1, /home/joaovicente/Downloads/SO/Quartus13/h7/h7_teste/debouncer.vhd
source_file = 1, /home/joaovicente/Downloads/SO/Quartus13/h7/h7_teste/freq.bdf
source_file = 1, /home/joaovicente/Downloads/SO/Quartus13/h7/h7_teste/db/h7_teste.cbx.xml
source_file = 1, /home/joaovicente/Downloads/SO/Quartus13/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/joaovicente/Downloads/SO/Quartus13/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/joaovicente/Downloads/SO/Quartus13/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/joaovicente/Downloads/SO/Quartus13/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = freqmod60
instance = comp, \clk~I , clk, freqmod60, 1
instance = comp, \clk~clkctrl , clk~clkctrl, freqmod60, 1
instance = comp, \q[2]~2 , q[2]~2, freqmod60, 1
instance = comp, \q[2] , q[2], freqmod60, 1
instance = comp, \q[1]~0 , q[1]~0, freqmod60, 1
instance = comp, \q[1] , q[1], freqmod60, 1
instance = comp, \q[0]~1 , q[0]~1, freqmod60, 1
instance = comp, \q[0] , q[0], freqmod60, 1
instance = comp, \divider_clock~0 , divider_clock~0, freqmod60, 1
instance = comp, \divider_clock~reg0 , divider_clock~reg0, freqmod60, 1
instance = comp, \divider_clock~I , divider_clock, freqmod60, 1
