--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml decogeneric.twx decogeneric.ncd -o decogeneric.twr
decogeneric.pcf -ucf pines.ucf

Design file:              decogeneric.ncd
Physical constraint file: decogeneric.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
entrada<0>     |salida<0>      |    8.264|
entrada<0>     |salida<1>      |    8.310|
entrada<0>     |salida<2>      |    8.309|
entrada<0>     |salida<3>      |    8.348|
entrada<0>     |salida<4>      |    7.614|
entrada<0>     |salida<5>      |    7.665|
entrada<0>     |salida<6>      |    8.026|
entrada<0>     |salida<7>      |    7.908|
entrada<1>     |salida<0>      |    8.552|
entrada<1>     |salida<1>      |    8.598|
entrada<1>     |salida<2>      |    8.370|
entrada<1>     |salida<3>      |    8.409|
entrada<1>     |salida<4>      |    8.117|
entrada<1>     |salida<5>      |    8.168|
entrada<1>     |salida<6>      |    7.925|
entrada<1>     |salida<7>      |    7.807|
entrada<2>     |salida<0>      |    8.400|
entrada<2>     |salida<1>      |    8.446|
entrada<2>     |salida<2>      |    8.218|
entrada<2>     |salida<3>      |    8.257|
entrada<2>     |salida<4>      |    7.974|
entrada<2>     |salida<5>      |    8.025|
entrada<2>     |salida<6>      |    7.769|
entrada<2>     |salida<7>      |    7.651|
---------------+---------------+---------+


Analysis completed Fri Feb 17 16:08:12 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



