

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Wed Oct 26 19:06:45 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  1876598|  13488274|  1876599|  13488275|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+----------+---------+----------+---------+
        |                         |              |       Latency      |      Interval      | Pipeline|
        |         Instance        |    Module    |   min   |    max   |   min   |    max   |   Type  |
        +-------------------------+--------------+---------+----------+---------+----------+---------+
        |grp_dut_bnn_xcel_fu_136  |dut_bnn_xcel  |  1876324|  13488000|  1876324|  13488000|   none  |
        +-------------------------+--------------+---------+----------+---------+----------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  272|  272|        34|          -|          -|     8|    no    |
        | + Loop 1.1  |   32|   32|         1|          -|          -|    32|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     24|
|FIFO             |        -|      -|       -|      -|
|Instance         |       22|     19|    2959|   4809|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     27|
|Register         |        -|      -|      54|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       23|     19|    3013|   4860|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        8|      8|       2|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+------+------+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+--------------+---------+-------+------+------+
    |grp_dut_bnn_xcel_fu_136  |dut_bnn_xcel  |       22|     19|  2959|  4809|
    +-------------------------+--------------+---------+-------+------+------+
    |Total                    |              |       22|     19|  2959|  4809|
    +-------------------------+--------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------+------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+---+----+------+-----+------+-------------+
    |input_U  |dut_bnn_xcel_mem_conv1  |        1|  0|   0|  5184|    1|     1|         5184|
    +---------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                        |        1|  0|   0|  5184|    1|     1|         5184|
    +---------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_164_p2        |     +    |      0|  0|   4|           4|           1|
    |j_fu_196_p2          |     +    |      0|  0|   6|           6|           1|
    |tmp_3_fu_210_p2      |     +    |      0|  0|   8|           8|           8|
    |ap_sig_58            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_158_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_190_p2   |   icmp   |      0|  0|   3|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  24|          29|          23|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |Hi_assign_reg_125   |   6|          2|    6|         12|
    |ap_NS_fsm           |   1|          5|    1|          5|
    |i_reg_114           |   4|          2|    4|          8|
    |input_address0      |  13|          3|   13|         39|
    |input_ce0           |   1|          3|    1|          3|
    |strm_in_V_V_blk_n   |   1|          2|    1|          2|
    |strm_out_V_V_blk_n  |   1|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|         19|   27|         71|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |Hi_assign_reg_125                        |   6|   0|    6|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_reg_grp_dut_bnn_xcel_fu_136_ap_start  |   1|   0|    1|          0|
    |i_3_reg_223                              |   4|   0|    4|          0|
    |i_reg_114                                |   4|   0|    4|          0|
    |tmp_V_2_reg_228                          |  32|   0|   32|          0|
    |tmp_s_reg_233                            |   3|   0|    8|          5|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  54|   0|   59|          5|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

