{
  "Top": "seq_align_multiple",
  "RtlTop": "seq_align_multiple",
  "RtlPrefix": "",
  "RtlSubPrefix": "seq_align_multiple_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "query_string_comp": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<char, 256>&",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "query_string_comp_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "query_string_comp_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "query_string_comp_2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "query_string_comp_3",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "query_string_comp_4",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "query_string_comp_5",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "query_string_comp_6",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "query_string_comp_7",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "reference_string_comp": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<char, 256>&",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "reference_string_comp_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "reference_string_comp_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "reference_string_comp_2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "reference_string_comp_3",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "reference_string_comp_4",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "reference_string_comp_5",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "reference_string_comp_6",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "reference_string_comp_7",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "dummies": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dummies_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dummies_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": ["set_directive_top seq_align_multiple -name seq_align_multiple"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "seq_align_multiple"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "seq_align_multiple",
    "Version": "1.0",
    "DisplayName": "Seq_align_multiple",
    "Revision": "2113153277",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_seq_align_multiple_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/seq_align_multiple.cpp"],
    "Vhdl": [
      "impl\/vhdl\/seq_align_multiple_control_s_axi.vhd",
      "impl\/vhdl\/seq_align_multiple_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/seq_align_multiple_gmem_m_axi.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_83_2_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_83_8_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_164_2_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_164_8_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_325_2_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_325_8_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_326_32_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_3232_32_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_regslice_both.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_last_pe_score_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_local_reference_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_kernel1.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_767_1.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_966_1.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_993_1.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_1009_1.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_975_2.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_1002_2.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_1018_2.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_loop_tb.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_traceback_logic.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_773_2.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_795_6.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_828_9.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_938_3.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_962_7.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_982_3.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_984_3.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_995_10.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_996_5_VITIS_LOOP_998_6.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1006_7.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1008_7.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1009_3.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1023_5_VITIS_LOOP_1025_6.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1025_3.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1032_3.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1033_7.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1039_5_VITIS_LOOP_1041_6.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1039_10.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1041_10.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1046_5_VITIS_LOOP_1048_6.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1049_7.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1056_7.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1066_10.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1082_10.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1089_10.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1108_11.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1155_11.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_traceback_V_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_global_traceback_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_last_pe_score_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_last_pe_scoreIx_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_local_reference_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_kernel1.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_460_1.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_469_2.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_loop_tb.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_traceback_logic.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_187_2.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_197_4.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_215_7.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_245_10.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_310_11.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_476_3.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_487_5.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_496_6_VITIS_LOOP_498_7.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_508_8.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_538_11.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_609_12.vhd",
      "impl\/vhdl\/seq_align_multiple_seq_align_traceback_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/seq_align_multiple_control_s_axi.v",
      "impl\/verilog\/seq_align_multiple_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/seq_align_multiple_gmem_m_axi.v",
      "impl\/verilog\/seq_align_multiple_mux_83_2_1_1.v",
      "impl\/verilog\/seq_align_multiple_mux_83_8_1_1.v",
      "impl\/verilog\/seq_align_multiple_mux_164_2_1_1.v",
      "impl\/verilog\/seq_align_multiple_mux_164_8_1_1.v",
      "impl\/verilog\/seq_align_multiple_mux_325_2_1_1.v",
      "impl\/verilog\/seq_align_multiple_mux_325_8_1_1.v",
      "impl\/verilog\/seq_align_multiple_mux_326_32_1_1.v",
      "impl\/verilog\/seq_align_multiple_mux_3232_32_1_1.v",
      "impl\/verilog\/seq_align_multiple_regslice_both.v",
      "impl\/verilog\/seq_align_multiple_seq_align.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_last_pe_score_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_local_reference_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_kernel1.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_767_1.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_966_1.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_993_1.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_1009_1.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_975_2.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_1002_2.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_1018_2.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_loop_tb.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_traceback_logic.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_773_2.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_795_6.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_828_9.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_938_3.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_962_7.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_982_3.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_984_3.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_995_10.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_996_5_VITIS_LOOP_998_6.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1006_7.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1008_7.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1009_3.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1023_5_VITIS_LOOP_1025_6.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1025_3.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1032_3.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1033_7.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1039_5_VITIS_LOOP_1041_6.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1039_10.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1041_10.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1046_5_VITIS_LOOP_1048_6.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1049_7.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1056_7.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1066_10.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1082_10.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1089_10.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1108_11.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_Pipeline_VITIS_LOOP_1155_11.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_traceback_V_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_seq_align_global_traceback_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_seq_align_last_pe_score_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_seq_align_last_pe_scoreIx_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_seq_align_local_reference_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_kernel1.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_460_1.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_469_2.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_loop_tb.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_traceback_logic.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_187_2.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_197_4.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_215_7.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_245_10.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_310_11.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_476_3.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_487_5.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_496_6_VITIS_LOOP_498_7.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_508_8.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_538_11.v",
      "impl\/verilog\/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_609_12.v",
      "impl\/verilog\/seq_align_multiple_seq_align_traceback_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/seq_align_multiple_v1_0\/data\/seq_align_multiple.mdd",
      "impl\/misc\/drivers\/seq_align_multiple_v1_0\/data\/seq_align_multiple.tcl",
      "impl\/misc\/drivers\/seq_align_multiple_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/seq_align_multiple_v1_0\/src\/xseq_align_multiple.c",
      "impl\/misc\/drivers\/seq_align_multiple_v1_0\/src\/xseq_align_multiple.h",
      "impl\/misc\/drivers\/seq_align_multiple_v1_0\/src\/xseq_align_multiple_hw.h",
      "impl\/misc\/drivers\/seq_align_multiple_v1_0\/src\/xseq_align_multiple_linux.c",
      "impl\/misc\/drivers\/seq_align_multiple_v1_0\/src\/xseq_align_multiple_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/seq_align_multiple.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "dummies_1",
          "access": "W",
          "description": "Data signal of dummies",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dummies",
              "access": "W",
              "description": "Bit 31 to 0 of dummies"
            }]
        },
        {
          "offset": "0x14",
          "name": "dummies_2",
          "access": "W",
          "description": "Data signal of dummies",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dummies",
              "access": "W",
              "description": "Bit 63 to 32 of dummies"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "dummies"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem:query_string_comp_0:query_string_comp_1:query_string_comp_2:query_string_comp_3:query_string_comp_4:query_string_comp_5:query_string_comp_6:query_string_comp_7:reference_string_comp_0:reference_string_comp_1:reference_string_comp_2:reference_string_comp_3:reference_string_comp_4:reference_string_comp_5:reference_string_comp_6:reference_string_comp_7",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "dummies"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "dummies"
        }
      ]
    },
    "query_string_comp_0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "query_string_comp_0_",
      "ports": [
        "query_string_comp_0_TDATA",
        "query_string_comp_0_TREADY",
        "query_string_comp_0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "query_string_comp"
        }]
    },
    "query_string_comp_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "query_string_comp_1_",
      "ports": [
        "query_string_comp_1_TDATA",
        "query_string_comp_1_TREADY",
        "query_string_comp_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "query_string_comp"
        }]
    },
    "query_string_comp_2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "query_string_comp_2_",
      "ports": [
        "query_string_comp_2_TDATA",
        "query_string_comp_2_TREADY",
        "query_string_comp_2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "query_string_comp"
        }]
    },
    "query_string_comp_3": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "query_string_comp_3_",
      "ports": [
        "query_string_comp_3_TDATA",
        "query_string_comp_3_TREADY",
        "query_string_comp_3_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "query_string_comp"
        }]
    },
    "query_string_comp_4": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "query_string_comp_4_",
      "ports": [
        "query_string_comp_4_TDATA",
        "query_string_comp_4_TREADY",
        "query_string_comp_4_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "query_string_comp"
        }]
    },
    "query_string_comp_5": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "query_string_comp_5_",
      "ports": [
        "query_string_comp_5_TDATA",
        "query_string_comp_5_TREADY",
        "query_string_comp_5_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "query_string_comp"
        }]
    },
    "query_string_comp_6": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "query_string_comp_6_",
      "ports": [
        "query_string_comp_6_TDATA",
        "query_string_comp_6_TREADY",
        "query_string_comp_6_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "query_string_comp"
        }]
    },
    "query_string_comp_7": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "query_string_comp_7_",
      "ports": [
        "query_string_comp_7_TDATA",
        "query_string_comp_7_TREADY",
        "query_string_comp_7_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "query_string_comp"
        }]
    },
    "reference_string_comp_0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "reference_string_comp_0_",
      "ports": [
        "reference_string_comp_0_TDATA",
        "reference_string_comp_0_TREADY",
        "reference_string_comp_0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "reference_string_comp"
        }]
    },
    "reference_string_comp_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "reference_string_comp_1_",
      "ports": [
        "reference_string_comp_1_TDATA",
        "reference_string_comp_1_TREADY",
        "reference_string_comp_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "reference_string_comp"
        }]
    },
    "reference_string_comp_2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "reference_string_comp_2_",
      "ports": [
        "reference_string_comp_2_TDATA",
        "reference_string_comp_2_TREADY",
        "reference_string_comp_2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "reference_string_comp"
        }]
    },
    "reference_string_comp_3": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "reference_string_comp_3_",
      "ports": [
        "reference_string_comp_3_TDATA",
        "reference_string_comp_3_TREADY",
        "reference_string_comp_3_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "reference_string_comp"
        }]
    },
    "reference_string_comp_4": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "reference_string_comp_4_",
      "ports": [
        "reference_string_comp_4_TDATA",
        "reference_string_comp_4_TREADY",
        "reference_string_comp_4_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "reference_string_comp"
        }]
    },
    "reference_string_comp_5": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "reference_string_comp_5_",
      "ports": [
        "reference_string_comp_5_TDATA",
        "reference_string_comp_5_TREADY",
        "reference_string_comp_5_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "reference_string_comp"
        }]
    },
    "reference_string_comp_6": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "reference_string_comp_6_",
      "ports": [
        "reference_string_comp_6_TDATA",
        "reference_string_comp_6_TREADY",
        "reference_string_comp_6_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "reference_string_comp"
        }]
    },
    "reference_string_comp_7": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "reference_string_comp_7_",
      "ports": [
        "reference_string_comp_7_TDATA",
        "reference_string_comp_7_TREADY",
        "reference_string_comp_7_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "reference_string_comp"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "query_string_comp_0_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "query_string_comp_0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "query_string_comp_0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "query_string_comp_1_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "query_string_comp_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "query_string_comp_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "query_string_comp_2_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "query_string_comp_2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "query_string_comp_2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "query_string_comp_3_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "query_string_comp_3_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "query_string_comp_3_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "query_string_comp_4_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "query_string_comp_4_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "query_string_comp_4_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "query_string_comp_5_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "query_string_comp_5_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "query_string_comp_5_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "query_string_comp_6_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "query_string_comp_6_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "query_string_comp_6_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "query_string_comp_7_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "query_string_comp_7_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "query_string_comp_7_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "reference_string_comp_0_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "reference_string_comp_0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "reference_string_comp_0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "reference_string_comp_1_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "reference_string_comp_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "reference_string_comp_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "reference_string_comp_2_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "reference_string_comp_2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "reference_string_comp_2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "reference_string_comp_3_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "reference_string_comp_3_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "reference_string_comp_3_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "reference_string_comp_4_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "reference_string_comp_4_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "reference_string_comp_4_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "reference_string_comp_5_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "reference_string_comp_5_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "reference_string_comp_5_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "reference_string_comp_6_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "reference_string_comp_6_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "reference_string_comp_6_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "reference_string_comp_7_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "reference_string_comp_7_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "reference_string_comp_7_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "seq_align_multiple",
      "Instances": [{
          "ModuleName": "seq_align_global",
          "InstanceName": "grp_seq_align_global_fu_118",
          "Instances": [
            {
              "ModuleName": "seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_767_1",
              "InstanceName": "grp_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_767_1_fu_1043"
            },
            {
              "ModuleName": "seq_align_global_Pipeline_VITIS_LOOP_773_2",
              "InstanceName": "grp_seq_align_global_Pipeline_VITIS_LOOP_773_2_fu_1110"
            },
            {
              "ModuleName": "seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5",
              "InstanceName": "grp_seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5_fu_1116"
            },
            {
              "ModuleName": "seq_align_global_Pipeline_VITIS_LOOP_795_6",
              "InstanceName": "grp_seq_align_global_Pipeline_VITIS_LOOP_795_6_fu_1184"
            },
            {
              "ModuleName": "seq_align_global_Pipeline_VITIS_LOOP_828_9",
              "InstanceName": "grp_seq_align_global_Pipeline_VITIS_LOOP_828_9_fu_1222"
            },
            {
              "ModuleName": "seq_align_global_Pipeline_traceback_logic",
              "InstanceName": "grp_seq_align_global_Pipeline_traceback_logic_fu_1291"
            },
            {
              "ModuleName": "seq_align_global_Pipeline_kernel1",
              "InstanceName": "grp_seq_align_global_Pipeline_kernel1_fu_1327"
            }
          ]
        }]
    },
    "Info": {
      "seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_767_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seq_align_global_Pipeline_VITIS_LOOP_773_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seq_align_global_Pipeline_VITIS_LOOP_795_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seq_align_global_Pipeline_VITIS_LOOP_828_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seq_align_global_Pipeline_kernel1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seq_align_global_Pipeline_traceback_logic": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seq_align_global": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seq_align_multiple": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_767_1": {
        "Latency": {
          "LatencyBest": "98",
          "LatencyAvg": "98",
          "LatencyWorst": "98",
          "PipelineII": "98",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.377"
        },
        "Loops": [{
            "Name": "local_dpmem_loop_VITIS_LOOP_767_1",
            "TripCount": "96",
            "Latency": "96",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "127",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "seq_align_global_Pipeline_VITIS_LOOP_773_2": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.151"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_773_2",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "88",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5": {
        "Latency": {
          "LatencyBest": "65538",
          "LatencyAvg": "65538",
          "LatencyWorst": "65538",
          "PipelineII": "65538",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.482"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_786_4_VITIS_LOOP_788_5",
            "TripCount": "65536",
            "Latency": "65536",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "55",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "172",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "seq_align_global_Pipeline_VITIS_LOOP_795_6": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_795_6",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "67",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "seq_align_global_Pipeline_VITIS_LOOP_828_9": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.212"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_828_9",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "265",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "344",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "seq_align_global_Pipeline_kernel1": {
        "Latency": {
          "LatencyBest": "295",
          "LatencyAvg": "295",
          "LatencyWorst": "295",
          "PipelineII": "295",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "5.248"
        },
        "Loops": [{
            "Name": "kernel1",
            "TripCount": "287",
            "Latency": "293",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "11898",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "35324",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "seq_align_global_Pipeline_traceback_logic": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.721"
        },
        "Loops": [{
            "Name": "traceback_logic",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "137",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "412",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "seq_align_global": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "5.248"
        },
        "Loops": [{
            "Name": "kernel",
            "TripCount": "8",
            "Latency": "2672",
            "PipelineII": "",
            "PipelineDepth": "334"
          }],
        "Area": {
          "BRAM_18K": "33",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "5",
          "FF": "15770",
          "AVAIL_FF": "460800",
          "UTIL_FF": "3",
          "LUT": "42822",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "18",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0"
        }
      },
      "seq_align_multiple": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "5.248"
        },
        "Area": {
          "BRAM_18K": "33",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "5",
          "FF": "16726",
          "AVAIL_FF": "460800",
          "UTIL_FF": "3",
          "LUT": "44686",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "19",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-08-08 00:17:22 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
