[
 {
  "InstFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/components.v",
  "InstLine" : 1,
  "InstName" : "COUNTER_32",
  "ModuleFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/components.v",
  "ModuleLine" : 1,
  "ModuleName" : "COUNTER_32"
 },
 {
  "InstFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/sr_components.v",
  "InstLine" : 168,
  "InstName" : "top_module",
  "ModuleFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/sr_components.v",
  "ModuleLine" : 168,
  "ModuleName" : "top_module",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/sr_components.v",
    "InstLine" : 181,
    "InstName" : "DIV1",
    "ModuleFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/components.v",
    "ModuleLine" : 13,
    "ModuleName" : "FREQ_DIVIDER"
   },
   {
    "InstFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/sr_components.v",
    "InstLine" : 186,
    "InstName" : "DIV2",
    "ModuleFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/components.v",
    "ModuleLine" : 13,
    "ModuleName" : "FREQ_DIVIDER"
   },
   {
    "InstFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/sr_components.v",
    "InstLine" : 191,
    "InstName" : "DIV3",
    "ModuleFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/components.v",
    "ModuleLine" : 13,
    "ModuleName" : "FREQ_DIVIDER"
   },
   {
    "InstFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/sr_components.v",
    "InstLine" : 197,
    "InstName" : "LOADER",
    "ModuleFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/sr_components.v",
    "ModuleLine" : 47,
    "ModuleName" : "LOAD_CUBE_DATA",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/sr_components.v",
      "InstLine" : 83,
      "InstName" : "MEM1",
      "ModuleFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/memory.v",
      "ModuleLine" : 1,
      "ModuleName" : "ROM"
     },
     {
      "InstFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/sr_components.v",
      "InstLine" : 94,
      "InstName" : "CONTROL_REG",
      "ModuleFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/sr_components.v",
      "ModuleLine" : 1,
      "ModuleName" : "LOAD_DATA"
     },
     {
      "InstFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/sr_components.v",
      "InstLine" : 105,
      "InstName" : "COLORS_REG",
      "ModuleFile" : "C:/Users/HP/Desktop/CPE222 Final/CPE222-Final-Project/src/verilog/sr_components.v",
      "ModuleLine" : 1,
      "ModuleName" : "LOAD_DATA"
     }
    ]
   }
  ]
 }
]