Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar 21 19:36:03 2024
| Host         : LAPTOP-L57NIJPM running 64-bit major release  (build 9200)
| Command      : report_utilization -file usp_rf_data_converter_0_example_design_utilization_placed.rpt -pb usp_rf_data_converter_0_example_design_utilization_placed.pb
| Design       : usp_rf_data_converter_0_example_design
| Device       : xczu67dr-fsve1156-2-i
| Speed File   : -2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 11443 |     0 |          0 |    223680 |  5.12 |
|   LUT as Logic             | 10978 |     0 |          0 |    223680 |  4.91 |
|   LUT as Memory            |   465 |     0 |          0 |    109920 |  0.42 |
|     LUT as Distributed RAM |   248 |     0 |            |           |       |
|     LUT as Shift Register  |   217 |     0 |            |           |       |
| CLB Registers              | 13726 |     0 |          0 |    447360 |  3.07 |
|   Register as Flip Flop    | 13725 |     0 |          0 |    447360 |  3.07 |
|   Register as Latch        |     0 |     0 |          0 |    447360 |  0.00 |
|   Register as AND/OR       |     1 |     0 |          0 |    447360 | <0.01 |
| CARRY8                     |    85 |     0 |          0 |     27960 |  0.30 |
| F7 Muxes                   |   497 |     0 |          0 |    111840 |  0.44 |
| F8 Muxes                   |    10 |     0 |          0 |     55920 |  0.02 |
| F9 Muxes                   |     0 |     0 |          0 |     27960 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 48    |          Yes |           - |          Set |
| 398   |          Yes |           - |        Reset |
| 658   |          Yes |         Set |            - |
| 12621 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2678 |     0 |          0 |     27960 |  9.58 |
|   CLBL                                     |  1287 |     0 |            |           |       |
|   CLBM                                     |  1391 |     0 |            |           |       |
| LUT as Logic                               | 10978 |     0 |          0 |    223680 |  4.91 |
|   using O5 output only                     |   221 |       |            |           |       |
|   using O6 output only                     |  8050 |       |            |           |       |
|   using O5 and O6                          |  2707 |       |            |           |       |
| LUT as Memory                              |   465 |     0 |          0 |    109920 |  0.42 |
|   LUT as Distributed RAM                   |   248 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   164 |       |            |           |       |
|     using O5 and O6                        |    84 |       |            |           |       |
|   LUT as Shift Register                    |   217 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    55 |       |            |           |       |
|     using O5 and O6                        |   162 |       |            |           |       |
| CLB Registers                              | 13726 |     0 |          0 |    447360 |  3.07 |
|   Register driven from within the CLB      |  5249 |       |            |           |       |
|   Register driven from outside the CLB     |  8477 |       |            |           |       |
|     LUT in front of the register is unused |  5121 |       |            |           |       |
|     LUT in front of the register is used   |  3356 |       |            |           |       |
| Unique Control Sets                        |   804 |       |          0 |     55920 |  1.44 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 386.5 |     0 |          0 |       648 | 59.65 |
|   RAMB36/FIFO*    |   386 |     0 |          0 |       648 | 59.57 |
|     RAMB36E2 only |   386 |       |            |           |       |
|   RAMB18          |     1 |     0 |          0 |      1296 |  0.08 |
|     RAMB18E2 only |     1 |       |            |           |       |
| URAM              |     0 |     0 |          0 |       160 |  0.00 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1872 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       154 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        60 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        60 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        10 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       120 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       120 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        12 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        40 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        40 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        20 |  0.00 |
| RF_ADC           |    0 |     0 |          3 |         3 |  0.00 |
| RF_DAC           |    0 |     0 |          2 |         2 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   14 |     0 |          0 |       424 |  3.30 |
|   BUFGCE             |    8 |     0 |          0 |       124 |  6.45 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        20 |  0.00 |
|   BUFG_GT            |    2 |     0 |          0 |       168 |  1.19 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    2 |     0 |          0 |        40 |  5.00 |
| PLL                  |    0 |     0 |          0 |        10 |  0.00 |
| MMCM                 |    2 |     0 |          0 |         5 | 40.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         1 |   0.00 |
| DFE_CFR         |    0 |     0 |          0 |         8 |   0.00 |
| DFE_DUC_DDC     |    0 |     0 |          0 |        10 |   0.00 |
| DFE_FFT         |    0 |     0 |          0 |        18 |   0.00 |
| DFE_FIR         |    0 |     0 |          0 |        10 |   0.00 |
| DFE_MATRIX_FIR  |    0 |     0 |          0 |        10 |   0.00 |
| DFE_NL_FIR      |    0 |     0 |          0 |        16 |   0.00 |
| DFE_PQ_DECIM    |    0 |     0 |          0 |        10 |   0.00 |
| DFE_PQ_INTERP   |    0 |     0 |          0 |         8 |   0.00 |
| DFE_PRACH       |    0 |     0 |          0 |         1 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         4 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         4 |   0.00 |
| PS8             |    0 |     0 |          0 |         1 |   0.00 |
| RFADC           |    3 |     3 |          0 |         3 | 100.00 |
| RFDAC           |    2 |     2 |          0 |         2 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    2 |     0 |          0 |         4 |  50.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |   0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |          0 |         1 | 100.00 |
+-------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 12621 |            Register |
| LUT6         |  5610 |                 CLB |
| LUT3         |  2216 |                 CLB |
| LUT5         |  2189 |                 CLB |
| LUT4         |  1776 |                 CLB |
| LUT2         |  1513 |                 CLB |
| FDSE         |   658 |            Register |
| MUXF7        |   497 |                 CLB |
| FDCE         |   398 |            Register |
| RAMB36E2     |   386 |            BLOCKRAM |
| LUT1         |   381 |                 CLB |
| SRL16E       |   372 |                 CLB |
| RAMD64E      |   160 |                 CLB |
| RAMD32       |   136 |                 CLB |
| CARRY8       |    85 |                 CLB |
| FDPE         |    48 |            Register |
| RAMS32       |    36 |                 CLB |
| MUXF8        |    10 |                 CLB |
| BUFGCE       |     8 |               Clock |
| SRLC16E      |     7 |                 CLB |
| RFADC        |     3 |            Advanced |
| RFDAC        |     2 |            Advanced |
| MMCME4_ADV   |     2 |               Clock |
| BUFG_GT_SYNC |     2 |               Clock |
| BUFG_GT      |     2 |               Clock |
| BUFGCTRL     |     2 |               Clock |
| BSCANE2      |     2 |       Configuration |
| STARTUPE3    |     1 |       Configuration |
| RAMB18E2     |     1 |            BLOCKRAM |
| AND2B1L      |     1 |              Others |
+--------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| rfdc_ex_usp_rf_data_converter_0_0 |    1 |
| rfdc_ex_smartconnect_0_0          |    1 |
| rfdc_ex_rst_s_axi_aclk_57M_0      |    1 |
| rfdc_ex_microblaze_0_0            |    1 |
| rfdc_ex_mdm_1_0                   |    1 |
| rfdc_ex_lmb_bram_0                |    1 |
| rfdc_ex_jtag_axi_0_0              |    1 |
| rfdc_ex_ilmb_v10_0                |    1 |
| rfdc_ex_ilmb_bram_if_cntlr_0      |    1 |
| rfdc_ex_dlmb_v10_0                |    1 |
| rfdc_ex_dlmb_bram_if_cntlr_0      |    1 |
| rfdc_ex_dac_source_i_0            |    1 |
| rfdc_ex_clk_wiz_dac0_0            |    1 |
| rfdc_ex_clk_wiz_adc0_0            |    1 |
| rfdc_ex_adc_sink_i_0              |    1 |
| dbg_hub                           |    1 |
+-----------------------------------+------+


