
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.65

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.09    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.27    1.98    1.91    2.11 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.98    0.00    2.11 ^ rd_ptr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.51    0.51   library removal time
                                  0.51   data required time
-----------------------------------------------------------------------------
                                  0.51   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  1.59   slack (MET)


Startpoint: wr_data[1] (input port clocked by core_clock)
Endpoint: mem[4][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.26    0.00    0.00    0.20 v wr_data[1] (in)
                                         wr_data[1] (net)
                  0.00    0.00    0.20 v _532_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _532_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _084_ (net)
                  0.06    0.00    0.39 v mem[4][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[4][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.09    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.27    1.98    1.91    2.11 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.98    0.00    2.11 ^ rd_data[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.11   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_data[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.71    9.29   library recovery time
                                  9.29   data required time
-----------------------------------------------------------------------------
                                  9.29   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: peek_data[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    12    0.19    0.71    0.80    0.80 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[1] (net)
                  0.71    0.00    0.80 ^ _416_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    11    0.22    0.57    0.43    1.23 v _416_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _357_ (net)
                  0.57    0.00    1.23 v _771_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     5    0.13    0.96    1.08    2.31 ^ _771_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         fifo_count[1] (net)
                  0.96    0.00    2.31 ^ _392_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.30    0.20    2.51 v _392_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _378_ (net)
                  0.30    0.00    2.51 v _779_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.20    0.34    2.85 v _779_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _379_ (net)
                  0.20    0.00    2.85 v _683_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.12    0.30    3.15 v _683_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _277_ (net)
                  0.12    0.00    3.15 v _684_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.28    0.18    3.33 ^ _684_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _278_ (net)
                  0.28    0.00    3.33 ^ _687_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.19    0.08    3.41 v _687_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _281_ (net)
                  0.19    0.00    3.41 v _691_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     8    0.30    1.98    1.16    4.57 ^ _691_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _285_ (net)
                  1.98    0.00    4.57 ^ _714_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.17    0.66    0.58    5.15 ^ _714_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         peek_data[0] (net)
                  0.66    0.00    5.15 ^ peek_data[0] (out)
                                  5.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.15   data arrival time
-----------------------------------------------------------------------------
                                  4.65   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.09    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.27    1.98    1.91    2.11 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.98    0.00    2.11 ^ rd_data[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.11   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_data[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.71    9.29   library recovery time
                                  9.29   data required time
-----------------------------------------------------------------------------
                                  9.29   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: peek_data[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    12    0.19    0.71    0.80    0.80 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[1] (net)
                  0.71    0.00    0.80 ^ _416_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    11    0.22    0.57    0.43    1.23 v _416_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _357_ (net)
                  0.57    0.00    1.23 v _771_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     5    0.13    0.96    1.08    2.31 ^ _771_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         fifo_count[1] (net)
                  0.96    0.00    2.31 ^ _392_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.30    0.20    2.51 v _392_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _378_ (net)
                  0.30    0.00    2.51 v _779_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.20    0.34    2.85 v _779_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _379_ (net)
                  0.20    0.00    2.85 v _683_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.12    0.30    3.15 v _683_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _277_ (net)
                  0.12    0.00    3.15 v _684_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.28    0.18    3.33 ^ _684_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _278_ (net)
                  0.28    0.00    3.33 ^ _687_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.19    0.08    3.41 v _687_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _281_ (net)
                  0.19    0.00    3.41 v _691_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     8    0.30    1.98    1.16    4.57 ^ _691_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _285_ (net)
                  1.98    0.00    4.57 ^ _714_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.17    0.66    0.58    5.15 ^ _714_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         peek_data[0] (net)
                  0.66    0.00    5.15 ^ peek_data[0] (out)
                                  5.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.15   data arrival time
-----------------------------------------------------------------------------
                                  4.65   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.59e-02   7.09e-03   8.60e-08   3.30e-02  24.2%
Combinational          6.30e-02   4.04e-02   1.32e-07   1.03e-01  75.8%
Clock                  0.00e+00   0.00e+00   4.11e-07   4.11e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.89e-02   4.75e-02   6.29e-07   1.36e-01 100.0%
                          65.2%      34.8%       0.0%
