
*** Running vivado
    with args -log H2_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source H2_2.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source H2_2.tcl -notrace
Command: synth_design -top H2_2 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 366.660 ; gain = 100.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'H2_2' [c:/Users/Administrator/Desktop/decode/test_ldpc/test_ldpc.srcs/sources_1/ip/H2_2/synth/H2_2.vhd:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: H2_2.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 1 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1024 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/Administrator/Desktop/decode/test_ldpc/test_ldpc.srcs/sources_1/ip/H2_2/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/Administrator/Desktop/decode/test_ldpc/test_ldpc.srcs/sources_1/ip/H2_2/synth/H2_2.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'H2_2' (4#1) [c:/Users/Administrator/Desktop/decode/test_ldpc/test_ldpc.srcs/sources_1/ip/H2_2/synth/H2_2.vhd:67]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1023]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1022]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1021]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1020]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1019]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1018]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1017]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1016]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1015]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1014]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1013]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1012]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1011]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1010]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1009]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1008]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1007]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1006]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1005]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1004]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1003]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1002]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1001]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1000]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[999]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[998]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[997]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[996]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[995]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[994]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[993]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[992]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[991]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[990]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[989]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[988]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[987]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[986]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[985]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[984]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[983]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[982]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[981]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[980]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[979]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[978]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[977]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[976]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[975]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[974]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[973]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[972]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[971]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[970]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[969]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[968]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[967]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[966]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[965]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[964]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[963]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[962]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[961]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[960]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[959]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[958]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[957]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[956]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[955]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[954]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[953]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[952]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[951]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[950]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[949]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[948]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[947]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[946]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[945]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[944]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[943]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[942]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[941]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[940]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[939]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[938]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[937]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[936]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[935]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[934]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[933]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[932]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[931]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[930]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[929]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[928]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[927]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[926]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[925]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[924]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 656.812 ; gain = 390.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 656.812 ; gain = 390.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/decode/test_ldpc/test_ldpc.srcs/sources_1/ip/H2_2/H2_2_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/decode/test_ldpc/test_ldpc.srcs/sources_1/ip/H2_2/H2_2_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Administrator/Desktop/decode/test_ldpc/test_ldpc.runs/H2_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/decode/test_ldpc/test_ldpc.runs/H2_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 826.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 826.387 ; gain = 560.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 826.387 ; gain = 560.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/Administrator/Desktop/decode/test_ldpc/test_ldpc.runs/H2_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 826.387 ; gain = 560.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 826.387 ; gain = 560.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[3]) is unused and will be removed from module dist_mem_gen_v8_0_12.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 826.387 ; gain = 560.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                           | Depth x Width | Implemented As | 
+---------------------+------------------------------------------------------+---------------+----------------+
|rom                  | rom[15]                                              | 16x1023       | LUT            | 
|dist_mem_gen_v8_0_12 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[15] | 16x1023       | LUT            | 
+---------------------+------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 826.387 ; gain = 560.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 826.387 ; gain = 560.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 835.566 ; gain = 569.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 835.566 ; gain = 569.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 835.566 ; gain = 569.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 835.566 ; gain = 569.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 835.566 ; gain = 569.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 835.566 ; gain = 569.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 835.566 ; gain = 569.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     5|
|2     |FDRE |     3|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |     8|
|2     |  U0                              |dist_mem_gen_v8_0_12       |     8|
|3     |    \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_12_synth |     8|
|4     |      \gen_rom.rom_inst           |rom                        |     8|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 835.566 ; gain = 569.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 835.566 ; gain = 400.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 835.566 ; gain = 569.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 856.336 ; gain = 598.762
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/decode/test_ldpc/test_ldpc.runs/H2_2_synth_1/H2_2.dcp' has been generated.
