<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>MSMON_MBWU_L</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MSMON_MBWU_L, MPAM Long Memory Bandwidth Usage Monitor Register</h1><p>The MSMON_MBWU_L characteristics are:</p><h2>Purpose</h2><p><ins>Accesses</ins><del>MSMON_MBWU_L is a 64-bit read-write register that accesses</del> the monitor instance selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>. MSMON_MBWU_L_s is the Secure memory bandwidth usage monitor instance selected by the Secure instance of <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>. MSMON_MBWU_L_ns is the Non-secure memory bandwidth usage monitor instance selected by the Non-secure instance of <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.</p><h2>Configuration</h2><p>
          The power domain of MSMON_MBWU_L is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
        </p><p>This register is present only
    when MPAMF_IDR.HAS_MSMON == 1, MPAMF_MSMON_IDR.MSMON_MBWU == 1 and MPAMF_MBWUMON_IDR.HAS_LONG == 1.
      
    Otherwise, direct accesses to MSMON_MBWU_L are <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><h2>Attributes</h2><p>MSMON_MBWU_L is a 64-bit register.</p><h2>Field descriptions</h2><p>The MSMON_MBWU_L bit assignments are:</p><h3>When MPAMF_MBWUMON_IDR.LWD == 0:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#WhenMPAMF_MBWUMON_IDR.LWD0_NRDY_63">NRDY</a></td><td class="lr" colspan="19"><a href="#WhenMPAMF_MBWUMON_IDR.LWD0_0_62">RES0</a></td><td class="lr" colspan="12"><a href="#WhenMPAMF_MBWUMON_IDR.LWD0_VALUE_43">VALUE</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenMPAMF_MBWUMON_IDR.LWD0_VALUE_43">VALUE</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="WhenMPAMF_MBWUMON_IDR.LWD0_NRDY_63">NRDY, bit [63]
              </h4><p>Not Ready. Indicates whether the monitor has possibly inaccurate data.</p><table class="valuetable"><tr><th>NRDY</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The monitor is not ready and the contents of the VALUE field might be inaccurate or otherwise not represent the actual memory bandwidth usage.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The monitor is ready and the VALUE fields is accurate.</p></td></tr></table><h4 id="WhenMPAMF_MBWUMON_IDR.LWD0_0_62">
                Bits [62:44]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenMPAMF_MBWUMON_IDR.LWD0_VALUE_43">VALUE, bits [43:0]
                  </h4><p>Long (44-bit) memory bandwidth usage counter value if NRDY == 0. Invalid if NRDY == 1.</p><p>VALUE is the long count of bytes transferred since the monitor was last reset that meet the criteria set in <a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a> and <a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a> for the monitor instance selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.</p><div class="text_after_fields"></div><h3>When MPAMF_MBWUMON_IDR.LWD == 1:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#WhenMPAMF_MBWUMON_IDR.LWD1_NRDY_63">NRDY</a></td><td class="lr" colspan="31"><a href="#WhenMPAMF_MBWUMON_IDR.LWD1_VALUE_62">VALUE</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenMPAMF_MBWUMON_IDR.LWD1_VALUE_62">VALUE</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="WhenMPAMF_MBWUMON_IDR.LWD1_NRDY_63">NRDY, bit [63]
              </h4><p>Not Ready. Indicates whether the monitor has possibly inaccurate data.</p><table class="valuetable"><tr><th>NRDY</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The monitor is not ready and the contents of the VALUE field might be inaccurate or otherwise not represent the actual memory bandwidth usage.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The monitor is ready and the VALUE fields is accurate.</p></td></tr></table><h4 id="WhenMPAMF_MBWUMON_IDR.LWD1_VALUE_62">VALUE, bits [62:0]
                  </h4><p>Long (63-bit) memory bandwidth usage counter value if NRDY == 0. Invalid if NRDY == 1.</p><p>VALUE is the long count of bytes transferred since the monitor was last reset that meet the criteria set in <a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a> and <a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a> for the monitor instance selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.</p><div class="text_after_fields"></div><h2>Accessing the MSMON_MBWU_L</h2><p>This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</p><p>MSMON_MBWU_L_s must be accessible from the Secure MPAM feature page. MSMON_MBWU_L_ns must be accessible from the Non-secure MPAM feature page.</p><p>MSMON_MBWU_L_s and MSMON_MBWU_L_ns must be separate registers. The Secure instance (MSMON_MBWU_L_s) accesses the long memory bandwidth usage monitor used for Secure PARTIDs, and the Non-secure instance (MSMON_MBWU_L_ns) accesses the long memory bandwidth usage monitor used for Non-secure PARTIDs.</p><h4>MSMON_MBWU_L can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0880</span></td><td>MSMON_MBWU_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0880</span></td><td>MSMON_MBWU_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>