// Library - 16nm, Cell - WCHB_Write, View - schematic
// LAST TIME SAVED: Apr 25 22:08:09 2015
// NETLIST TIME: May 28 02:41:07 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module WCHB_Write (Lack, Out0, Out1, In, Rack);

output  Lack;


output [1:0]  Out1;
output [1:0]  Out0;

input [1:0]  Rack;
input [3:0]  In;

// Buses in the design

wire  [0:3]  n;

wire  [0:1]  b0;

wire  [0:1]  b1;

wire  [0:1]  \~Out1 ;

wire  [0:1]  \~Out0 ;


TH22 I26 ( .Y(\~Out1 [1]), .B(Rack[1]), .A(b1[1]));

TH22 I7 ( .Y(\~Out1 [0]), .B(Rack[0]), .A(b1[0]));

TH22 I24 ( .Y(\~Out0 [1]), .B(Rack[1]), .A(b0[1]));

TH22 I6 ( .Y(\~Out0 [0]), .B(Rack[0]), .A(b0[0]));

TH22 I3 ( .Y(n[3]), .B(nxa), .A(In[3]));

TH22 I2 ( .Y(n[2]), .B(nxa), .A(In[2]));

TH22 I1 ( .Y(n[1]), .B(nxa), .A(In[1]));

TH22 I0 ( .Y(n[0]), .B(nxa), .A(In[0]));

inv_1x I30 ( .Y(Out1[1]), .A(\~Out1 [1]));

inv_1x I29 ( .Y(Out0[0]), .A(\~Out0 [0]));

inv_1x I31 ( .Y(Out0[1]), .A(\~Out0 [1]));

inv_1x I28 ( .Y(Out1[0]), .A(\~Out1 [0]));

or4_1x I12 ( .D(n[3]), .C(n[2]), .A(n[0]), .B(n[1]), .Y(Lack));

nor_1x I19 ( .Y(b1[0]), .B(n[1]), .A(n[3]));

nor_1x I22 ( .Y(b1[1]), .B(n[3]), .A(n[2]));

nor_1x I21 ( .Y(b0[1]), .B(n[1]), .A(n[0]));

nor_1x I20 ( .Y(b0[0]), .B(n[2]), .A(n[0]));

and4_1x I27 ( .D(\~Out0 [1]), .C(\~Out1 [1]), .A(\~Out1 [0]), .B(\~Out0 
    [0]), .Y(nxa));

endmodule
