<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v</a>
time_elapsed: 0.004s
ram usage: 10484 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e up_counter_load <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v:25</a>:10-14:
   | 
   |   out &lt;= 8&#39;b0 ;
   |          ^^^^  
   = note: Casts `8&#39;b0` from `byte unsigned` to `logic [7:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v:25</a>:10-14:
   | 
   |   out &lt;= 8&#39;b0 ;
   |          ^^^^  

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v:29</a>:16-17:
   | 
   |   out &lt;= out + 1;
   |                ^ 
   = note: Casts `1` from `int unsigned` to `integer unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v:29</a>:16-17:
   | 
   |   out &lt;= out + 1;
   |                ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v:29</a>:16-17:
   | 
   |   out &lt;= out + 1;
   |                ^ 
   = note: Casts `1` from `int` to `int unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v:29</a>:16-17:
   | 
   |   out &lt;= out + 1;
   |                ^ 

proc %up_counter_load.always.116.0 (i8$ %data, i1$ %load, i1$ %enable, i1$ %clk, i1$ %reset) -&gt; (i8$ %out) {
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %reset1 = prb i1$ %reset
    %3 = neq i1 %reset1, %0
    %4 = const time 0s 1d
    br %3, %if_false, %if_true
if_true:
    %5 = const i8 0
    drv i8$ %out, %5, %4
    br %init
if_false:
    %load1 = prb i1$ %load
    %6 = neq i1 %load1, %0
    br %6, %if_false1, %if_true1
if_true1:
    %data1 = prb i8$ %data
    drv i8$ %out, %data1, %4
    br %init
if_false1:
    %enable1 = prb i1$ %enable
    %7 = neq i1 %enable1, %0
    br %7, %init, %if_true2
if_true2:
    %8 = const i32 0
    %out1 = prb i8$ %out
    %9 = inss i32 %8, i8 %out1, 0, 8
    %10 = const i32 1
    %11 = add i32 %9, %10
    %12 = exts i8, i32 %11, 0, 8
    drv i8$ %out, %12, %4
    br %init
}

entity @up_counter_load (i8$ %data, i1$ %load, i1$ %enable, i1$ %clk, i1$ %reset) -&gt; (i8$ %out) {
    inst %up_counter_load.always.116.0 (i8$ %data, i1$ %load, i1$ %enable, i1$ %clk, i1$ %reset) -&gt; (i8$ %out)
    halt
}

</pre>
</body>