--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35459 paths analyzed, 1150 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.311ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_34 (SLICE_X12Y10.C4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_15 (FF)
  Destination:          seq_/rf_/rf_3_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.247ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.339 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_15 to seq_/rf_/rf_3_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.DQ       Tcko                  0.391   seq_/rf_/rf_3<15>
                                                       seq_/rf_/rf_3_15
    SLICE_X11Y14.B2      net (fanout=3)        1.217   seq_/rf_/rf_3<15>
    SLICE_X11Y14.B       Tilo                  0.259   inst_wd_forA<7>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        1.200   seq_tx_data<15>
    DSP48_X0Y4.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y10.C4      net (fanout=4)        1.475   seq_/alu_/mult_data<2>
    SLICE_X12Y10.CLK     Tas                   0.341   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT91
                                                       seq_/rf_/rf_3_34
    -------------------------------------------------  ---------------------------
    Total                                      8.247ns (4.355ns logic, 3.892ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_63 (FF)
  Destination:          seq_/rf_/rf_3_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.998ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.339 - 0.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_63 to seq_/rf_/rf_3_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y21.CQ      Tcko                  0.447   seq_/rf_/rf_3<63>
                                                       seq_/rf_/rf_3_63
    SLICE_X11Y14.B4      net (fanout=3)        0.912   seq_/rf_/rf_3<63>
    SLICE_X11Y14.B       Tilo                  0.259   inst_wd_forA<7>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        1.200   seq_tx_data<15>
    DSP48_X0Y4.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y10.C4      net (fanout=4)        1.475   seq_/alu_/mult_data<2>
    SLICE_X12Y10.CLK     Tas                   0.341   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT91
                                                       seq_/rf_/rf_3_34
    -------------------------------------------------  ---------------------------
    Total                                      7.998ns (4.411ns logic, 3.587ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_31 (FF)
  Destination:          seq_/rf_/rf_3_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.339 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_31 to seq_/rf_/rf_3_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DQ       Tcko                  0.408   seq_/rf_/rf_3<31>
                                                       seq_/rf_/rf_3_31
    SLICE_X11Y14.B3      net (fanout=3)        0.932   seq_/rf_/rf_3<31>
    SLICE_X11Y14.B       Tilo                  0.259   inst_wd_forA<7>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        1.200   seq_tx_data<15>
    DSP48_X0Y4.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y10.C4      net (fanout=4)        1.475   seq_/alu_/mult_data<2>
    SLICE_X12Y10.CLK     Tas                   0.341   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT91
                                                       seq_/rf_/rf_3_34
    -------------------------------------------------  ---------------------------
    Total                                      7.979ns (4.372ns logic, 3.607ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_19 (SLICE_X12Y11.D2), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_15 (FF)
  Destination:          seq_/rf_/rf_3_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.239ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.341 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_15 to seq_/rf_/rf_3_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.DQ       Tcko                  0.391   seq_/rf_/rf_3<15>
                                                       seq_/rf_/rf_3_15
    SLICE_X11Y14.B2      net (fanout=3)        1.217   seq_/rf_/rf_3<15>
    SLICE_X11Y14.B       Tilo                  0.259   inst_wd_forA<7>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        1.200   seq_tx_data<15>
    DSP48_X0Y4.M3        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y11.D2      net (fanout=4)        1.467   seq_/alu_/mult_data<3>
    SLICE_X12Y11.CLK     Tas                   0.341   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT101
                                                       seq_/rf_/rf_3_19
    -------------------------------------------------  ---------------------------
    Total                                      8.239ns (4.355ns logic, 3.884ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_63 (FF)
  Destination:          seq_/rf_/rf_3_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.990ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.341 - 0.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_63 to seq_/rf_/rf_3_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y21.CQ      Tcko                  0.447   seq_/rf_/rf_3<63>
                                                       seq_/rf_/rf_3_63
    SLICE_X11Y14.B4      net (fanout=3)        0.912   seq_/rf_/rf_3<63>
    SLICE_X11Y14.B       Tilo                  0.259   inst_wd_forA<7>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        1.200   seq_tx_data<15>
    DSP48_X0Y4.M3        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y11.D2      net (fanout=4)        1.467   seq_/alu_/mult_data<3>
    SLICE_X12Y11.CLK     Tas                   0.341   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT101
                                                       seq_/rf_/rf_3_19
    -------------------------------------------------  ---------------------------
    Total                                      7.990ns (4.411ns logic, 3.579ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_31 (FF)
  Destination:          seq_/rf_/rf_3_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.971ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.341 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_31 to seq_/rf_/rf_3_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DQ       Tcko                  0.408   seq_/rf_/rf_3<31>
                                                       seq_/rf_/rf_3_31
    SLICE_X11Y14.B3      net (fanout=3)        0.932   seq_/rf_/rf_3<31>
    SLICE_X11Y14.B       Tilo                  0.259   inst_wd_forA<7>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        1.200   seq_tx_data<15>
    DSP48_X0Y4.M3        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y11.D2      net (fanout=4)        1.467   seq_/alu_/mult_data<3>
    SLICE_X12Y11.CLK     Tas                   0.341   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT101
                                                       seq_/rf_/rf_3_19
    -------------------------------------------------  ---------------------------
    Total                                      7.971ns (4.372ns logic, 3.599ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_33 (SLICE_X12Y10.B5), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_15 (FF)
  Destination:          seq_/rf_/rf_3_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.227ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.339 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_15 to seq_/rf_/rf_3_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.DQ       Tcko                  0.391   seq_/rf_/rf_3<15>
                                                       seq_/rf_/rf_3_15
    SLICE_X11Y14.B2      net (fanout=3)        1.217   seq_/rf_/rf_3<15>
    SLICE_X11Y14.B       Tilo                  0.259   inst_wd_forA<7>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        1.200   seq_tx_data<15>
    DSP48_X0Y4.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y10.B5      net (fanout=4)        1.455   seq_/alu_/mult_data<1>
    SLICE_X12Y10.CLK     Tas                   0.341   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT81
                                                       seq_/rf_/rf_3_33
    -------------------------------------------------  ---------------------------
    Total                                      8.227ns (4.355ns logic, 3.872ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_63 (FF)
  Destination:          seq_/rf_/rf_3_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.978ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.339 - 0.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_63 to seq_/rf_/rf_3_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y21.CQ      Tcko                  0.447   seq_/rf_/rf_3<63>
                                                       seq_/rf_/rf_3_63
    SLICE_X11Y14.B4      net (fanout=3)        0.912   seq_/rf_/rf_3<63>
    SLICE_X11Y14.B       Tilo                  0.259   inst_wd_forA<7>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        1.200   seq_tx_data<15>
    DSP48_X0Y4.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y10.B5      net (fanout=4)        1.455   seq_/alu_/mult_data<1>
    SLICE_X12Y10.CLK     Tas                   0.341   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT81
                                                       seq_/rf_/rf_3_33
    -------------------------------------------------  ---------------------------
    Total                                      7.978ns (4.411ns logic, 3.567ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_31 (FF)
  Destination:          seq_/rf_/rf_3_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.339 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_31 to seq_/rf_/rf_3_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DQ       Tcko                  0.408   seq_/rf_/rf_3<31>
                                                       seq_/rf_/rf_3_31
    SLICE_X11Y14.B3      net (fanout=3)        0.932   seq_/rf_/rf_3<31>
    SLICE_X11Y14.B       Tilo                  0.259   inst_wd_forA<7>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        1.200   seq_tx_data<15>
    DSP48_X0Y4.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y10.B5      net (fanout=4)        1.455   seq_/alu_/mult_data<1>
    SLICE_X12Y10.CLK     Tas                   0.341   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT81
                                                       seq_/rf_/rf_3_33
    -------------------------------------------------  ---------------------------
    Total                                      7.959ns (4.372ns logic, 3.587ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y16.ADDRBRDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_4 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.124 - 0.117)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_4 to uart_top_/tfifo_/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X33Y34.CQ          Tcko                  0.198   uart_top_/tfifo_rd_z
                                                           uart_top_/tfifo_/rp_4
    RAMB8_X1Y16.ADDRBRDADDR7 net (fanout=5)        0.128   uart_top_/tfifo_/rp<4>
    RAMB8_X1Y16.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                           uart_top_/tfifo_/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.260ns (0.132ns logic, 0.128ns route)
                                                           (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y16.ADDRBRDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_3 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.124 - 0.117)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_3 to uart_top_/tfifo_/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X33Y34.BQ          Tcko                  0.198   uart_top_/tfifo_rd_z
                                                           uart_top_/tfifo_/rp_3
    RAMB8_X1Y16.ADDRBRDADDR6 net (fanout=6)        0.140   uart_top_/tfifo_/rp<3>
    RAMB8_X1Y16.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                           uart_top_/tfifo_/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.272ns (0.132ns logic, 0.140ns route)
                                                           (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y16.ADDRBRDADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_2 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.124 - 0.117)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_2 to uart_top_/tfifo_/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X33Y34.BMUX        Tshcko                0.244   uart_top_/tfifo_rd_z
                                                           uart_top_/tfifo_/rp_2
    RAMB8_X1Y16.ADDRBRDADDR5 net (fanout=6)        0.144   uart_top_/tfifo_/rp<2>
    RAMB8_X1Y16.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                           uart_top_/tfifo_/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.322ns (0.178ns logic, 0.144ns route)
                                                           (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y16.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y16.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.311|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35459 paths, 0 nets, and 1530 connections

Design statistics:
   Minimum period:   8.311ns{1}   (Maximum frequency: 120.322MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 21 14:18:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



