// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/23/2021 15:46:40"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module lab5_toplevel (
	S,
	Clk,
	Reset,
	Run,
	ClearA_LoadB,
	AhexU,
	AhexL,
	BhexU,
	BhexL,
	Aval,
	Bval,
	X,
	adder_re);
input 	[7:0] S;
input 	Clk;
input 	Reset;
input 	Run;
input 	ClearA_LoadB;
output 	[6:0] AhexU;
output 	[6:0] AhexL;
output 	[6:0] BhexU;
output 	[6:0] BhexL;
output 	[7:0] Aval;
output 	[7:0] Bval;
output 	X;
output 	[8:0] adder_re;

// Design Ports Information
// AhexU[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[2]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[3]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[4]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[5]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[6]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[5]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[6]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[3]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[4]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[6]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[1]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[4]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[5]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[0]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adder_re[0]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adder_re[1]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adder_re[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adder_re[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adder_re[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adder_re[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adder_re[6]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adder_re[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adder_re[8]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ClearA_LoadB	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab5_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \AhexU[0]~output_o ;
wire \AhexU[1]~output_o ;
wire \AhexU[2]~output_o ;
wire \AhexU[3]~output_o ;
wire \AhexU[4]~output_o ;
wire \AhexU[5]~output_o ;
wire \AhexU[6]~output_o ;
wire \AhexL[0]~output_o ;
wire \AhexL[1]~output_o ;
wire \AhexL[2]~output_o ;
wire \AhexL[3]~output_o ;
wire \AhexL[4]~output_o ;
wire \AhexL[5]~output_o ;
wire \AhexL[6]~output_o ;
wire \BhexU[0]~output_o ;
wire \BhexU[1]~output_o ;
wire \BhexU[2]~output_o ;
wire \BhexU[3]~output_o ;
wire \BhexU[4]~output_o ;
wire \BhexU[5]~output_o ;
wire \BhexU[6]~output_o ;
wire \BhexL[0]~output_o ;
wire \BhexL[1]~output_o ;
wire \BhexL[2]~output_o ;
wire \BhexL[3]~output_o ;
wire \BhexL[4]~output_o ;
wire \BhexL[5]~output_o ;
wire \BhexL[6]~output_o ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \X~output_o ;
wire \adder_re[0]~output_o ;
wire \adder_re[1]~output_o ;
wire \adder_re[2]~output_o ;
wire \adder_re[3]~output_o ;
wire \adder_re[4]~output_o ;
wire \adder_re[5]~output_o ;
wire \adder_re[6]~output_o ;
wire \adder_re[7]~output_o ;
wire \adder_re[8]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \S[3]~input_o ;
wire \S[0]~input_o ;
wire \ClearA_LoadB~input_o ;
wire \button_sync[0]|q~0_combout ;
wire \button_sync[0]|q~q ;
wire \Run~input_o ;
wire \button_sync[1]|q~0_combout ;
wire \button_sync[1]|q~q ;
wire \Reset~input_o ;
wire \button_sync[2]|q~0_combout ;
wire \button_sync[2]|q~q ;
wire \CONTROL|count~20_combout ;
wire \CONTROL|state~8_combout ;
wire \CONTROL|state~9_combout ;
wire \CONTROL|state~10_combout ;
wire \CONTROL|state.Ld~q ;
wire \CONTROL|state~12_combout ;
wire \CONTROL|state.Sft~q ;
wire \sixteen_bit_SR|XAB[0]~20_combout ;
wire \CONTROL|count.S0~q ;
wire \CONTROL|count~19_combout ;
wire \CONTROL|count.S1~q ;
wire \CONTROL|count~18_combout ;
wire \CONTROL|count.S2~q ;
wire \CONTROL|count~17_combout ;
wire \CONTROL|count.S3~q ;
wire \CONTROL|count~16_combout ;
wire \CONTROL|count.S4~q ;
wire \CONTROL|count~15_combout ;
wire \CONTROL|count.S5~q ;
wire \CONTROL|count~14_combout ;
wire \CONTROL|count.S6~q ;
wire \CONTROL|count~13_combout ;
wire \CONTROL|count.S7~q ;
wire \CONTROL|state~13_combout ;
wire \CONTROL|state.Fin~q ;
wire \CONTROL|state~11_combout ;
wire \CONTROL|state.Start~q ;
wire \S[2]~input_o ;
wire \S[4]~input_o ;
wire \sixteen_bit_SR|XAB[14]~0_combout ;
wire \CONTROL|Sub~0_combout ;
wire \nine_bit_Adder|adder|FRA0|FA0|c~0_combout ;
wire \S[1]~input_o ;
wire \nine_bit_Adder|adder|FRA0|FA1|s~0_combout ;
wire \nine_bit_Adder|adder|FRA0|FA1|c~0_combout ;
wire \nine_bit_Adder|adder|FRA0|FA2|s~combout ;
wire \sixteen_bit_SR|XAB~9_combout ;
wire \sixteen_bit_SR|XAB[14]~2_combout ;
wire \sixteen_bit_SR|XAB[14]~3_combout ;
wire \sixteen_bit_SR|XAB~8_combout ;
wire \nine_bit_Adder|adder|FRA0|FA0|s~combout ;
wire \sixteen_bit_SR|XAB~7_combout ;
wire \S[7]~input_o ;
wire \sixteen_bit_SR|XAB~15_combout ;
wire \sixteen_bit_SR|XAB[0]~12_combout ;
wire \S[6]~input_o ;
wire \sixteen_bit_SR|XAB~14_combout ;
wire \S[5]~input_o ;
wire \sixteen_bit_SR|XAB~13_combout ;
wire \sixteen_bit_SR|XAB~11_combout ;
wire \sixteen_bit_SR|XAB~19_combout ;
wire \sixteen_bit_SR|XAB~18_combout ;
wire \sixteen_bit_SR|XAB~17_combout ;
wire \sixteen_bit_SR|XAB~16_combout ;
wire \compute~0_combout ;
wire \nine_bit_Adder|adder|FRA0|FA2|c~0_combout ;
wire \nine_bit_Adder|adder|FRA0|FA3|s~combout ;
wire \sixteen_bit_SR|XAB~10_combout ;
wire \nine_bit_Adder|adder|FRA0|FA3|c~0_combout ;
wire \nine_bit_Adder|adder|FRA1|FA0|c~0_combout ;
wire \nine_bit_Adder|adder|FRA1|FA1|s~combout ;
wire \nine_bit_Adder|adder|FRA1|FA1|c~0_combout ;
wire \nine_bit_Adder|adder|FRA1|FA2|c~0_combout ;
wire \nine_bit_Adder|adder|FRA2|FA0|s~combout ;
wire \X_reg|Q~0_combout ;
wire \X_reg|Q~q ;
wire \nine_bit_Adder|adder|FRA1|FA3|s~combout ;
wire \sixteen_bit_SR|XAB~6_combout ;
wire \nine_bit_Adder|adder|FRA1|FA2|s~combout ;
wire \sixteen_bit_SR|XAB~5_combout ;
wire \sixteen_bit_SR|XAB~4_combout ;
wire \nine_bit_Adder|adder|FRA1|FA0|s~combout ;
wire \sixteen_bit_SR|XAB~1_combout ;
wire \HexAU|WideOr6~0_combout ;
wire \HexAU|WideOr5~0_combout ;
wire \HexAU|WideOr4~0_combout ;
wire \HexAU|WideOr3~0_combout ;
wire \HexAU|WideOr2~0_combout ;
wire \HexAU|WideOr1~0_combout ;
wire \HexAU|WideOr0~0_combout ;
wire \HexAL|WideOr6~0_combout ;
wire \HexAL|WideOr5~0_combout ;
wire \HexAL|WideOr4~0_combout ;
wire \HexAL|WideOr3~0_combout ;
wire \HexAL|WideOr2~0_combout ;
wire \HexAL|WideOr1~0_combout ;
wire \HexAL|WideOr0~0_combout ;
wire \HexBU|WideOr6~0_combout ;
wire \HexBU|WideOr5~0_combout ;
wire \HexBU|WideOr4~0_combout ;
wire \HexBU|WideOr3~0_combout ;
wire \HexBU|WideOr2~0_combout ;
wire \HexBU|WideOr1~0_combout ;
wire \HexBU|WideOr0~0_combout ;
wire \HexBL|WideOr6~0_combout ;
wire \HexBL|WideOr5~0_combout ;
wire \HexBL|WideOr4~0_combout ;
wire \HexBL|WideOr3~0_combout ;
wire \HexBL|WideOr2~0_combout ;
wire \HexBL|WideOr1~0_combout ;
wire \HexBL|WideOr0~0_combout ;
wire [15:0] \sixteen_bit_SR|XAB ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \AhexU[0]~output (
	.i(\HexAU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[0]~output .bus_hold = "false";
defparam \AhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \AhexU[1]~output (
	.i(\HexAU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[1]~output .bus_hold = "false";
defparam \AhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \AhexU[2]~output (
	.i(\HexAU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[2]~output .bus_hold = "false";
defparam \AhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \AhexU[3]~output (
	.i(\HexAU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[3]~output .bus_hold = "false";
defparam \AhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \AhexU[4]~output (
	.i(\HexAU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[4]~output .bus_hold = "false";
defparam \AhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \AhexU[5]~output (
	.i(\HexAU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[5]~output .bus_hold = "false";
defparam \AhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \AhexU[6]~output (
	.i(!\HexAU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[6]~output .bus_hold = "false";
defparam \AhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \AhexL[0]~output (
	.i(\HexAL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[0]~output .bus_hold = "false";
defparam \AhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \AhexL[1]~output (
	.i(\HexAL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[1]~output .bus_hold = "false";
defparam \AhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \AhexL[2]~output (
	.i(\HexAL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[2]~output .bus_hold = "false";
defparam \AhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \AhexL[3]~output (
	.i(\HexAL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[3]~output .bus_hold = "false";
defparam \AhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \AhexL[4]~output (
	.i(\HexAL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[4]~output .bus_hold = "false";
defparam \AhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \AhexL[5]~output (
	.i(\HexAL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[5]~output .bus_hold = "false";
defparam \AhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \AhexL[6]~output (
	.i(!\HexAL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[6]~output .bus_hold = "false";
defparam \AhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \BhexU[0]~output (
	.i(\HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[0]~output .bus_hold = "false";
defparam \BhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \BhexU[1]~output (
	.i(\HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[1]~output .bus_hold = "false";
defparam \BhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \BhexU[2]~output (
	.i(\HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[2]~output .bus_hold = "false";
defparam \BhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \BhexU[3]~output (
	.i(\HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[3]~output .bus_hold = "false";
defparam \BhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \BhexU[4]~output (
	.i(\HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[4]~output .bus_hold = "false";
defparam \BhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \BhexU[5]~output (
	.i(\HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[5]~output .bus_hold = "false";
defparam \BhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \BhexU[6]~output (
	.i(!\HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[6]~output .bus_hold = "false";
defparam \BhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \BhexL[0]~output (
	.i(\HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[0]~output .bus_hold = "false";
defparam \BhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \BhexL[1]~output (
	.i(\HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[1]~output .bus_hold = "false";
defparam \BhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \BhexL[2]~output (
	.i(\HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[2]~output .bus_hold = "false";
defparam \BhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \BhexL[3]~output (
	.i(\HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[3]~output .bus_hold = "false";
defparam \BhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \BhexL[4]~output (
	.i(\HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[4]~output .bus_hold = "false";
defparam \BhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \BhexL[5]~output (
	.i(\HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[5]~output .bus_hold = "false";
defparam \BhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \BhexL[6]~output (
	.i(!\HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[6]~output .bus_hold = "false";
defparam \BhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \Aval[0]~output (
	.i(\sixteen_bit_SR|XAB [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \Aval[1]~output (
	.i(\sixteen_bit_SR|XAB [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \Aval[2]~output (
	.i(\sixteen_bit_SR|XAB [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \Aval[3]~output (
	.i(\sixteen_bit_SR|XAB [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \Aval[4]~output (
	.i(\sixteen_bit_SR|XAB [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \Aval[5]~output (
	.i(\sixteen_bit_SR|XAB [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \Aval[6]~output (
	.i(\sixteen_bit_SR|XAB [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \Aval[7]~output (
	.i(\sixteen_bit_SR|XAB [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \Bval[0]~output (
	.i(\sixteen_bit_SR|XAB [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \Bval[1]~output (
	.i(\sixteen_bit_SR|XAB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \Bval[2]~output (
	.i(\sixteen_bit_SR|XAB [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \Bval[3]~output (
	.i(\sixteen_bit_SR|XAB [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \Bval[4]~output (
	.i(\sixteen_bit_SR|XAB [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \Bval[5]~output (
	.i(\sixteen_bit_SR|XAB [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \Bval[6]~output (
	.i(\sixteen_bit_SR|XAB [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \Bval[7]~output (
	.i(\sixteen_bit_SR|XAB [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \X~output (
	.i(\X_reg|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X~output_o ),
	.obar());
// synopsys translate_off
defparam \X~output .bus_hold = "false";
defparam \X~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \adder_re[0]~output (
	.i(\nine_bit_Adder|adder|FRA0|FA0|s~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adder_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \adder_re[0]~output .bus_hold = "false";
defparam \adder_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \adder_re[1]~output (
	.i(\nine_bit_Adder|adder|FRA0|FA1|s~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adder_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \adder_re[1]~output .bus_hold = "false";
defparam \adder_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \adder_re[2]~output (
	.i(\nine_bit_Adder|adder|FRA0|FA2|s~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adder_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \adder_re[2]~output .bus_hold = "false";
defparam \adder_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \adder_re[3]~output (
	.i(\nine_bit_Adder|adder|FRA0|FA3|s~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adder_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \adder_re[3]~output .bus_hold = "false";
defparam \adder_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \adder_re[4]~output (
	.i(\nine_bit_Adder|adder|FRA1|FA0|s~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adder_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \adder_re[4]~output .bus_hold = "false";
defparam \adder_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \adder_re[5]~output (
	.i(\nine_bit_Adder|adder|FRA1|FA1|s~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adder_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \adder_re[5]~output .bus_hold = "false";
defparam \adder_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \adder_re[6]~output (
	.i(\nine_bit_Adder|adder|FRA1|FA2|s~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adder_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \adder_re[6]~output .bus_hold = "false";
defparam \adder_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \adder_re[7]~output (
	.i(\nine_bit_Adder|adder|FRA1|FA3|s~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adder_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \adder_re[7]~output .bus_hold = "false";
defparam \adder_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \adder_re[8]~output (
	.i(\nine_bit_Adder|adder|FRA2|FA0|s~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adder_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \adder_re[8]~output .bus_hold = "false";
defparam \adder_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N8
cycloneive_io_ibuf \ClearA_LoadB~input (
	.i(ClearA_LoadB),
	.ibar(gnd),
	.o(\ClearA_LoadB~input_o ));
// synopsys translate_off
defparam \ClearA_LoadB~input .bus_hold = "false";
defparam \ClearA_LoadB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N8
cycloneive_lcell_comb \button_sync[0]|q~0 (
// Equation(s):
// \button_sync[0]|q~0_combout  = !\ClearA_LoadB~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ClearA_LoadB~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\button_sync[0]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \button_sync[0]|q~0 .lut_mask = 16'h0F0F;
defparam \button_sync[0]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N9
dffeas \button_sync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\button_sync[0]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[0]|q .is_wysiwyg = "true";
defparam \button_sync[0]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N15
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N4
cycloneive_lcell_comb \button_sync[1]|q~0 (
// Equation(s):
// \button_sync[1]|q~0_combout  = !\Run~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\button_sync[1]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \button_sync[1]|q~0 .lut_mask = 16'h00FF;
defparam \button_sync[1]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y71_N5
dffeas \button_sync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\button_sync[1]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[1]|q .is_wysiwyg = "true";
defparam \button_sync[1]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N24
cycloneive_lcell_comb \button_sync[2]|q~0 (
// Equation(s):
// \button_sync[2]|q~0_combout  = !\Reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\button_sync[2]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \button_sync[2]|q~0 .lut_mask = 16'h0F0F;
defparam \button_sync[2]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y71_N25
dffeas \button_sync[2]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\button_sync[2]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[2]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[2]|q .is_wysiwyg = "true";
defparam \button_sync[2]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N16
cycloneive_lcell_comb \CONTROL|count~20 (
// Equation(s):
// \CONTROL|count~20_combout  = (!\button_sync[2]|q~q  & !\CONTROL|count.S7~q )

	.dataa(\button_sync[2]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL|count.S7~q ),
	.cin(gnd),
	.combout(\CONTROL|count~20_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|count~20 .lut_mask = 16'h0055;
defparam \CONTROL|count~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N12
cycloneive_lcell_comb \CONTROL|state~8 (
// Equation(s):
// \CONTROL|state~8_combout  = (!\CONTROL|state.Start~q  & \button_sync[1]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CONTROL|state.Start~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\CONTROL|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|state~8 .lut_mask = 16'h0F00;
defparam \CONTROL|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N20
cycloneive_lcell_comb \CONTROL|state~9 (
// Equation(s):
// \CONTROL|state~9_combout  = (!\button_sync[2]|q~q  & ((\button_sync[1]|q~q ) # (!\CONTROL|state.Fin~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\CONTROL|state.Fin~q ),
	.datac(gnd),
	.datad(\button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\CONTROL|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|state~9 .lut_mask = 16'h00BB;
defparam \CONTROL|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N6
cycloneive_lcell_comb \CONTROL|state~10 (
// Equation(s):
// \CONTROL|state~10_combout  = (\CONTROL|state~9_combout  & ((\CONTROL|state.Sft~q  & ((!\CONTROL|count.S7~q ))) # (!\CONTROL|state.Sft~q  & (\CONTROL|state~8_combout ))))

	.dataa(\CONTROL|state~8_combout ),
	.datab(\CONTROL|state~9_combout ),
	.datac(\CONTROL|count.S7~q ),
	.datad(\CONTROL|state.Sft~q ),
	.cin(gnd),
	.combout(\CONTROL|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|state~10 .lut_mask = 16'h0C88;
defparam \CONTROL|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y71_N25
dffeas \CONTROL|state.Ld (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CONTROL|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL|state.Ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL|state.Ld .is_wysiwyg = "true";
defparam \CONTROL|state.Ld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N6
cycloneive_lcell_comb \CONTROL|state~12 (
// Equation(s):
// \CONTROL|state~12_combout  = (!\button_sync[2]|q~q  & \CONTROL|state.Ld~q )

	.dataa(gnd),
	.datab(\button_sync[2]|q~q ),
	.datac(gnd),
	.datad(\CONTROL|state.Ld~q ),
	.cin(gnd),
	.combout(\CONTROL|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|state~12 .lut_mask = 16'h3300;
defparam \CONTROL|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y71_N7
dffeas \CONTROL|state.Sft (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CONTROL|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL|state.Sft~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL|state.Sft .is_wysiwyg = "true";
defparam \CONTROL|state.Sft .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N10
cycloneive_lcell_comb \sixteen_bit_SR|XAB[0]~20 (
// Equation(s):
// \sixteen_bit_SR|XAB[0]~20_combout  = (\button_sync[2]|q~q ) # (\CONTROL|state.Sft~q )

	.dataa(gnd),
	.datab(\button_sync[2]|q~q ),
	.datac(gnd),
	.datad(\CONTROL|state.Sft~q ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[0]~20 .lut_mask = 16'hFFCC;
defparam \sixteen_bit_SR|XAB[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y70_N17
dffeas \CONTROL|count.S0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CONTROL|count~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL|count.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL|count.S0 .is_wysiwyg = "true";
defparam \CONTROL|count.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N22
cycloneive_lcell_comb \CONTROL|count~19 (
// Equation(s):
// \CONTROL|count~19_combout  = (!\button_sync[2]|q~q  & !\CONTROL|count.S0~q )

	.dataa(\button_sync[2]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL|count.S0~q ),
	.cin(gnd),
	.combout(\CONTROL|count~19_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|count~19 .lut_mask = 16'h0055;
defparam \CONTROL|count~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y70_N23
dffeas \CONTROL|count.S1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CONTROL|count~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL|count.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL|count.S1 .is_wysiwyg = "true";
defparam \CONTROL|count.S1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N28
cycloneive_lcell_comb \CONTROL|count~18 (
// Equation(s):
// \CONTROL|count~18_combout  = (!\button_sync[2]|q~q  & \CONTROL|count.S1~q )

	.dataa(\button_sync[2]|q~q ),
	.datab(gnd),
	.datac(\CONTROL|count.S1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CONTROL|count~18_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|count~18 .lut_mask = 16'h5050;
defparam \CONTROL|count~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y70_N29
dffeas \CONTROL|count.S2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CONTROL|count~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL|count.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL|count.S2 .is_wysiwyg = "true";
defparam \CONTROL|count.S2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N10
cycloneive_lcell_comb \CONTROL|count~17 (
// Equation(s):
// \CONTROL|count~17_combout  = (!\button_sync[2]|q~q  & \CONTROL|count.S2~q )

	.dataa(\button_sync[2]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL|count.S2~q ),
	.cin(gnd),
	.combout(\CONTROL|count~17_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|count~17 .lut_mask = 16'h5500;
defparam \CONTROL|count~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y70_N11
dffeas \CONTROL|count.S3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CONTROL|count~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL|count.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL|count.S3 .is_wysiwyg = "true";
defparam \CONTROL|count.S3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N24
cycloneive_lcell_comb \CONTROL|count~16 (
// Equation(s):
// \CONTROL|count~16_combout  = (!\button_sync[2]|q~q  & \CONTROL|count.S3~q )

	.dataa(\button_sync[2]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL|count.S3~q ),
	.cin(gnd),
	.combout(\CONTROL|count~16_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|count~16 .lut_mask = 16'h5500;
defparam \CONTROL|count~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y70_N25
dffeas \CONTROL|count.S4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CONTROL|count~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL|count.S4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL|count.S4 .is_wysiwyg = "true";
defparam \CONTROL|count.S4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N6
cycloneive_lcell_comb \CONTROL|count~15 (
// Equation(s):
// \CONTROL|count~15_combout  = (!\button_sync[2]|q~q  & \CONTROL|count.S4~q )

	.dataa(\button_sync[2]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL|count.S4~q ),
	.cin(gnd),
	.combout(\CONTROL|count~15_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|count~15 .lut_mask = 16'h5500;
defparam \CONTROL|count~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y70_N7
dffeas \CONTROL|count.S5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CONTROL|count~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL|count.S5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL|count.S5 .is_wysiwyg = "true";
defparam \CONTROL|count.S5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N12
cycloneive_lcell_comb \CONTROL|count~14 (
// Equation(s):
// \CONTROL|count~14_combout  = (!\button_sync[2]|q~q  & \CONTROL|count.S5~q )

	.dataa(\button_sync[2]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL|count.S5~q ),
	.cin(gnd),
	.combout(\CONTROL|count~14_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|count~14 .lut_mask = 16'h5500;
defparam \CONTROL|count~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y70_N13
dffeas \CONTROL|count.S6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CONTROL|count~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL|count.S6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL|count.S6 .is_wysiwyg = "true";
defparam \CONTROL|count.S6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N0
cycloneive_lcell_comb \CONTROL|count~13 (
// Equation(s):
// \CONTROL|count~13_combout  = (!\button_sync[2]|q~q  & \CONTROL|count.S6~q )

	.dataa(\button_sync[2]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL|count.S6~q ),
	.cin(gnd),
	.combout(\CONTROL|count~13_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|count~13 .lut_mask = 16'h5500;
defparam \CONTROL|count~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y70_N1
dffeas \CONTROL|count.S7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CONTROL|count~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL|count.S7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL|count.S7 .is_wysiwyg = "true";
defparam \CONTROL|count.S7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N18
cycloneive_lcell_comb \CONTROL|state~13 (
// Equation(s):
// \CONTROL|state~13_combout  = (\CONTROL|state~9_combout  & ((\CONTROL|state.Sft~q  & (\CONTROL|count.S7~q )) # (!\CONTROL|state.Sft~q  & ((\CONTROL|state.Fin~q )))))

	.dataa(\CONTROL|count.S7~q ),
	.datab(\CONTROL|state~9_combout ),
	.datac(\CONTROL|state.Fin~q ),
	.datad(\CONTROL|state.Sft~q ),
	.cin(gnd),
	.combout(\CONTROL|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|state~13 .lut_mask = 16'h88C0;
defparam \CONTROL|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y71_N19
dffeas \CONTROL|state.Fin (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CONTROL|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL|state.Fin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL|state.Fin .is_wysiwyg = "true";
defparam \CONTROL|state.Fin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N26
cycloneive_lcell_comb \CONTROL|state~11 (
// Equation(s):
// \CONTROL|state~11_combout  = (!\button_sync[2]|q~q  & ((\button_sync[1]|q~q ) # ((!\CONTROL|state.Fin~q  & \CONTROL|state.Start~q ))))

	.dataa(\button_sync[1]|q~q ),
	.datab(\CONTROL|state.Fin~q ),
	.datac(\CONTROL|state.Start~q ),
	.datad(\button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\CONTROL|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|state~11 .lut_mask = 16'h00BA;
defparam \CONTROL|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y71_N27
dffeas \CONTROL|state.Start (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CONTROL|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL|state.Start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL|state.Start .is_wysiwyg = "true";
defparam \CONTROL|state.Start .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N24
cycloneive_lcell_comb \sixteen_bit_SR|XAB[14]~0 (
// Equation(s):
// \sixteen_bit_SR|XAB[14]~0_combout  = (\button_sync[2]|q~q ) # ((!\CONTROL|state.Start~q  & \button_sync[1]|q~q ))

	.dataa(\CONTROL|state.Start~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[14]~0 .lut_mask = 16'hFF44;
defparam \sixteen_bit_SR|XAB[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N26
cycloneive_lcell_comb \CONTROL|Sub~0 (
// Equation(s):
// \CONTROL|Sub~0_combout  = (\sixteen_bit_SR|XAB [0] & (\CONTROL|state.Ld~q  & \CONTROL|count.S7~q ))

	.dataa(\sixteen_bit_SR|XAB [0]),
	.datab(gnd),
	.datac(\CONTROL|state.Ld~q ),
	.datad(\CONTROL|count.S7~q ),
	.cin(gnd),
	.combout(\CONTROL|Sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL|Sub~0 .lut_mask = 16'hA000;
defparam \CONTROL|Sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N6
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA0|FA0|c~0 (
// Equation(s):
// \nine_bit_Adder|adder|FRA0|FA0|c~0_combout  = (\S[0]~input_o  & (\sixteen_bit_SR|XAB [8])) # (!\S[0]~input_o  & ((\CONTROL|Sub~0_combout )))

	.dataa(gnd),
	.datab(\sixteen_bit_SR|XAB [8]),
	.datac(\S[0]~input_o ),
	.datad(\CONTROL|Sub~0_combout ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA0|FA0|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA0|FA0|c~0 .lut_mask = 16'hCFC0;
defparam \nine_bit_Adder|adder|FRA0|FA0|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N24
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA0|FA1|s~0 (
// Equation(s):
// \nine_bit_Adder|adder|FRA0|FA1|s~0_combout  = \nine_bit_Adder|adder|FRA0|FA0|c~0_combout  $ (\CONTROL|Sub~0_combout  $ (\S[1]~input_o  $ (\sixteen_bit_SR|XAB [9])))

	.dataa(\nine_bit_Adder|adder|FRA0|FA0|c~0_combout ),
	.datab(\CONTROL|Sub~0_combout ),
	.datac(\S[1]~input_o ),
	.datad(\sixteen_bit_SR|XAB [9]),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA0|FA1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA0|FA1|s~0 .lut_mask = 16'h6996;
defparam \nine_bit_Adder|adder|FRA0|FA1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N26
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA0|FA1|c~0 (
// Equation(s):
// \nine_bit_Adder|adder|FRA0|FA1|c~0_combout  = (\sixteen_bit_SR|XAB [9] & ((\nine_bit_Adder|adder|FRA0|FA0|c~0_combout ) # (\CONTROL|Sub~0_combout  $ (\S[1]~input_o )))) # (!\sixteen_bit_SR|XAB [9] & (\nine_bit_Adder|adder|FRA0|FA0|c~0_combout  & 
// (\CONTROL|Sub~0_combout  $ (\S[1]~input_o ))))

	.dataa(\sixteen_bit_SR|XAB [9]),
	.datab(\CONTROL|Sub~0_combout ),
	.datac(\S[1]~input_o ),
	.datad(\nine_bit_Adder|adder|FRA0|FA0|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA0|FA1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA0|FA1|c~0 .lut_mask = 16'hBE28;
defparam \nine_bit_Adder|adder|FRA0|FA1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N20
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA0|FA2|s (
// Equation(s):
// \nine_bit_Adder|adder|FRA0|FA2|s~combout  = \S[2]~input_o  $ (\sixteen_bit_SR|XAB [10] $ (\nine_bit_Adder|adder|FRA0|FA1|c~0_combout  $ (\CONTROL|Sub~0_combout )))

	.dataa(\S[2]~input_o ),
	.datab(\sixteen_bit_SR|XAB [10]),
	.datac(\nine_bit_Adder|adder|FRA0|FA1|c~0_combout ),
	.datad(\CONTROL|Sub~0_combout ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA0|FA2|s~combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA0|FA2|s .lut_mask = 16'h6996;
defparam \nine_bit_Adder|adder|FRA0|FA2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N4
cycloneive_lcell_comb \sixteen_bit_SR|XAB~9 (
// Equation(s):
// \sixteen_bit_SR|XAB~9_combout  = (!\sixteen_bit_SR|XAB[14]~0_combout  & ((\compute~0_combout  & ((\nine_bit_Adder|adder|FRA0|FA2|s~combout ))) # (!\compute~0_combout  & (\sixteen_bit_SR|XAB [11]))))

	.dataa(\sixteen_bit_SR|XAB[14]~0_combout ),
	.datab(\sixteen_bit_SR|XAB [11]),
	.datac(\nine_bit_Adder|adder|FRA0|FA2|s~combout ),
	.datad(\compute~0_combout ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~9_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~9 .lut_mask = 16'h5044;
defparam \sixteen_bit_SR|XAB~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N0
cycloneive_lcell_comb \sixteen_bit_SR|XAB[14]~2 (
// Equation(s):
// \sixteen_bit_SR|XAB[14]~2_combout  = (!\CONTROL|state.Sft~q  & (!\CONTROL|state~8_combout  & ((!\CONTROL|state.Ld~q ) # (!\sixteen_bit_SR|XAB [0]))))

	.dataa(\sixteen_bit_SR|XAB [0]),
	.datab(\CONTROL|state.Ld~q ),
	.datac(\CONTROL|state.Sft~q ),
	.datad(\CONTROL|state~8_combout ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[14]~2 .lut_mask = 16'h0007;
defparam \sixteen_bit_SR|XAB[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N22
cycloneive_lcell_comb \sixteen_bit_SR|XAB[14]~3 (
// Equation(s):
// \sixteen_bit_SR|XAB[14]~3_combout  = (\button_sync[2]|q~q ) # ((!\sixteen_bit_SR|XAB[14]~2_combout  & ((\CONTROL|state.Start~q ) # (!\button_sync[0]|q~q ))))

	.dataa(\CONTROL|state.Start~q ),
	.datab(\button_sync[2]|q~q ),
	.datac(\sixteen_bit_SR|XAB[14]~2_combout ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[14]~3 .lut_mask = 16'hCECF;
defparam \sixteen_bit_SR|XAB[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N5
dffeas \sixteen_bit_SR|XAB[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[10] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N10
cycloneive_lcell_comb \sixteen_bit_SR|XAB~8 (
// Equation(s):
// \sixteen_bit_SR|XAB~8_combout  = (!\sixteen_bit_SR|XAB[14]~0_combout  & ((\compute~0_combout  & (\nine_bit_Adder|adder|FRA0|FA1|s~0_combout )) # (!\compute~0_combout  & ((\sixteen_bit_SR|XAB [10])))))

	.dataa(\sixteen_bit_SR|XAB[14]~0_combout ),
	.datab(\nine_bit_Adder|adder|FRA0|FA1|s~0_combout ),
	.datac(\sixteen_bit_SR|XAB [10]),
	.datad(\compute~0_combout ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~8_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~8 .lut_mask = 16'h4450;
defparam \sixteen_bit_SR|XAB~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N11
dffeas \sixteen_bit_SR|XAB[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[9] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N12
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA0|FA0|s (
// Equation(s):
// \nine_bit_Adder|adder|FRA0|FA0|s~combout  = \sixteen_bit_SR|XAB [8] $ (\S[0]~input_o )

	.dataa(gnd),
	.datab(\sixteen_bit_SR|XAB [8]),
	.datac(\S[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA0|FA0|s~combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA0|FA0|s .lut_mask = 16'h3C3C;
defparam \nine_bit_Adder|adder|FRA0|FA0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N8
cycloneive_lcell_comb \sixteen_bit_SR|XAB~7 (
// Equation(s):
// \sixteen_bit_SR|XAB~7_combout  = (!\sixteen_bit_SR|XAB[14]~0_combout  & ((\compute~0_combout  & ((\nine_bit_Adder|adder|FRA0|FA0|s~combout ))) # (!\compute~0_combout  & (\sixteen_bit_SR|XAB [9]))))

	.dataa(\sixteen_bit_SR|XAB [9]),
	.datab(\compute~0_combout ),
	.datac(\nine_bit_Adder|adder|FRA0|FA0|s~combout ),
	.datad(\sixteen_bit_SR|XAB[14]~0_combout ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~7_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~7 .lut_mask = 16'h00E2;
defparam \sixteen_bit_SR|XAB~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N9
dffeas \sixteen_bit_SR|XAB[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[8] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N14
cycloneive_lcell_comb \sixteen_bit_SR|XAB~15 (
// Equation(s):
// \sixteen_bit_SR|XAB~15_combout  = (\button_sync[0]|q~q  & ((\CONTROL|state.Start~q  & (\sixteen_bit_SR|XAB [8])) # (!\CONTROL|state.Start~q  & ((\S[7]~input_o ))))) # (!\button_sync[0]|q~q  & (\sixteen_bit_SR|XAB [8]))

	.dataa(\button_sync[0]|q~q ),
	.datab(\sixteen_bit_SR|XAB [8]),
	.datac(\CONTROL|state.Start~q ),
	.datad(\S[7]~input_o ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~15_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~15 .lut_mask = 16'hCEC4;
defparam \sixteen_bit_SR|XAB~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N0
cycloneive_lcell_comb \sixteen_bit_SR|XAB[0]~12 (
// Equation(s):
// \sixteen_bit_SR|XAB[0]~12_combout  = (\button_sync[2]|q~q ) # ((\CONTROL|state.Sft~q ) # ((\button_sync[0]|q~q  & !\CONTROL|state.Start~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\button_sync[2]|q~q ),
	.datac(\CONTROL|state.Start~q ),
	.datad(\CONTROL|state.Sft~q ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[0]~12 .lut_mask = 16'hFFCE;
defparam \sixteen_bit_SR|XAB[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y71_N15
dffeas \sixteen_bit_SR|XAB[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\button_sync[2]|q~q ),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[7] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N28
cycloneive_lcell_comb \sixteen_bit_SR|XAB~14 (
// Equation(s):
// \sixteen_bit_SR|XAB~14_combout  = (\button_sync[0]|q~q  & ((\CONTROL|state.Start~q  & (\sixteen_bit_SR|XAB [7])) # (!\CONTROL|state.Start~q  & ((\S[6]~input_o ))))) # (!\button_sync[0]|q~q  & (\sixteen_bit_SR|XAB [7]))

	.dataa(\button_sync[0]|q~q ),
	.datab(\sixteen_bit_SR|XAB [7]),
	.datac(\CONTROL|state.Start~q ),
	.datad(\S[6]~input_o ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~14_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~14 .lut_mask = 16'hCEC4;
defparam \sixteen_bit_SR|XAB~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y71_N29
dffeas \sixteen_bit_SR|XAB[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\button_sync[2]|q~q ),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[6] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N10
cycloneive_lcell_comb \sixteen_bit_SR|XAB~13 (
// Equation(s):
// \sixteen_bit_SR|XAB~13_combout  = (\button_sync[0]|q~q  & ((\CONTROL|state.Start~q  & (\sixteen_bit_SR|XAB [6])) # (!\CONTROL|state.Start~q  & ((\S[5]~input_o ))))) # (!\button_sync[0]|q~q  & (\sixteen_bit_SR|XAB [6]))

	.dataa(\button_sync[0]|q~q ),
	.datab(\sixteen_bit_SR|XAB [6]),
	.datac(\CONTROL|state.Start~q ),
	.datad(\S[5]~input_o ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~13_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~13 .lut_mask = 16'hCEC4;
defparam \sixteen_bit_SR|XAB~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y71_N11
dffeas \sixteen_bit_SR|XAB[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\button_sync[2]|q~q ),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[5] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N16
cycloneive_lcell_comb \sixteen_bit_SR|XAB~11 (
// Equation(s):
// \sixteen_bit_SR|XAB~11_combout  = (\button_sync[0]|q~q  & ((\CONTROL|state.Start~q  & ((\sixteen_bit_SR|XAB [5]))) # (!\CONTROL|state.Start~q  & (\S[4]~input_o )))) # (!\button_sync[0]|q~q  & (((\sixteen_bit_SR|XAB [5]))))

	.dataa(\button_sync[0]|q~q ),
	.datab(\S[4]~input_o ),
	.datac(\CONTROL|state.Start~q ),
	.datad(\sixteen_bit_SR|XAB [5]),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~11_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~11 .lut_mask = 16'hFD08;
defparam \sixteen_bit_SR|XAB~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y71_N17
dffeas \sixteen_bit_SR|XAB[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\button_sync[2]|q~q ),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[4] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N30
cycloneive_lcell_comb \sixteen_bit_SR|XAB~19 (
// Equation(s):
// \sixteen_bit_SR|XAB~19_combout  = (\button_sync[0]|q~q  & ((\CONTROL|state.Start~q  & (\sixteen_bit_SR|XAB [4])) # (!\CONTROL|state.Start~q  & ((\S[3]~input_o ))))) # (!\button_sync[0]|q~q  & (\sixteen_bit_SR|XAB [4]))

	.dataa(\button_sync[0]|q~q ),
	.datab(\sixteen_bit_SR|XAB [4]),
	.datac(\CONTROL|state.Start~q ),
	.datad(\S[3]~input_o ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~19_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~19 .lut_mask = 16'hCEC4;
defparam \sixteen_bit_SR|XAB~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y71_N31
dffeas \sixteen_bit_SR|XAB[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\button_sync[2]|q~q ),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[3] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N4
cycloneive_lcell_comb \sixteen_bit_SR|XAB~18 (
// Equation(s):
// \sixteen_bit_SR|XAB~18_combout  = (\CONTROL|state.Start~q  & (((\sixteen_bit_SR|XAB [3])))) # (!\CONTROL|state.Start~q  & ((\button_sync[0]|q~q  & (\S[2]~input_o )) # (!\button_sync[0]|q~q  & ((\sixteen_bit_SR|XAB [3])))))

	.dataa(\CONTROL|state.Start~q ),
	.datab(\S[2]~input_o ),
	.datac(\sixteen_bit_SR|XAB [3]),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~18_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~18 .lut_mask = 16'hE4F0;
defparam \sixteen_bit_SR|XAB~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y71_N5
dffeas \sixteen_bit_SR|XAB[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\button_sync[2]|q~q ),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[2] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N2
cycloneive_lcell_comb \sixteen_bit_SR|XAB~17 (
// Equation(s):
// \sixteen_bit_SR|XAB~17_combout  = (\button_sync[0]|q~q  & ((\CONTROL|state.Start~q  & (\sixteen_bit_SR|XAB [2])) # (!\CONTROL|state.Start~q  & ((\S[1]~input_o ))))) # (!\button_sync[0]|q~q  & (\sixteen_bit_SR|XAB [2]))

	.dataa(\button_sync[0]|q~q ),
	.datab(\sixteen_bit_SR|XAB [2]),
	.datac(\CONTROL|state.Start~q ),
	.datad(\S[1]~input_o ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~17_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~17 .lut_mask = 16'hCEC4;
defparam \sixteen_bit_SR|XAB~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y71_N3
dffeas \sixteen_bit_SR|XAB[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\button_sync[2]|q~q ),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[1] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N8
cycloneive_lcell_comb \sixteen_bit_SR|XAB~16 (
// Equation(s):
// \sixteen_bit_SR|XAB~16_combout  = (\CONTROL|state.Start~q  & (((\sixteen_bit_SR|XAB [1])))) # (!\CONTROL|state.Start~q  & ((\button_sync[0]|q~q  & (\S[0]~input_o )) # (!\button_sync[0]|q~q  & ((\sixteen_bit_SR|XAB [1])))))

	.dataa(\S[0]~input_o ),
	.datab(\sixteen_bit_SR|XAB [1]),
	.datac(\CONTROL|state.Start~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~16_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~16 .lut_mask = 16'hCACC;
defparam \sixteen_bit_SR|XAB~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y71_N9
dffeas \sixteen_bit_SR|XAB[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\button_sync[2]|q~q ),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[0] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N18
cycloneive_lcell_comb \compute~0 (
// Equation(s):
// \compute~0_combout  = (\sixteen_bit_SR|XAB [0] & \CONTROL|state.Ld~q )

	.dataa(\sixteen_bit_SR|XAB [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL|state.Ld~q ),
	.cin(gnd),
	.combout(\compute~0_combout ),
	.cout());
// synopsys translate_off
defparam \compute~0 .lut_mask = 16'hAA00;
defparam \compute~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N30
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA0|FA2|c~0 (
// Equation(s):
// \nine_bit_Adder|adder|FRA0|FA2|c~0_combout  = (\sixteen_bit_SR|XAB [10] & ((\nine_bit_Adder|adder|FRA0|FA1|c~0_combout ) # (\S[2]~input_o  $ (\CONTROL|Sub~0_combout )))) # (!\sixteen_bit_SR|XAB [10] & (\nine_bit_Adder|adder|FRA0|FA1|c~0_combout  & 
// (\S[2]~input_o  $ (\CONTROL|Sub~0_combout ))))

	.dataa(\S[2]~input_o ),
	.datab(\sixteen_bit_SR|XAB [10]),
	.datac(\nine_bit_Adder|adder|FRA0|FA1|c~0_combout ),
	.datad(\CONTROL|Sub~0_combout ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA0|FA2|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA0|FA2|c~0 .lut_mask = 16'hD4E8;
defparam \nine_bit_Adder|adder|FRA0|FA2|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N26
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA0|FA3|s (
// Equation(s):
// \nine_bit_Adder|adder|FRA0|FA3|s~combout  = \S[3]~input_o  $ (\sixteen_bit_SR|XAB [11] $ (\nine_bit_Adder|adder|FRA0|FA2|c~0_combout  $ (\CONTROL|Sub~0_combout )))

	.dataa(\S[3]~input_o ),
	.datab(\sixteen_bit_SR|XAB [11]),
	.datac(\nine_bit_Adder|adder|FRA0|FA2|c~0_combout ),
	.datad(\CONTROL|Sub~0_combout ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA0|FA3|s~combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA0|FA3|s .lut_mask = 16'h6996;
defparam \nine_bit_Adder|adder|FRA0|FA3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N0
cycloneive_lcell_comb \sixteen_bit_SR|XAB~10 (
// Equation(s):
// \sixteen_bit_SR|XAB~10_combout  = (!\sixteen_bit_SR|XAB[14]~0_combout  & ((\compute~0_combout  & ((\nine_bit_Adder|adder|FRA0|FA3|s~combout ))) # (!\compute~0_combout  & (\sixteen_bit_SR|XAB [12]))))

	.dataa(\sixteen_bit_SR|XAB [12]),
	.datab(\compute~0_combout ),
	.datac(\nine_bit_Adder|adder|FRA0|FA3|s~combout ),
	.datad(\sixteen_bit_SR|XAB[14]~0_combout ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~10_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~10 .lut_mask = 16'h00E2;
defparam \sixteen_bit_SR|XAB~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N1
dffeas \sixteen_bit_SR|XAB[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[11] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N12
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA0|FA3|c~0 (
// Equation(s):
// \nine_bit_Adder|adder|FRA0|FA3|c~0_combout  = (\sixteen_bit_SR|XAB [11] & ((\nine_bit_Adder|adder|FRA0|FA2|c~0_combout ) # (\S[3]~input_o  $ (\CONTROL|Sub~0_combout )))) # (!\sixteen_bit_SR|XAB [11] & (\nine_bit_Adder|adder|FRA0|FA2|c~0_combout  & 
// (\S[3]~input_o  $ (\CONTROL|Sub~0_combout ))))

	.dataa(\S[3]~input_o ),
	.datab(\sixteen_bit_SR|XAB [11]),
	.datac(\nine_bit_Adder|adder|FRA0|FA2|c~0_combout ),
	.datad(\CONTROL|Sub~0_combout ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA0|FA3|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA0|FA3|c~0 .lut_mask = 16'hD4E8;
defparam \nine_bit_Adder|adder|FRA0|FA3|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N8
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA1|FA0|c~0 (
// Equation(s):
// \nine_bit_Adder|adder|FRA1|FA0|c~0_combout  = (\nine_bit_Adder|adder|FRA0|FA3|c~0_combout  & ((\sixteen_bit_SR|XAB [12]) # (\CONTROL|Sub~0_combout  $ (\S[4]~input_o )))) # (!\nine_bit_Adder|adder|FRA0|FA3|c~0_combout  & (\sixteen_bit_SR|XAB [12] & 
// (\CONTROL|Sub~0_combout  $ (\S[4]~input_o ))))

	.dataa(\nine_bit_Adder|adder|FRA0|FA3|c~0_combout ),
	.datab(\CONTROL|Sub~0_combout ),
	.datac(\sixteen_bit_SR|XAB [12]),
	.datad(\S[4]~input_o ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA1|FA0|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA1|FA0|c~0 .lut_mask = 16'hB2E8;
defparam \nine_bit_Adder|adder|FRA1|FA0|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N2
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA1|FA1|s (
// Equation(s):
// \nine_bit_Adder|adder|FRA1|FA1|s~combout  = \sixteen_bit_SR|XAB [13] $ (\nine_bit_Adder|adder|FRA1|FA0|c~0_combout  $ (\S[5]~input_o  $ (\CONTROL|Sub~0_combout )))

	.dataa(\sixteen_bit_SR|XAB [13]),
	.datab(\nine_bit_Adder|adder|FRA1|FA0|c~0_combout ),
	.datac(\S[5]~input_o ),
	.datad(\CONTROL|Sub~0_combout ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA1|FA1|s~combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA1|FA1|s .lut_mask = 16'h6996;
defparam \nine_bit_Adder|adder|FRA1|FA1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N28
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA1|FA1|c~0 (
// Equation(s):
// \nine_bit_Adder|adder|FRA1|FA1|c~0_combout  = (\sixteen_bit_SR|XAB [13] & ((\nine_bit_Adder|adder|FRA1|FA0|c~0_combout ) # (\S[5]~input_o  $ (\CONTROL|Sub~0_combout )))) # (!\sixteen_bit_SR|XAB [13] & (\nine_bit_Adder|adder|FRA1|FA0|c~0_combout  & 
// (\S[5]~input_o  $ (\CONTROL|Sub~0_combout ))))

	.dataa(\sixteen_bit_SR|XAB [13]),
	.datab(\S[5]~input_o ),
	.datac(\nine_bit_Adder|adder|FRA1|FA0|c~0_combout ),
	.datad(\CONTROL|Sub~0_combout ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA1|FA1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA1|FA1|c~0 .lut_mask = 16'hB2E8;
defparam \nine_bit_Adder|adder|FRA1|FA1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N16
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA1|FA2|c~0 (
// Equation(s):
// \nine_bit_Adder|adder|FRA1|FA2|c~0_combout  = (\sixteen_bit_SR|XAB [14] & ((\nine_bit_Adder|adder|FRA1|FA1|c~0_combout ) # (\S[6]~input_o  $ (\CONTROL|Sub~0_combout )))) # (!\sixteen_bit_SR|XAB [14] & (\nine_bit_Adder|adder|FRA1|FA1|c~0_combout  & 
// (\S[6]~input_o  $ (\CONTROL|Sub~0_combout ))))

	.dataa(\S[6]~input_o ),
	.datab(\CONTROL|Sub~0_combout ),
	.datac(\sixteen_bit_SR|XAB [14]),
	.datad(\nine_bit_Adder|adder|FRA1|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA1|FA2|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA1|FA2|c~0 .lut_mask = 16'hF660;
defparam \nine_bit_Adder|adder|FRA1|FA2|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N20
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA2|FA0|s (
// Equation(s):
// \nine_bit_Adder|adder|FRA2|FA0|s~combout  = (\nine_bit_Adder|adder|FRA1|FA2|c~0_combout  & (\sixteen_bit_SR|XAB [15] & (\S[7]~input_o  $ (\CONTROL|Sub~0_combout )))) # (!\nine_bit_Adder|adder|FRA1|FA2|c~0_combout  & ((\sixteen_bit_SR|XAB [15]) # 
// (\S[7]~input_o  $ (\CONTROL|Sub~0_combout ))))

	.dataa(\S[7]~input_o ),
	.datab(\nine_bit_Adder|adder|FRA1|FA2|c~0_combout ),
	.datac(\sixteen_bit_SR|XAB [15]),
	.datad(\CONTROL|Sub~0_combout ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA2|FA0|s~combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA2|FA0|s .lut_mask = 16'h71B2;
defparam \nine_bit_Adder|adder|FRA2|FA0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N30
cycloneive_lcell_comb \X_reg|Q~0 (
// Equation(s):
// \X_reg|Q~0_combout  = (!\CONTROL|state~8_combout  & ((\compute~0_combout  & (\nine_bit_Adder|adder|FRA2|FA0|s~combout )) # (!\compute~0_combout  & ((\X_reg|Q~q )))))

	.dataa(\CONTROL|state~8_combout ),
	.datab(\nine_bit_Adder|adder|FRA2|FA0|s~combout ),
	.datac(\X_reg|Q~q ),
	.datad(\compute~0_combout ),
	.cin(gnd),
	.combout(\X_reg|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \X_reg|Q~0 .lut_mask = 16'h4450;
defparam \X_reg|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y71_N31
dffeas \X_reg|Q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\X_reg|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X_reg|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \X_reg|Q .is_wysiwyg = "true";
defparam \X_reg|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N18
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA1|FA3|s (
// Equation(s):
// \nine_bit_Adder|adder|FRA1|FA3|s~combout  = \S[7]~input_o  $ (\nine_bit_Adder|adder|FRA1|FA2|c~0_combout  $ (\sixteen_bit_SR|XAB [15] $ (\CONTROL|Sub~0_combout )))

	.dataa(\S[7]~input_o ),
	.datab(\nine_bit_Adder|adder|FRA1|FA2|c~0_combout ),
	.datac(\sixteen_bit_SR|XAB [15]),
	.datad(\CONTROL|Sub~0_combout ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA1|FA3|s~combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA1|FA3|s .lut_mask = 16'h6996;
defparam \nine_bit_Adder|adder|FRA1|FA3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N8
cycloneive_lcell_comb \sixteen_bit_SR|XAB~6 (
// Equation(s):
// \sixteen_bit_SR|XAB~6_combout  = (!\sixteen_bit_SR|XAB[14]~0_combout  & ((\compute~0_combout  & ((\nine_bit_Adder|adder|FRA1|FA3|s~combout ))) # (!\compute~0_combout  & (\X_reg|Q~q ))))

	.dataa(\X_reg|Q~q ),
	.datab(\compute~0_combout ),
	.datac(\sixteen_bit_SR|XAB[14]~0_combout ),
	.datad(\nine_bit_Adder|adder|FRA1|FA3|s~combout ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~6_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~6 .lut_mask = 16'h0E02;
defparam \sixteen_bit_SR|XAB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y71_N9
dffeas \sixteen_bit_SR|XAB[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[15] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N30
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA1|FA2|s (
// Equation(s):
// \nine_bit_Adder|adder|FRA1|FA2|s~combout  = \S[6]~input_o  $ (\CONTROL|Sub~0_combout  $ (\sixteen_bit_SR|XAB [14] $ (\nine_bit_Adder|adder|FRA1|FA1|c~0_combout )))

	.dataa(\S[6]~input_o ),
	.datab(\CONTROL|Sub~0_combout ),
	.datac(\sixteen_bit_SR|XAB [14]),
	.datad(\nine_bit_Adder|adder|FRA1|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA1|FA2|s~combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA1|FA2|s .lut_mask = 16'h6996;
defparam \nine_bit_Adder|adder|FRA1|FA2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N4
cycloneive_lcell_comb \sixteen_bit_SR|XAB~5 (
// Equation(s):
// \sixteen_bit_SR|XAB~5_combout  = (!\sixteen_bit_SR|XAB[14]~0_combout  & ((\compute~0_combout  & ((\nine_bit_Adder|adder|FRA1|FA2|s~combout ))) # (!\compute~0_combout  & (\sixteen_bit_SR|XAB [15]))))

	.dataa(\sixteen_bit_SR|XAB [15]),
	.datab(\compute~0_combout ),
	.datac(\nine_bit_Adder|adder|FRA1|FA2|s~combout ),
	.datad(\sixteen_bit_SR|XAB[14]~0_combout ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~5_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~5 .lut_mask = 16'h00E2;
defparam \sixteen_bit_SR|XAB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N5
dffeas \sixteen_bit_SR|XAB[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[14] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N10
cycloneive_lcell_comb \sixteen_bit_SR|XAB~4 (
// Equation(s):
// \sixteen_bit_SR|XAB~4_combout  = (!\sixteen_bit_SR|XAB[14]~0_combout  & ((\compute~0_combout  & (\nine_bit_Adder|adder|FRA1|FA1|s~combout )) # (!\compute~0_combout  & ((\sixteen_bit_SR|XAB [14])))))

	.dataa(\nine_bit_Adder|adder|FRA1|FA1|s~combout ),
	.datab(\compute~0_combout ),
	.datac(\sixteen_bit_SR|XAB [14]),
	.datad(\sixteen_bit_SR|XAB[14]~0_combout ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~4_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~4 .lut_mask = 16'h00B8;
defparam \sixteen_bit_SR|XAB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N11
dffeas \sixteen_bit_SR|XAB[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[13] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N14
cycloneive_lcell_comb \nine_bit_Adder|adder|FRA1|FA0|s (
// Equation(s):
// \nine_bit_Adder|adder|FRA1|FA0|s~combout  = \nine_bit_Adder|adder|FRA0|FA3|c~0_combout  $ (\CONTROL|Sub~0_combout  $ (\sixteen_bit_SR|XAB [12] $ (\S[4]~input_o )))

	.dataa(\nine_bit_Adder|adder|FRA0|FA3|c~0_combout ),
	.datab(\CONTROL|Sub~0_combout ),
	.datac(\sixteen_bit_SR|XAB [12]),
	.datad(\S[4]~input_o ),
	.cin(gnd),
	.combout(\nine_bit_Adder|adder|FRA1|FA0|s~combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit_Adder|adder|FRA1|FA0|s .lut_mask = 16'h6996;
defparam \nine_bit_Adder|adder|FRA1|FA0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N24
cycloneive_lcell_comb \sixteen_bit_SR|XAB~1 (
// Equation(s):
// \sixteen_bit_SR|XAB~1_combout  = (!\sixteen_bit_SR|XAB[14]~0_combout  & ((\compute~0_combout  & ((\nine_bit_Adder|adder|FRA1|FA0|s~combout ))) # (!\compute~0_combout  & (\sixteen_bit_SR|XAB [13]))))

	.dataa(\sixteen_bit_SR|XAB [13]),
	.datab(\compute~0_combout ),
	.datac(\nine_bit_Adder|adder|FRA1|FA0|s~combout ),
	.datad(\sixteen_bit_SR|XAB[14]~0_combout ),
	.cin(gnd),
	.combout(\sixteen_bit_SR|XAB~1_combout ),
	.cout());
// synopsys translate_off
defparam \sixteen_bit_SR|XAB~1 .lut_mask = 16'h00E2;
defparam \sixteen_bit_SR|XAB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N25
dffeas \sixteen_bit_SR|XAB[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sixteen_bit_SR|XAB~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sixteen_bit_SR|XAB[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sixteen_bit_SR|XAB [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sixteen_bit_SR|XAB[12] .is_wysiwyg = "true";
defparam \sixteen_bit_SR|XAB[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N2
cycloneive_lcell_comb \HexAU|WideOr6~0 (
// Equation(s):
// \HexAU|WideOr6~0_combout  = (\sixteen_bit_SR|XAB [15] & (\sixteen_bit_SR|XAB [12] & (\sixteen_bit_SR|XAB [13] $ (\sixteen_bit_SR|XAB [14])))) # (!\sixteen_bit_SR|XAB [15] & (!\sixteen_bit_SR|XAB [13] & (\sixteen_bit_SR|XAB [12] $ (\sixteen_bit_SR|XAB 
// [14]))))

	.dataa(\sixteen_bit_SR|XAB [12]),
	.datab(\sixteen_bit_SR|XAB [13]),
	.datac(\sixteen_bit_SR|XAB [15]),
	.datad(\sixteen_bit_SR|XAB [14]),
	.cin(gnd),
	.combout(\HexAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr6~0 .lut_mask = 16'h2182;
defparam \HexAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N28
cycloneive_lcell_comb \HexAU|WideOr5~0 (
// Equation(s):
// \HexAU|WideOr5~0_combout  = (\sixteen_bit_SR|XAB [13] & ((\sixteen_bit_SR|XAB [12] & (\sixteen_bit_SR|XAB [15])) # (!\sixteen_bit_SR|XAB [12] & ((\sixteen_bit_SR|XAB [14]))))) # (!\sixteen_bit_SR|XAB [13] & (\sixteen_bit_SR|XAB [14] & (\sixteen_bit_SR|XAB 
// [12] $ (\sixteen_bit_SR|XAB [15]))))

	.dataa(\sixteen_bit_SR|XAB [12]),
	.datab(\sixteen_bit_SR|XAB [13]),
	.datac(\sixteen_bit_SR|XAB [15]),
	.datad(\sixteen_bit_SR|XAB [14]),
	.cin(gnd),
	.combout(\HexAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr5~0 .lut_mask = 16'hD680;
defparam \HexAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N14
cycloneive_lcell_comb \HexAU|WideOr4~0 (
// Equation(s):
// \HexAU|WideOr4~0_combout  = (\sixteen_bit_SR|XAB [15] & (\sixteen_bit_SR|XAB [14] & ((\sixteen_bit_SR|XAB [13]) # (!\sixteen_bit_SR|XAB [12])))) # (!\sixteen_bit_SR|XAB [15] & (!\sixteen_bit_SR|XAB [12] & (\sixteen_bit_SR|XAB [13] & !\sixteen_bit_SR|XAB 
// [14])))

	.dataa(\sixteen_bit_SR|XAB [12]),
	.datab(\sixteen_bit_SR|XAB [13]),
	.datac(\sixteen_bit_SR|XAB [15]),
	.datad(\sixteen_bit_SR|XAB [14]),
	.cin(gnd),
	.combout(\HexAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr4~0 .lut_mask = 16'hD004;
defparam \HexAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N16
cycloneive_lcell_comb \HexAU|WideOr3~0 (
// Equation(s):
// \HexAU|WideOr3~0_combout  = (\sixteen_bit_SR|XAB [13] & ((\sixteen_bit_SR|XAB [12] & ((\sixteen_bit_SR|XAB [14]))) # (!\sixteen_bit_SR|XAB [12] & (\sixteen_bit_SR|XAB [15] & !\sixteen_bit_SR|XAB [14])))) # (!\sixteen_bit_SR|XAB [13] & 
// (!\sixteen_bit_SR|XAB [15] & (\sixteen_bit_SR|XAB [12] $ (\sixteen_bit_SR|XAB [14]))))

	.dataa(\sixteen_bit_SR|XAB [12]),
	.datab(\sixteen_bit_SR|XAB [13]),
	.datac(\sixteen_bit_SR|XAB [15]),
	.datad(\sixteen_bit_SR|XAB [14]),
	.cin(gnd),
	.combout(\HexAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr3~0 .lut_mask = 16'h8942;
defparam \HexAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N26
cycloneive_lcell_comb \HexAU|WideOr2~0 (
// Equation(s):
// \HexAU|WideOr2~0_combout  = (\sixteen_bit_SR|XAB [13] & (\sixteen_bit_SR|XAB [12] & (!\sixteen_bit_SR|XAB [15]))) # (!\sixteen_bit_SR|XAB [13] & ((\sixteen_bit_SR|XAB [14] & ((!\sixteen_bit_SR|XAB [15]))) # (!\sixteen_bit_SR|XAB [14] & 
// (\sixteen_bit_SR|XAB [12]))))

	.dataa(\sixteen_bit_SR|XAB [12]),
	.datab(\sixteen_bit_SR|XAB [13]),
	.datac(\sixteen_bit_SR|XAB [15]),
	.datad(\sixteen_bit_SR|XAB [14]),
	.cin(gnd),
	.combout(\HexAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \HexAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N22
cycloneive_lcell_comb \HexAU|WideOr1~0 (
// Equation(s):
// \HexAU|WideOr1~0_combout  = (\sixteen_bit_SR|XAB [13] & (!\sixteen_bit_SR|XAB [15] & ((\sixteen_bit_SR|XAB [12]) # (!\sixteen_bit_SR|XAB [14])))) # (!\sixteen_bit_SR|XAB [13] & (\sixteen_bit_SR|XAB [12] & (\sixteen_bit_SR|XAB [14] $ (!\sixteen_bit_SR|XAB 
// [15]))))

	.dataa(\sixteen_bit_SR|XAB [13]),
	.datab(\sixteen_bit_SR|XAB [12]),
	.datac(\sixteen_bit_SR|XAB [14]),
	.datad(\sixteen_bit_SR|XAB [15]),
	.cin(gnd),
	.combout(\HexAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr1~0 .lut_mask = 16'h408E;
defparam \HexAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y71_N20
cycloneive_lcell_comb \HexAU|WideOr0~0 (
// Equation(s):
// \HexAU|WideOr0~0_combout  = (\sixteen_bit_SR|XAB [12] & ((\sixteen_bit_SR|XAB [15]) # (\sixteen_bit_SR|XAB [13] $ (\sixteen_bit_SR|XAB [14])))) # (!\sixteen_bit_SR|XAB [12] & ((\sixteen_bit_SR|XAB [13]) # (\sixteen_bit_SR|XAB [15] $ (\sixteen_bit_SR|XAB 
// [14]))))

	.dataa(\sixteen_bit_SR|XAB [12]),
	.datab(\sixteen_bit_SR|XAB [13]),
	.datac(\sixteen_bit_SR|XAB [15]),
	.datad(\sixteen_bit_SR|XAB [14]),
	.cin(gnd),
	.combout(\HexAU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \HexAU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N22
cycloneive_lcell_comb \HexAL|WideOr6~0 (
// Equation(s):
// \HexAL|WideOr6~0_combout  = (\sixteen_bit_SR|XAB [10] & (!\sixteen_bit_SR|XAB [9] & (\sixteen_bit_SR|XAB [8] $ (!\sixteen_bit_SR|XAB [11])))) # (!\sixteen_bit_SR|XAB [10] & (\sixteen_bit_SR|XAB [8] & (\sixteen_bit_SR|XAB [9] $ (!\sixteen_bit_SR|XAB 
// [11]))))

	.dataa(\sixteen_bit_SR|XAB [9]),
	.datab(\sixteen_bit_SR|XAB [10]),
	.datac(\sixteen_bit_SR|XAB [8]),
	.datad(\sixteen_bit_SR|XAB [11]),
	.cin(gnd),
	.combout(\HexAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr6~0 .lut_mask = 16'h6014;
defparam \HexAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N0
cycloneive_lcell_comb \HexAL|WideOr5~0 (
// Equation(s):
// \HexAL|WideOr5~0_combout  = (\sixteen_bit_SR|XAB [9] & ((\sixteen_bit_SR|XAB [8] & ((\sixteen_bit_SR|XAB [11]))) # (!\sixteen_bit_SR|XAB [8] & (\sixteen_bit_SR|XAB [10])))) # (!\sixteen_bit_SR|XAB [9] & (\sixteen_bit_SR|XAB [10] & (\sixteen_bit_SR|XAB [8] 
// $ (\sixteen_bit_SR|XAB [11]))))

	.dataa(\sixteen_bit_SR|XAB [9]),
	.datab(\sixteen_bit_SR|XAB [10]),
	.datac(\sixteen_bit_SR|XAB [8]),
	.datad(\sixteen_bit_SR|XAB [11]),
	.cin(gnd),
	.combout(\HexAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr5~0 .lut_mask = 16'hAC48;
defparam \HexAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N18
cycloneive_lcell_comb \HexAL|WideOr4~0 (
// Equation(s):
// \HexAL|WideOr4~0_combout  = (\sixteen_bit_SR|XAB [10] & (\sixteen_bit_SR|XAB [11] & ((\sixteen_bit_SR|XAB [9]) # (!\sixteen_bit_SR|XAB [8])))) # (!\sixteen_bit_SR|XAB [10] & (\sixteen_bit_SR|XAB [9] & (!\sixteen_bit_SR|XAB [8] & !\sixteen_bit_SR|XAB 
// [11])))

	.dataa(\sixteen_bit_SR|XAB [9]),
	.datab(\sixteen_bit_SR|XAB [10]),
	.datac(\sixteen_bit_SR|XAB [8]),
	.datad(\sixteen_bit_SR|XAB [11]),
	.cin(gnd),
	.combout(\HexAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr4~0 .lut_mask = 16'h8C02;
defparam \HexAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N28
cycloneive_lcell_comb \HexAL|WideOr3~0 (
// Equation(s):
// \HexAL|WideOr3~0_combout  = (\sixteen_bit_SR|XAB [9] & ((\sixteen_bit_SR|XAB [10] & (\sixteen_bit_SR|XAB [8])) # (!\sixteen_bit_SR|XAB [10] & (!\sixteen_bit_SR|XAB [8] & \sixteen_bit_SR|XAB [11])))) # (!\sixteen_bit_SR|XAB [9] & (!\sixteen_bit_SR|XAB [11] 
// & (\sixteen_bit_SR|XAB [10] $ (\sixteen_bit_SR|XAB [8]))))

	.dataa(\sixteen_bit_SR|XAB [9]),
	.datab(\sixteen_bit_SR|XAB [10]),
	.datac(\sixteen_bit_SR|XAB [8]),
	.datad(\sixteen_bit_SR|XAB [11]),
	.cin(gnd),
	.combout(\HexAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr3~0 .lut_mask = 16'h8294;
defparam \HexAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N14
cycloneive_lcell_comb \HexAL|WideOr2~0 (
// Equation(s):
// \HexAL|WideOr2~0_combout  = (\sixteen_bit_SR|XAB [9] & (((\sixteen_bit_SR|XAB [8] & !\sixteen_bit_SR|XAB [11])))) # (!\sixteen_bit_SR|XAB [9] & ((\sixteen_bit_SR|XAB [10] & ((!\sixteen_bit_SR|XAB [11]))) # (!\sixteen_bit_SR|XAB [10] & (\sixteen_bit_SR|XAB 
// [8]))))

	.dataa(\sixteen_bit_SR|XAB [9]),
	.datab(\sixteen_bit_SR|XAB [10]),
	.datac(\sixteen_bit_SR|XAB [8]),
	.datad(\sixteen_bit_SR|XAB [11]),
	.cin(gnd),
	.combout(\HexAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr2~0 .lut_mask = 16'h10F4;
defparam \HexAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N16
cycloneive_lcell_comb \HexAL|WideOr1~0 (
// Equation(s):
// \HexAL|WideOr1~0_combout  = (\sixteen_bit_SR|XAB [9] & (!\sixteen_bit_SR|XAB [11] & ((\sixteen_bit_SR|XAB [8]) # (!\sixteen_bit_SR|XAB [10])))) # (!\sixteen_bit_SR|XAB [9] & (\sixteen_bit_SR|XAB [8] & (\sixteen_bit_SR|XAB [10] $ (!\sixteen_bit_SR|XAB 
// [11]))))

	.dataa(\sixteen_bit_SR|XAB [9]),
	.datab(\sixteen_bit_SR|XAB [10]),
	.datac(\sixteen_bit_SR|XAB [8]),
	.datad(\sixteen_bit_SR|XAB [11]),
	.cin(gnd),
	.combout(\HexAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr1~0 .lut_mask = 16'h40B2;
defparam \HexAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N2
cycloneive_lcell_comb \HexAL|WideOr0~0 (
// Equation(s):
// \HexAL|WideOr0~0_combout  = (\sixteen_bit_SR|XAB [8] & ((\sixteen_bit_SR|XAB [11]) # (\sixteen_bit_SR|XAB [9] $ (\sixteen_bit_SR|XAB [10])))) # (!\sixteen_bit_SR|XAB [8] & ((\sixteen_bit_SR|XAB [9]) # (\sixteen_bit_SR|XAB [10] $ (\sixteen_bit_SR|XAB 
// [11]))))

	.dataa(\sixteen_bit_SR|XAB [9]),
	.datab(\sixteen_bit_SR|XAB [10]),
	.datac(\sixteen_bit_SR|XAB [8]),
	.datad(\sixteen_bit_SR|XAB [11]),
	.cin(gnd),
	.combout(\HexAL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \HexAL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N24
cycloneive_lcell_comb \HexBU|WideOr6~0 (
// Equation(s):
// \HexBU|WideOr6~0_combout  = (\sixteen_bit_SR|XAB [7] & (\sixteen_bit_SR|XAB [4] & (\sixteen_bit_SR|XAB [6] $ (\sixteen_bit_SR|XAB [5])))) # (!\sixteen_bit_SR|XAB [7] & (!\sixteen_bit_SR|XAB [5] & (\sixteen_bit_SR|XAB [4] $ (\sixteen_bit_SR|XAB [6]))))

	.dataa(\sixteen_bit_SR|XAB [7]),
	.datab(\sixteen_bit_SR|XAB [4]),
	.datac(\sixteen_bit_SR|XAB [6]),
	.datad(\sixteen_bit_SR|XAB [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr6~0 .lut_mask = 16'h0894;
defparam \HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N2
cycloneive_lcell_comb \HexBU|WideOr5~0 (
// Equation(s):
// \HexBU|WideOr5~0_combout  = (\sixteen_bit_SR|XAB [7] & ((\sixteen_bit_SR|XAB [4] & ((\sixteen_bit_SR|XAB [5]))) # (!\sixteen_bit_SR|XAB [4] & (\sixteen_bit_SR|XAB [6])))) # (!\sixteen_bit_SR|XAB [7] & (\sixteen_bit_SR|XAB [6] & (\sixteen_bit_SR|XAB [4] $ 
// (\sixteen_bit_SR|XAB [5]))))

	.dataa(\sixteen_bit_SR|XAB [7]),
	.datab(\sixteen_bit_SR|XAB [4]),
	.datac(\sixteen_bit_SR|XAB [6]),
	.datad(\sixteen_bit_SR|XAB [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr5~0 .lut_mask = 16'hB860;
defparam \HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N28
cycloneive_lcell_comb \HexBU|WideOr4~0 (
// Equation(s):
// \HexBU|WideOr4~0_combout  = (\sixteen_bit_SR|XAB [7] & (\sixteen_bit_SR|XAB [6] & ((\sixteen_bit_SR|XAB [5]) # (!\sixteen_bit_SR|XAB [4])))) # (!\sixteen_bit_SR|XAB [7] & (!\sixteen_bit_SR|XAB [4] & (!\sixteen_bit_SR|XAB [6] & \sixteen_bit_SR|XAB [5])))

	.dataa(\sixteen_bit_SR|XAB [7]),
	.datab(\sixteen_bit_SR|XAB [4]),
	.datac(\sixteen_bit_SR|XAB [6]),
	.datad(\sixteen_bit_SR|XAB [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr4~0 .lut_mask = 16'hA120;
defparam \HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N6
cycloneive_lcell_comb \HexBU|WideOr3~0 (
// Equation(s):
// \HexBU|WideOr3~0_combout  = (\sixteen_bit_SR|XAB [5] & ((\sixteen_bit_SR|XAB [4] & ((\sixteen_bit_SR|XAB [6]))) # (!\sixteen_bit_SR|XAB [4] & (\sixteen_bit_SR|XAB [7] & !\sixteen_bit_SR|XAB [6])))) # (!\sixteen_bit_SR|XAB [5] & (!\sixteen_bit_SR|XAB [7] & 
// (\sixteen_bit_SR|XAB [4] $ (\sixteen_bit_SR|XAB [6]))))

	.dataa(\sixteen_bit_SR|XAB [7]),
	.datab(\sixteen_bit_SR|XAB [4]),
	.datac(\sixteen_bit_SR|XAB [6]),
	.datad(\sixteen_bit_SR|XAB [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr3~0 .lut_mask = 16'hC214;
defparam \HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N16
cycloneive_lcell_comb \HexBU|WideOr2~0 (
// Equation(s):
// \HexBU|WideOr2~0_combout  = (\sixteen_bit_SR|XAB [5] & (!\sixteen_bit_SR|XAB [7] & (\sixteen_bit_SR|XAB [4]))) # (!\sixteen_bit_SR|XAB [5] & ((\sixteen_bit_SR|XAB [6] & (!\sixteen_bit_SR|XAB [7])) # (!\sixteen_bit_SR|XAB [6] & ((\sixteen_bit_SR|XAB 
// [4])))))

	.dataa(\sixteen_bit_SR|XAB [7]),
	.datab(\sixteen_bit_SR|XAB [4]),
	.datac(\sixteen_bit_SR|XAB [6]),
	.datad(\sixteen_bit_SR|XAB [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr2~0 .lut_mask = 16'h445C;
defparam \HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N26
cycloneive_lcell_comb \HexBU|WideOr1~0 (
// Equation(s):
// \HexBU|WideOr1~0_combout  = (\sixteen_bit_SR|XAB [4] & (\sixteen_bit_SR|XAB [7] $ (((\sixteen_bit_SR|XAB [5]) # (!\sixteen_bit_SR|XAB [6]))))) # (!\sixteen_bit_SR|XAB [4] & (!\sixteen_bit_SR|XAB [7] & (!\sixteen_bit_SR|XAB [6] & \sixteen_bit_SR|XAB [5])))

	.dataa(\sixteen_bit_SR|XAB [7]),
	.datab(\sixteen_bit_SR|XAB [4]),
	.datac(\sixteen_bit_SR|XAB [6]),
	.datad(\sixteen_bit_SR|XAB [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr1~0 .lut_mask = 16'h4584;
defparam \HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y72_N12
cycloneive_lcell_comb \HexBU|WideOr0~0 (
// Equation(s):
// \HexBU|WideOr0~0_combout  = (\sixteen_bit_SR|XAB [4] & ((\sixteen_bit_SR|XAB [7]) # (\sixteen_bit_SR|XAB [6] $ (\sixteen_bit_SR|XAB [5])))) # (!\sixteen_bit_SR|XAB [4] & ((\sixteen_bit_SR|XAB [5]) # (\sixteen_bit_SR|XAB [7] $ (\sixteen_bit_SR|XAB [6]))))

	.dataa(\sixteen_bit_SR|XAB [7]),
	.datab(\sixteen_bit_SR|XAB [4]),
	.datac(\sixteen_bit_SR|XAB [6]),
	.datad(\sixteen_bit_SR|XAB [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr0~0 .lut_mask = 16'hBFDA;
defparam \HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N16
cycloneive_lcell_comb \HexBL|WideOr6~0 (
// Equation(s):
// \HexBL|WideOr6~0_combout  = (\sixteen_bit_SR|XAB [2] & (!\sixteen_bit_SR|XAB [1] & (\sixteen_bit_SR|XAB [0] $ (!\sixteen_bit_SR|XAB [3])))) # (!\sixteen_bit_SR|XAB [2] & (\sixteen_bit_SR|XAB [0] & (\sixteen_bit_SR|XAB [1] $ (!\sixteen_bit_SR|XAB [3]))))

	.dataa(\sixteen_bit_SR|XAB [0]),
	.datab(\sixteen_bit_SR|XAB [2]),
	.datac(\sixteen_bit_SR|XAB [1]),
	.datad(\sixteen_bit_SR|XAB [3]),
	.cin(gnd),
	.combout(\HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr6~0 .lut_mask = 16'h2806;
defparam \HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N10
cycloneive_lcell_comb \HexBL|WideOr5~0 (
// Equation(s):
// \HexBL|WideOr5~0_combout  = (\sixteen_bit_SR|XAB [1] & ((\sixteen_bit_SR|XAB [0] & ((\sixteen_bit_SR|XAB [3]))) # (!\sixteen_bit_SR|XAB [0] & (\sixteen_bit_SR|XAB [2])))) # (!\sixteen_bit_SR|XAB [1] & (\sixteen_bit_SR|XAB [2] & (\sixteen_bit_SR|XAB [0] $ 
// (\sixteen_bit_SR|XAB [3]))))

	.dataa(\sixteen_bit_SR|XAB [0]),
	.datab(\sixteen_bit_SR|XAB [2]),
	.datac(\sixteen_bit_SR|XAB [1]),
	.datad(\sixteen_bit_SR|XAB [3]),
	.cin(gnd),
	.combout(\HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr5~0 .lut_mask = 16'hE448;
defparam \HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N20
cycloneive_lcell_comb \HexBL|WideOr4~0 (
// Equation(s):
// \HexBL|WideOr4~0_combout  = (\sixteen_bit_SR|XAB [2] & (\sixteen_bit_SR|XAB [3] & ((\sixteen_bit_SR|XAB [1]) # (!\sixteen_bit_SR|XAB [0])))) # (!\sixteen_bit_SR|XAB [2] & (!\sixteen_bit_SR|XAB [0] & (\sixteen_bit_SR|XAB [1] & !\sixteen_bit_SR|XAB [3])))

	.dataa(\sixteen_bit_SR|XAB [0]),
	.datab(\sixteen_bit_SR|XAB [2]),
	.datac(\sixteen_bit_SR|XAB [1]),
	.datad(\sixteen_bit_SR|XAB [3]),
	.cin(gnd),
	.combout(\HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr4~0 .lut_mask = 16'hC410;
defparam \HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N14
cycloneive_lcell_comb \HexBL|WideOr3~0 (
// Equation(s):
// \HexBL|WideOr3~0_combout  = (\sixteen_bit_SR|XAB [1] & ((\sixteen_bit_SR|XAB [0] & (\sixteen_bit_SR|XAB [2])) # (!\sixteen_bit_SR|XAB [0] & (!\sixteen_bit_SR|XAB [2] & \sixteen_bit_SR|XAB [3])))) # (!\sixteen_bit_SR|XAB [1] & (!\sixteen_bit_SR|XAB [3] & 
// (\sixteen_bit_SR|XAB [0] $ (\sixteen_bit_SR|XAB [2]))))

	.dataa(\sixteen_bit_SR|XAB [0]),
	.datab(\sixteen_bit_SR|XAB [2]),
	.datac(\sixteen_bit_SR|XAB [1]),
	.datad(\sixteen_bit_SR|XAB [3]),
	.cin(gnd),
	.combout(\HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr3~0 .lut_mask = 16'h9086;
defparam \HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N8
cycloneive_lcell_comb \HexBL|WideOr2~0 (
// Equation(s):
// \HexBL|WideOr2~0_combout  = (\sixteen_bit_SR|XAB [1] & (\sixteen_bit_SR|XAB [0] & ((!\sixteen_bit_SR|XAB [3])))) # (!\sixteen_bit_SR|XAB [1] & ((\sixteen_bit_SR|XAB [2] & ((!\sixteen_bit_SR|XAB [3]))) # (!\sixteen_bit_SR|XAB [2] & (\sixteen_bit_SR|XAB 
// [0]))))

	.dataa(\sixteen_bit_SR|XAB [0]),
	.datab(\sixteen_bit_SR|XAB [2]),
	.datac(\sixteen_bit_SR|XAB [1]),
	.datad(\sixteen_bit_SR|XAB [3]),
	.cin(gnd),
	.combout(\HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr2~0 .lut_mask = 16'h02AE;
defparam \HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N2
cycloneive_lcell_comb \HexBL|WideOr1~0 (
// Equation(s):
// \HexBL|WideOr1~0_combout  = (\sixteen_bit_SR|XAB [0] & (\sixteen_bit_SR|XAB [3] $ (((\sixteen_bit_SR|XAB [1]) # (!\sixteen_bit_SR|XAB [2]))))) # (!\sixteen_bit_SR|XAB [0] & (!\sixteen_bit_SR|XAB [2] & (\sixteen_bit_SR|XAB [1] & !\sixteen_bit_SR|XAB [3])))

	.dataa(\sixteen_bit_SR|XAB [0]),
	.datab(\sixteen_bit_SR|XAB [2]),
	.datac(\sixteen_bit_SR|XAB [1]),
	.datad(\sixteen_bit_SR|XAB [3]),
	.cin(gnd),
	.combout(\HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr1~0 .lut_mask = 16'h08B2;
defparam \HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N12
cycloneive_lcell_comb \HexBL|WideOr0~0 (
// Equation(s):
// \HexBL|WideOr0~0_combout  = (\sixteen_bit_SR|XAB [0] & ((\sixteen_bit_SR|XAB [3]) # (\sixteen_bit_SR|XAB [2] $ (\sixteen_bit_SR|XAB [1])))) # (!\sixteen_bit_SR|XAB [0] & ((\sixteen_bit_SR|XAB [1]) # (\sixteen_bit_SR|XAB [2] $ (\sixteen_bit_SR|XAB [3]))))

	.dataa(\sixteen_bit_SR|XAB [0]),
	.datab(\sixteen_bit_SR|XAB [2]),
	.datac(\sixteen_bit_SR|XAB [1]),
	.datad(\sixteen_bit_SR|XAB [3]),
	.cin(gnd),
	.combout(\HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign AhexU[0] = \AhexU[0]~output_o ;

assign AhexU[1] = \AhexU[1]~output_o ;

assign AhexU[2] = \AhexU[2]~output_o ;

assign AhexU[3] = \AhexU[3]~output_o ;

assign AhexU[4] = \AhexU[4]~output_o ;

assign AhexU[5] = \AhexU[5]~output_o ;

assign AhexU[6] = \AhexU[6]~output_o ;

assign AhexL[0] = \AhexL[0]~output_o ;

assign AhexL[1] = \AhexL[1]~output_o ;

assign AhexL[2] = \AhexL[2]~output_o ;

assign AhexL[3] = \AhexL[3]~output_o ;

assign AhexL[4] = \AhexL[4]~output_o ;

assign AhexL[5] = \AhexL[5]~output_o ;

assign AhexL[6] = \AhexL[6]~output_o ;

assign BhexU[0] = \BhexU[0]~output_o ;

assign BhexU[1] = \BhexU[1]~output_o ;

assign BhexU[2] = \BhexU[2]~output_o ;

assign BhexU[3] = \BhexU[3]~output_o ;

assign BhexU[4] = \BhexU[4]~output_o ;

assign BhexU[5] = \BhexU[5]~output_o ;

assign BhexU[6] = \BhexU[6]~output_o ;

assign BhexL[0] = \BhexL[0]~output_o ;

assign BhexL[1] = \BhexL[1]~output_o ;

assign BhexL[2] = \BhexL[2]~output_o ;

assign BhexL[3] = \BhexL[3]~output_o ;

assign BhexL[4] = \BhexL[4]~output_o ;

assign BhexL[5] = \BhexL[5]~output_o ;

assign BhexL[6] = \BhexL[6]~output_o ;

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign X = \X~output_o ;

assign adder_re[0] = \adder_re[0]~output_o ;

assign adder_re[1] = \adder_re[1]~output_o ;

assign adder_re[2] = \adder_re[2]~output_o ;

assign adder_re[3] = \adder_re[3]~output_o ;

assign adder_re[4] = \adder_re[4]~output_o ;

assign adder_re[5] = \adder_re[5]~output_o ;

assign adder_re[6] = \adder_re[6]~output_o ;

assign adder_re[7] = \adder_re[7]~output_o ;

assign adder_re[8] = \adder_re[8]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
