Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Apr  9 22:02:38 2022
| Host         : ethan-ms7d18 running 64-bit Ubuntu 21.10
| Command      : report_timing_summary -max_paths 10 -file cw305_top_timing_summary_routed.rpt -pb cw305_top_timing_summary_routed.pb -rpx cw305_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cw305_top
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   4           
XDCH-2     Warning           Same min and max delay values on IO port        49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.114       -0.114                      1                 2462        0.121        0.000                      0                 2462        4.500        0.000                       0                  1669  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
pll_clk1   {0.000 5.000}      10.000          100.000         
tio_clkin  {0.000 5.000}      10.000          100.000         
usb_clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll_clk1                                                                                                                                                        8.408        0.000                       0                     1  
tio_clkin           2.833        0.000                      0                 1213        0.131        0.000                      0                 1213        4.500        0.000                       0                   944  
usb_clk             1.688        0.000                      0                  855        0.121        0.000                      0                  855        4.500        0.000                       0                   724  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
usb_clk       tio_clkin          -0.114       -0.114                      1                  264        0.153        0.000                      0                  264  
tio_clkin     usb_clk             7.668        0.000                      0                  130        0.147        0.000                      0                  130  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  pll_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_clk1 }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  U_clocks/CCLK_MUX/I0



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 1.010ns (14.334%)  route 6.036ns (85.666%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.432     4.668    aes_core/crypt_clk
    SLICE_X73Y142        FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_fdre_C_Q)         0.348     5.016 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.219     7.236    aes_core/state__0[72]
    SLICE_X56Y139        LUT6 (Prop_lut6_I0_O)        0.242     7.478 r  aes_core/state[15]_i_34/O
                         net (fo=1, routed)           0.566     8.044    aes_core/state[15]_i_34_n_0
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.105     8.149 r  aes_core/state[15]_i_18/O
                         net (fo=1, routed)           0.399     8.547    aes_core/state[15]_i_18_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.105     8.652 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.832    10.485    aes_core/sbb_o_72[7]
    SLICE_X73Y130        LUT6 (Prop_lut6_I2_O)        0.105    10.590 r  aes_core/data_o[31]_i_3/O
                         net (fo=1, routed)           0.349    10.939    aes_core/ks_inst/data_o_reg[31]_0
    SLICE_X74Y130        LUT6 (Prop_lut6_I3_O)        0.105    11.044 r  aes_core/ks_inst/data_o[31]_i_1/O
                         net (fo=2, routed)           0.670    11.714    aes_core/D[9]
    SLICE_X82Y130        FDRE                                         r  aes_core/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.327    14.404    aes_core/crypt_clk
    SLICE_X82Y130        FDRE                                         r  aes_core/data_o_reg[31]/C
                         clock pessimism              0.225    14.629    
                         clock uncertainty           -0.035    14.594    
    SLICE_X82Y130        FDRE (Setup_fdre_C_D)       -0.047    14.547    aes_core/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 1.010ns (14.579%)  route 5.918ns (85.421%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 14.395 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.432     4.668    aes_core/crypt_clk
    SLICE_X73Y142        FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_fdre_C_Q)         0.348     5.016 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.219     7.236    aes_core/state__0[72]
    SLICE_X56Y139        LUT6 (Prop_lut6_I0_O)        0.242     7.478 r  aes_core/state[15]_i_34/O
                         net (fo=1, routed)           0.566     8.044    aes_core/state[15]_i_34_n_0
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.105     8.149 r  aes_core/state[15]_i_18/O
                         net (fo=1, routed)           0.399     8.547    aes_core/state[15]_i_18_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.105     8.652 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.917    10.570    aes_core/sbb_o_72[7]
    SLICE_X73Y131        LUT6 (Prop_lut6_I2_O)        0.105    10.675 r  aes_core/data_o[23]_i_3/O
                         net (fo=1, routed)           0.456    11.130    aes_core/ks_inst/data_o_reg[23]
    SLICE_X73Y135        LUT6 (Prop_lut6_I3_O)        0.105    11.235 r  aes_core/ks_inst/data_o[23]_i_1/O
                         net (fo=2, routed)           0.361    11.596    aes_core/D[4]
    SLICE_X75Y134        FDRE                                         r  aes_core/data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.318    14.395    aes_core/crypt_clk
    SLICE_X75Y134        FDRE                                         r  aes_core/data_o_reg[23]/C
                         clock pessimism              0.225    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X75Y134        FDRE (Setup_fdre_C_D)       -0.073    14.512    aes_core/data_o_reg[23]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.010ns (14.613%)  route 5.902ns (85.387%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.432     4.668    aes_core/crypt_clk
    SLICE_X73Y142        FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_fdre_C_Q)         0.348     5.016 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.082     7.099    aes_core/state__0[72]
    SLICE_X56Y136        LUT6 (Prop_lut6_I0_O)        0.242     7.341 r  aes_core/state[13]_i_20/O
                         net (fo=1, routed)           0.566     7.907    aes_core/state[13]_i_20_n_0
    SLICE_X56Y136        LUT4 (Prop_lut4_I0_O)        0.105     8.012 r  aes_core/state[13]_i_12/O
                         net (fo=1, routed)           0.535     8.547    aes_core/state[13]_i_12_n_0
    SLICE_X56Y138        LUT6 (Prop_lut6_I3_O)        0.105     8.652 r  aes_core/state[13]_i_4/O
                         net (fo=5, routed)           1.557    10.209    aes_core/sbb_o_72[4]
    SLICE_X71Y132        LUT6 (Prop_lut6_I0_O)        0.105    10.314 r  aes_core/data_o[21]_i_3/O
                         net (fo=1, routed)           0.522    10.835    aes_core/ks_inst/data_o_reg[21]
    SLICE_X73Y132        LUT6 (Prop_lut6_I3_O)        0.105    10.940 r  aes_core/ks_inst/data_o[21]_i_1/O
                         net (fo=2, routed)           0.639    11.580    aes_core/D[2]
    SLICE_X70Y131        FDRE                                         r  aes_core/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.245    14.322    aes_core/crypt_clk
    SLICE_X70Y131        FDRE                                         r  aes_core/data_o_reg[21]/C
                         clock pessimism              0.225    14.547    
                         clock uncertainty           -0.035    14.512    
    SLICE_X70Y131        FDRE (Setup_fdre_C_D)       -0.015    14.497    aes_core/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.115ns (15.842%)  route 5.923ns (84.158%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 14.394 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.432     4.668    aes_core/crypt_clk
    SLICE_X73Y142        FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_fdre_C_Q)         0.348     5.016 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.219     7.236    aes_core/state__0[72]
    SLICE_X56Y139        LUT6 (Prop_lut6_I0_O)        0.242     7.478 r  aes_core/state[15]_i_34/O
                         net (fo=1, routed)           0.566     8.044    aes_core/state[15]_i_34_n_0
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.105     8.149 r  aes_core/state[15]_i_18/O
                         net (fo=1, routed)           0.399     8.547    aes_core/state[15]_i_18_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.105     8.652 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.917    10.570    aes_core/sbb_o_72[7]
    SLICE_X73Y131        LUT6 (Prop_lut6_I2_O)        0.105    10.675 r  aes_core/data_o[23]_i_3/O
                         net (fo=1, routed)           0.456    11.130    aes_core/ks_inst/data_o_reg[23]
    SLICE_X73Y135        LUT6 (Prop_lut6_I3_O)        0.105    11.235 r  aes_core/ks_inst/data_o[23]_i_1/O
                         net (fo=2, routed)           0.366    11.601    U_reg_aes/U_go_pulse/state_reg[119]_0[4]
    SLICE_X72Y135        LUT3 (Prop_lut3_I2_O)        0.105    11.706 r  U_reg_aes/U_go_pulse/state[23]_i_1/O
                         net (fo=1, routed)           0.000    11.706    aes_core/state_reg[119]_0[4]
    SLICE_X72Y135        FDRE                                         r  aes_core/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.317    14.394    aes_core/crypt_clk
    SLICE_X72Y135        FDRE                                         r  aes_core/state_reg[23]/C
                         clock pessimism              0.242    14.636    
                         clock uncertainty           -0.035    14.601    
    SLICE_X72Y135        FDRE (Setup_fdre_C_D)        0.030    14.631    aes_core/state_reg[23]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 aes_core/state_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 1.169ns (17.364%)  route 5.563ns (82.636%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 14.392 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.435     4.671    aes_core/crypt_clk
    SLICE_X76Y144        FDRE                                         r  aes_core/state_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y144        FDRE (Prop_fdre_C_Q)         0.398     5.069 r  aes_core/state_reg[86]/Q
                         net (fo=47, routed)          1.613     6.683    aes_core/state__0[86]
    SLICE_X62Y147        LUT6 (Prop_lut6_I1_O)        0.232     6.915 r  aes_core/data_o[119]_i_11/O
                         net (fo=1, routed)           0.566     7.481    aes_core/data_o[119]_i_11_n_0
    SLICE_X62Y147        LUT4 (Prop_lut4_I0_O)        0.105     7.586 r  aes_core/data_o[119]_i_7/O
                         net (fo=1, routed)           0.712     8.298    aes_core/data_o[119]_i_7_n_0
    SLICE_X61Y147        LUT6 (Prop_lut6_I4_O)        0.105     8.403 r  aes_core/data_o[119]_i_2/O
                         net (fo=10, routed)          0.988     9.391    aes_core/sbb_o_80[7]
    SLICE_X68Y141        LUT6 (Prop_lut6_I4_O)        0.105     9.496 r  aes_core/data_o[119]_i_3/O
                         net (fo=1, routed)           0.229     9.725    aes_core/ks_inst/data_o_reg[119]_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I3_O)        0.105     9.830 r  aes_core/ks_inst/data_o[119]_i_1/O
                         net (fo=2, routed)           1.049    10.879    U_reg_aes/U_go_pulse/state_reg[119]_0[64]
    SLICE_X73Y133        LUT3 (Prop_lut3_I2_O)        0.119    10.998 r  U_reg_aes/U_go_pulse/state[119]_i_1/O
                         net (fo=1, routed)           0.405    11.404    aes_core/state_reg[119]_0[64]
    SLICE_X73Y132        FDRE                                         r  aes_core/state_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.315    14.392    aes_core/crypt_clk
    SLICE_X73Y132        FDRE                                         r  aes_core/state_reg[119]/C
                         clock pessimism              0.225    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X73Y132        FDRE (Setup_fdre_C_D)       -0.206    14.376    aes_core/state_reg[119]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -11.404    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 1.115ns (16.230%)  route 5.755ns (83.770%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 14.392 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.432     4.668    aes_core/crypt_clk
    SLICE_X73Y142        FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_fdre_C_Q)         0.348     5.016 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.219     7.236    aes_core/state__0[72]
    SLICE_X56Y139        LUT6 (Prop_lut6_I0_O)        0.242     7.478 r  aes_core/state[15]_i_34/O
                         net (fo=1, routed)           0.566     8.044    aes_core/state[15]_i_34_n_0
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.105     8.149 r  aes_core/state[15]_i_18/O
                         net (fo=1, routed)           0.399     8.547    aes_core/state[15]_i_18_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.105     8.652 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.832    10.485    aes_core/sbb_o_72[7]
    SLICE_X73Y130        LUT6 (Prop_lut6_I2_O)        0.105    10.590 r  aes_core/data_o[31]_i_3/O
                         net (fo=1, routed)           0.349    10.939    aes_core/ks_inst/data_o_reg[31]_0
    SLICE_X74Y130        LUT6 (Prop_lut6_I3_O)        0.105    11.044 r  aes_core/ks_inst/data_o[31]_i_1/O
                         net (fo=2, routed)           0.389    11.433    U_reg_aes/U_go_pulse/state_reg[119]_0[9]
    SLICE_X74Y130        LUT3 (Prop_lut3_I2_O)        0.105    11.538 r  U_reg_aes/U_go_pulse/state[31]_i_1/O
                         net (fo=1, routed)           0.000    11.538    aes_core/state_reg[119]_0[9]
    SLICE_X74Y130        FDRE                                         r  aes_core/state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.315    14.392    aes_core/crypt_clk
    SLICE_X74Y130        FDRE                                         r  aes_core/state_reg[31]/C
                         clock pessimism              0.225    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X74Y130        FDRE (Setup_fdre_C_D)        0.106    14.688    aes_core/state_reg[31]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 1.305ns (19.402%)  route 5.421ns (80.598%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.432     4.668    aes_core/crypt_clk
    SLICE_X73Y142        FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_fdre_C_Q)         0.348     5.016 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.219     7.236    aes_core/state__0[72]
    SLICE_X56Y139        LUT6 (Prop_lut6_I0_O)        0.242     7.478 r  aes_core/state[15]_i_34/O
                         net (fo=1, routed)           0.566     8.044    aes_core/state[15]_i_34_n_0
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.105     8.149 r  aes_core/state[15]_i_18/O
                         net (fo=1, routed)           0.399     8.547    aes_core/state[15]_i_18_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.105     8.652 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.083     9.735    aes_core/sbb_o_72[7]
    SLICE_X69Y135        LUT2 (Prop_lut2_I0_O)        0.125     9.860 r  aes_core/state[12]_i_4/O
                         net (fo=3, routed)           0.518    10.378    aes_core/subbytes_pst.subbytes_pst_encrypt.b185_out[7]
    SLICE_X68Y135        LUT6 (Prop_lut6_I2_O)        0.275    10.653 r  aes_core/state[9]_i_2/O
                         net (fo=2, routed)           0.636    11.289    aes_core/ks_inst/data_o_reg[9]
    SLICE_X67Y143        LUT4 (Prop_lut4_I1_O)        0.105    11.394 r  aes_core/ks_inst/data_o[9]_i_1/O
                         net (fo=1, routed)           0.000    11.394    aes_core/ks_inst_n_186
    SLICE_X67Y143        FDRE                                         r  aes_core/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.250    14.327    aes_core/crypt_clk
    SLICE_X67Y143        FDRE                                         r  aes_core/data_o_reg[9]/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X67Y143        FDRE (Setup_fdre_C_D)        0.032    14.549    aes_core/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 1.115ns (16.497%)  route 5.644ns (83.503%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 14.392 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.432     4.668    aes_core/crypt_clk
    SLICE_X73Y142        FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_fdre_C_Q)         0.348     5.016 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.082     7.099    aes_core/state__0[72]
    SLICE_X56Y136        LUT6 (Prop_lut6_I0_O)        0.242     7.341 r  aes_core/state[13]_i_20/O
                         net (fo=1, routed)           0.566     7.907    aes_core/state[13]_i_20_n_0
    SLICE_X56Y136        LUT4 (Prop_lut4_I0_O)        0.105     8.012 r  aes_core/state[13]_i_12/O
                         net (fo=1, routed)           0.535     8.547    aes_core/state[13]_i_12_n_0
    SLICE_X56Y138        LUT6 (Prop_lut6_I3_O)        0.105     8.652 r  aes_core/state[13]_i_4/O
                         net (fo=5, routed)           1.557    10.209    aes_core/sbb_o_72[4]
    SLICE_X71Y132        LUT6 (Prop_lut6_I0_O)        0.105    10.314 r  aes_core/data_o[21]_i_3/O
                         net (fo=1, routed)           0.522    10.835    aes_core/ks_inst/data_o_reg[21]
    SLICE_X73Y132        LUT6 (Prop_lut6_I3_O)        0.105    10.940 r  aes_core/ks_inst/data_o[21]_i_1/O
                         net (fo=2, routed)           0.382    11.322    U_reg_aes/U_go_pulse/state_reg[119]_0[2]
    SLICE_X73Y132        LUT3 (Prop_lut3_I2_O)        0.105    11.427 r  U_reg_aes/U_go_pulse/state[21]_i_1/O
                         net (fo=1, routed)           0.000    11.427    aes_core/state_reg[119]_0[2]
    SLICE_X73Y132        FDRE                                         r  aes_core/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.315    14.392    aes_core/crypt_clk
    SLICE_X73Y132        FDRE                                         r  aes_core/state_reg[21]/C
                         clock pessimism              0.242    14.634    
                         clock uncertainty           -0.035    14.599    
    SLICE_X73Y132        FDRE (Setup_fdre_C_D)        0.030    14.629    aes_core/state_reg[21]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 1.115ns (16.526%)  route 5.632ns (83.474%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.432     4.668    aes_core/crypt_clk
    SLICE_X73Y142        FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_fdre_C_Q)         0.348     5.016 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.219     7.236    aes_core/state__0[72]
    SLICE_X56Y139        LUT6 (Prop_lut6_I0_O)        0.242     7.478 r  aes_core/state[15]_i_34/O
                         net (fo=1, routed)           0.566     8.044    aes_core/state[15]_i_34_n_0
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.105     8.149 r  aes_core/state[15]_i_18/O
                         net (fo=1, routed)           0.399     8.547    aes_core/state[15]_i_18_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.105     8.652 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.474    10.126    aes_core/sbb_o_72[7]
    SLICE_X73Y130        LUT4 (Prop_lut4_I3_O)        0.105    10.231 r  aes_core/state[15]_i_5/O
                         net (fo=2, routed)           0.323    10.554    aes_core/p_219_in[7]
    SLICE_X73Y130        LUT5 (Prop_lut5_I2_O)        0.105    10.659 r  aes_core/state[15]_i_2/O
                         net (fo=2, routed)           0.651    11.310    aes_core/ks_inst/data_o_reg[15]
    SLICE_X79Y136        LUT4 (Prop_lut4_I1_O)        0.105    11.415 r  aes_core/ks_inst/data_o[15]_i_1/O
                         net (fo=1, routed)           0.000    11.415    aes_core/ks_inst_n_180
    SLICE_X79Y136        FDRE                                         r  aes_core/data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.323    14.400    aes_core/crypt_clk
    SLICE_X79Y136        FDRE                                         r  aes_core/data_o_reg[15]/C
                         clock pessimism              0.225    14.625    
                         clock uncertainty           -0.035    14.590    
    SLICE_X79Y136        FDRE (Setup_fdre_C_D)        0.032    14.622    aes_core/data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 1.115ns (16.494%)  route 5.645ns (83.506%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.432     4.668    aes_core/crypt_clk
    SLICE_X73Y142        FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_fdre_C_Q)         0.348     5.016 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.219     7.236    aes_core/state__0[72]
    SLICE_X56Y139        LUT6 (Prop_lut6_I0_O)        0.242     7.478 r  aes_core/state[15]_i_34/O
                         net (fo=1, routed)           0.566     8.044    aes_core/state[15]_i_34_n_0
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.105     8.149 r  aes_core/state[15]_i_18/O
                         net (fo=1, routed)           0.399     8.547    aes_core/state[15]_i_18_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.105     8.652 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.474    10.126    aes_core/sbb_o_72[7]
    SLICE_X73Y130        LUT4 (Prop_lut4_I3_O)        0.105    10.231 r  aes_core/state[15]_i_5/O
                         net (fo=2, routed)           0.323    10.554    aes_core/p_219_in[7]
    SLICE_X73Y130        LUT5 (Prop_lut5_I2_O)        0.105    10.659 r  aes_core/state[15]_i_2/O
                         net (fo=2, routed)           0.664    11.323    aes_core/ks_inst/data_o_reg[15]
    SLICE_X80Y136        LUT6 (Prop_lut6_I1_O)        0.105    11.428 r  aes_core/ks_inst/state[15]_i_1/O
                         net (fo=1, routed)           0.000    11.428    aes_core/p_1_in[15]
    SLICE_X80Y136        FDRE                                         r  aes_core/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.327    14.404    aes_core/crypt_clk
    SLICE_X80Y136        FDRE                                         r  aes_core/state_reg[15]/C
                         clock pessimism              0.225    14.629    
                         clock uncertainty           -0.035    14.594    
    SLICE_X80Y136        FDRE (Setup_fdre_C_D)        0.076    14.670    aes_core/state_reg[15]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  3.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_crypt_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/state_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.616%)  route 0.086ns (31.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.594     1.542    U_reg_aes/crypt_clk
    SLICE_X77Y147        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y147        FDRE (Prop_fdre_C_Q)         0.141     1.683 r  U_reg_aes/reg_crypt_key_crypt_reg[112]/Q
                         net (fo=2, routed)           0.086     1.770    U_reg_aes/U_go_pulse/out[53]
    SLICE_X76Y147        LUT3 (Prop_lut3_I0_O)        0.048     1.818 r  U_reg_aes/U_go_pulse/state[240]_i_1/O
                         net (fo=1, routed)           0.000     1.818    aes_core/ks_inst/state_reg[240]_1
    SLICE_X76Y147        FDRE                                         r  aes_core/ks_inst/state_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.867     2.061    aes_core/ks_inst/crypt_clk
    SLICE_X76Y147        FDRE                                         r  aes_core/ks_inst/state_reg[240]/C
                         clock pessimism             -0.506     1.555    
    SLICE_X76Y147        FDRE (Hold_fdre_C_D)         0.131     1.686    aes_core/ks_inst/state_reg[240]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_crypt_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.773%)  route 0.056ns (23.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.561     1.509    U_reg_aes/crypt_clk
    SLICE_X69Y137        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y137        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U_reg_aes/reg_crypt_textin_crypt_reg[115]/Q
                         net (fo=1, routed)           0.056     1.707    aes_core/ks_inst/state_reg[127][53]
    SLICE_X68Y137        LUT6 (Prop_lut6_I4_O)        0.045     1.752 r  aes_core/ks_inst/state[115]_i_1/O
                         net (fo=1, routed)           0.000     1.752    aes_core/p_1_in[115]
    SLICE_X68Y137        FDRE                                         r  aes_core/state_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.832     2.026    aes_core/crypt_clk
    SLICE_X68Y137        FDRE                                         r  aes_core/state_reg[115]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X68Y137        FDRE (Hold_fdre_C_D)         0.092     1.614    aes_core/state_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_crypt_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.594     1.542    U_reg_aes/crypt_clk
    SLICE_X77Y147        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y147        FDRE (Prop_fdre_C_Q)         0.141     1.683 r  U_reg_aes/reg_crypt_key_crypt_reg[112]/Q
                         net (fo=2, routed)           0.086     1.770    U_reg_aes/U_go_pulse/out[53]
    SLICE_X76Y147        LUT3 (Prop_lut3_I0_O)        0.045     1.815 r  U_reg_aes/U_go_pulse/ks_o[112]_i_1/O
                         net (fo=1, routed)           0.000     1.815    aes_core/ks_inst/ks_o_reg[127]_1[49]
    SLICE_X76Y147        FDRE                                         r  aes_core/ks_inst/ks_o_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.867     2.061    aes_core/ks_inst/crypt_clk
    SLICE_X76Y147        FDRE                                         r  aes_core/ks_inst/ks_o_reg[112]/C
                         clock pessimism             -0.506     1.555    
    SLICE_X76Y147        FDRE (Hold_fdre_C_D)         0.120     1.675    aes_core/ks_inst/ks_o_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_crypt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.955%)  route 0.119ns (39.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.587     1.535    U_reg_aes/crypt_clk
    SLICE_X73Y134        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDRE (Prop_fdre_C_Q)         0.141     1.676 r  U_reg_aes/reg_crypt_textin_crypt_reg[10]/Q
                         net (fo=1, routed)           0.119     1.796    aes_core/ks_inst/state_reg[127][10]
    SLICE_X74Y134        LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  aes_core/ks_inst/state[10]_i_1/O
                         net (fo=1, routed)           0.000     1.841    aes_core/p_1_in[10]
    SLICE_X74Y134        FDRE                                         r  aes_core/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.860     2.054    aes_core/crypt_clk
    SLICE_X74Y134        FDRE                                         r  aes_core/state_reg[10]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X74Y134        FDRE (Hold_fdre_C_D)         0.120     1.694    aes_core/state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.564     1.512    aes_core/crypt_clk
    SLICE_X67Y143        FDRE                                         r  aes_core/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  aes_core/data_o_reg[9]/Q
                         net (fo=1, routed)           0.099     1.753    U_reg_aes/reg_crypt_cipherout_reg[127]_0[9]
    SLICE_X65Y143        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.836     2.030    U_reg_aes/crypt_clk
    SLICE_X65Y143        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[9]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X65Y143        FDRE (Hold_fdre_C_D)         0.070     1.598    U_reg_aes/reg_crypt_cipherout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.223%)  route 0.101ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.564     1.512    aes_core/crypt_clk
    SLICE_X68Y144        FDRE                                         r  aes_core/data_o_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y144        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  aes_core/data_o_reg[120]/Q
                         net (fo=1, routed)           0.101     1.755    U_reg_aes/reg_crypt_cipherout_reg[127]_0[120]
    SLICE_X71Y145        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.836     2.030    U_reg_aes/crypt_clk
    SLICE_X71Y145        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[120]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X71Y145        FDRE (Hold_fdre_C_D)         0.070     1.598    U_reg_aes/reg_crypt_cipherout_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.767%)  route 0.121ns (46.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.589     1.537    aes_core/crypt_clk
    SLICE_X75Y134        FDRE                                         r  aes_core/data_o_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y134        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  aes_core/data_o_reg[34]/Q
                         net (fo=1, routed)           0.121     1.800    U_reg_aes/reg_crypt_cipherout_reg[127]_0[34]
    SLICE_X72Y134        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.856     2.051    U_reg_aes/crypt_clk
    SLICE_X72Y134        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[34]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X72Y134        FDRE (Hold_fdre_C_D)         0.072     1.643    U_reg_aes/reg_crypt_cipherout_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.587     1.535    aes_core/crypt_clk
    SLICE_X75Y132        FDRE                                         r  aes_core/data_o_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y132        FDRE (Prop_fdre_C_Q)         0.141     1.676 r  aes_core/data_o_reg[45]/Q
                         net (fo=1, routed)           0.099     1.776    U_reg_aes/reg_crypt_cipherout_reg[127]_0[45]
    SLICE_X77Y132        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.858     2.052    U_reg_aes/crypt_clk
    SLICE_X77Y132        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[45]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X77Y132        FDRE (Hold_fdre_C_D)         0.070     1.619    U_reg_aes/reg_crypt_cipherout_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.560     1.508    aes_core/crypt_clk
    SLICE_X71Y136        FDRE                                         r  aes_core/data_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aes_core/data_o_reg[28]/Q
                         net (fo=1, routed)           0.098     1.747    U_reg_aes/reg_crypt_cipherout_reg[127]_0[28]
    SLICE_X68Y135        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.831     2.025    U_reg_aes/crypt_clk
    SLICE_X68Y135        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[28]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X68Y135        FDRE (Hold_fdre_C_D)         0.066     1.589    U_reg_aes/reg_crypt_cipherout_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_reg_aes/go_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/go_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.603     1.551    U_reg_aes/crypt_clk
    SLICE_X88Y145        FDRE                                         r  U_reg_aes/go_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.164     1.715 r  U_reg_aes/go_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.771    U_reg_aes/go_pipe[0]
    SLICE_X88Y145        FDRE                                         r  U_reg_aes/go_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.874     2.069    U_reg_aes/crypt_clk
    SLICE_X88Y145        FDRE                                         r  U_reg_aes/go_pipe_reg[1]/C
                         clock pessimism             -0.518     1.551    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)         0.060     1.611    U_reg_aes/go_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tio_clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tio_clkin }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  U_clocks/CCLK_MUX/I1
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y86   U_clocks/CWOUT_ODDR/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y137   crypt_clk_heartbeat_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y139   crypt_clk_heartbeat_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y139   crypt_clk_heartbeat_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y140   crypt_clk_heartbeat_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y140   crypt_clk_heartbeat_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y140   crypt_clk_heartbeat_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y140   crypt_clk_heartbeat_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y141   crypt_clk_heartbeat_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y137   crypt_clk_heartbeat_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y137   crypt_clk_heartbeat_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y139   crypt_clk_heartbeat_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y139   crypt_clk_heartbeat_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y139   crypt_clk_heartbeat_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y139   crypt_clk_heartbeat_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y140   crypt_clk_heartbeat_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y140   crypt_clk_heartbeat_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y140   crypt_clk_heartbeat_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y140   crypt_clk_heartbeat_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y137   crypt_clk_heartbeat_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y137   crypt_clk_heartbeat_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y139   crypt_clk_heartbeat_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y139   crypt_clk_heartbeat_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y139   crypt_clk_heartbeat_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y139   crypt_clk_heartbeat_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y140   crypt_clk_heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y140   crypt_clk_heartbeat_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y140   crypt_clk_heartbeat_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y140   crypt_clk_heartbeat_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 0.694ns (8.350%)  route 7.617ns (91.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.435     4.625    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y118        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U_usb_reg_fe/usb_addr_r_reg[1]/Q
                         net (fo=94, routed)          3.539     8.543    U_reg_aes/read_data_reg[0]_0[1]
    SLICE_X28Y80         LUT6 (Prop_lut6_I4_O)        0.105     8.648 r  U_reg_aes/read_data[5]_i_8/O
                         net (fo=1, routed)           3.623    12.271    U_usb_reg_fe/read_data_reg[5]_2
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.105    12.376 r  U_usb_reg_fe/read_data[5]_i_3/O
                         net (fo=1, routed)           0.455    12.831    U_usb_reg_fe/read_data[5]_i_3_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I4_O)        0.105    12.936 r  U_usb_reg_fe/read_data[5]_i_1/O
                         net (fo=1, routed)           0.000    12.936    U_reg_aes/read_data_reg[7]_2[5]
    SLICE_X84Y134        FDRE                                         r  U_reg_aes/read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.328    14.360    U_reg_aes/usb_clk_buf
    SLICE_X84Y134        FDRE                                         r  U_reg_aes/read_data_reg[5]/C
                         clock pessimism              0.224    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X84Y134        FDRE (Setup_fdre_C_D)        0.076    14.624    U_reg_aes/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 0.694ns (8.917%)  route 7.089ns (91.083%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.435     4.625    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y118        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U_usb_reg_fe/usb_addr_r_reg[1]/Q
                         net (fo=94, routed)          3.535     8.539    U_reg_aes/read_data_reg[0]_0[1]
    SLICE_X28Y80         LUT6 (Prop_lut6_I4_O)        0.105     8.644 r  U_reg_aes/read_data[7]_i_11/O
                         net (fo=1, routed)           3.237    11.881    U_usb_reg_fe/read_data_reg[7]_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I5_O)        0.105    11.986 r  U_usb_reg_fe/read_data[7]_i_4/O
                         net (fo=1, routed)           0.317    12.303    U_usb_reg_fe/read_data[7]_i_4_n_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I2_O)        0.105    12.408 r  U_usb_reg_fe/read_data[7]_i_2/O
                         net (fo=1, routed)           0.000    12.408    U_reg_aes/read_data_reg[7]_2[7]
    SLICE_X85Y133        FDRE                                         r  U_reg_aes/read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.328    14.360    U_reg_aes/usb_clk_buf
    SLICE_X85Y133        FDRE                                         r  U_reg_aes/read_data_reg[7]/C
                         clock pessimism              0.224    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X85Y133        FDRE (Setup_fdre_C_D)        0.032    14.580    U_reg_aes/read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 0.694ns (8.924%)  route 7.082ns (91.076%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 14.365 - 10.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.430     4.620    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y122        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDRE (Prop_fdre_C_Q)         0.379     4.999 r  U_usb_reg_fe/usb_addr_r_reg[0]/Q
                         net (fo=56, routed)          3.236     8.235    U_reg_aes/read_data_reg[0]_0[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.105     8.340 r  U_reg_aes/read_data[0]_i_8/O
                         net (fo=1, routed)           3.185    11.525    U_reg_aes/read_data[0]_i_8_n_0
    SLICE_X80Y139        LUT5 (Prop_lut5_I1_O)        0.105    11.630 f  U_reg_aes/read_data[0]_i_4/O
                         net (fo=1, routed)           0.661    12.292    U_usb_reg_fe/read_data_reg[0]_0
    SLICE_X88Y137        LUT6 (Prop_lut6_I5_O)        0.105    12.397 r  U_usb_reg_fe/read_data[0]_i_1/O
                         net (fo=1, routed)           0.000    12.397    U_reg_aes/read_data_reg[7]_2[0]
    SLICE_X88Y137        FDRE                                         r  U_reg_aes/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.333    14.365    U_reg_aes/usb_clk_buf
    SLICE_X88Y137        FDRE                                         r  U_reg_aes/read_data_reg[0]/C
                         clock pessimism              0.224    14.588    
                         clock uncertainty           -0.035    14.553    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)        0.072    14.625    U_reg_aes/read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 0.694ns (9.114%)  route 6.921ns (90.886%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.430     4.620    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y122        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDRE (Prop_fdre_C_Q)         0.379     4.999 r  U_usb_reg_fe/usb_addr_r_reg[0]/Q
                         net (fo=56, routed)          3.422     8.421    U_reg_aes/read_data_reg[0]_0[0]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.105     8.526 r  U_reg_aes/read_data[4]_i_9/O
                         net (fo=1, routed)           3.373    11.900    U_usb_reg_fe/read_data_reg[4]_3
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.105    12.005 r  U_usb_reg_fe/read_data[4]_i_3/O
                         net (fo=1, routed)           0.125    12.130    U_usb_reg_fe/read_data[4]_i_3_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I2_O)        0.105    12.235 r  U_usb_reg_fe/read_data[4]_i_1/O
                         net (fo=1, routed)           0.000    12.235    U_reg_aes/read_data_reg[7]_2[4]
    SLICE_X84Y134        FDRE                                         r  U_reg_aes/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.328    14.360    U_reg_aes/usb_clk_buf
    SLICE_X84Y134        FDRE                                         r  U_reg_aes/read_data_reg[4]/C
                         clock pessimism              0.224    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X84Y134        FDRE (Setup_fdre_C_D)        0.072    14.620    U_reg_aes/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 0.694ns (9.126%)  route 6.911ns (90.874%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.430     4.620    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y122        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDRE (Prop_fdre_C_Q)         0.379     4.999 r  U_usb_reg_fe/usb_addr_r_reg[0]/Q
                         net (fo=56, routed)          3.427     8.426    U_reg_aes/read_data_reg[0]_0[0]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.105     8.531 r  U_reg_aes/read_data[2]_i_7/O
                         net (fo=1, routed)           3.358    11.889    U_usb_reg_fe/read_data_reg[2]_0
    SLICE_X84Y133        LUT6 (Prop_lut6_I5_O)        0.105    11.994 r  U_usb_reg_fe/read_data[2]_i_3/O
                         net (fo=1, routed)           0.125    12.120    U_usb_reg_fe/read_data[2]_i_3_n_0
    SLICE_X84Y133        LUT6 (Prop_lut6_I2_O)        0.105    12.225 r  U_usb_reg_fe/read_data[2]_i_1/O
                         net (fo=1, routed)           0.000    12.225    U_reg_aes/read_data_reg[7]_2[2]
    SLICE_X84Y133        FDRE                                         r  U_reg_aes/read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.328    14.360    U_reg_aes/usb_clk_buf
    SLICE_X84Y133        FDRE                                         r  U_reg_aes/read_data_reg[2]/C
                         clock pessimism              0.224    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X84Y133        FDRE (Setup_fdre_C_D)        0.072    14.620    U_reg_aes/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 0.694ns (9.262%)  route 6.799ns (90.738%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.430     4.620    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y122        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDRE (Prop_fdre_C_Q)         0.379     4.999 r  U_usb_reg_fe/usb_addr_r_reg[0]/Q
                         net (fo=56, routed)          3.427     8.426    U_reg_aes/read_data_reg[0]_0[0]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.105     8.531 r  U_reg_aes/read_data[3]_i_6/O
                         net (fo=1, routed)           2.937    11.468    U_usb_reg_fe/read_data_reg[3]_0
    SLICE_X84Y133        LUT6 (Prop_lut6_I5_O)        0.105    11.573 r  U_usb_reg_fe/read_data[3]_i_2/O
                         net (fo=1, routed)           0.435    12.008    U_usb_reg_fe/read_data[3]_i_2_n_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I3_O)        0.105    12.113 r  U_usb_reg_fe/read_data[3]_i_1/O
                         net (fo=1, routed)           0.000    12.113    U_reg_aes/read_data_reg[7]_2[3]
    SLICE_X85Y133        FDRE                                         r  U_reg_aes/read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.328    14.360    U_reg_aes/usb_clk_buf
    SLICE_X85Y133        FDRE                                         r  U_reg_aes/read_data_reg[3]/C
                         clock pessimism              0.224    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X85Y133        FDRE (Setup_fdre_C_D)        0.030    14.578    U_reg_aes/read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -12.113    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.694ns (9.402%)  route 6.687ns (90.598%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 14.361 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.435     4.625    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y118        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U_usb_reg_fe/usb_addr_r_reg[1]/Q
                         net (fo=94, routed)          3.020     8.024    U_reg_aes/read_data_reg[0]_0[1]
    SLICE_X28Y80         LUT6 (Prop_lut6_I4_O)        0.105     8.129 r  U_reg_aes/read_data[1]_i_7/O
                         net (fo=1, routed)           3.310    11.439    U_usb_reg_fe/read_data_reg[1]_0
    SLICE_X82Y135        LUT6 (Prop_lut6_I5_O)        0.105    11.544 r  U_usb_reg_fe/read_data[1]_i_3/O
                         net (fo=1, routed)           0.358    11.902    U_usb_reg_fe/read_data[1]_i_3_n_0
    SLICE_X84Y135        LUT6 (Prop_lut6_I2_O)        0.105    12.007 r  U_usb_reg_fe/read_data[1]_i_1/O
                         net (fo=1, routed)           0.000    12.007    U_reg_aes/read_data_reg[7]_2[1]
    SLICE_X84Y135        FDRE                                         r  U_reg_aes/read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.329    14.361    U_reg_aes/usb_clk_buf
    SLICE_X84Y135        FDRE                                         r  U_reg_aes/read_data_reg[1]/C
                         clock pessimism              0.224    14.584    
                         clock uncertainty           -0.035    14.549    
    SLICE_X84Y135        FDRE (Setup_fdre_C_D)        0.072    14.621    U_reg_aes/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 0.694ns (9.481%)  route 6.626ns (90.519%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 14.361 - 10.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.430     4.620    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y122        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDRE (Prop_fdre_C_Q)         0.379     4.999 r  U_usb_reg_fe/usb_addr_r_reg[0]/Q
                         net (fo=56, routed)          3.424     8.423    U_reg_aes/read_data_reg[0]_0[0]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.105     8.528 r  U_reg_aes/read_data[6]_i_9/O
                         net (fo=1, routed)           3.080    11.609    U_usb_reg_fe/read_data_reg[6]_0
    SLICE_X84Y135        LUT6 (Prop_lut6_I5_O)        0.105    11.714 r  U_usb_reg_fe/read_data[6]_i_3/O
                         net (fo=1, routed)           0.121    11.835    U_usb_reg_fe/read_data[6]_i_3_n_0
    SLICE_X84Y135        LUT6 (Prop_lut6_I2_O)        0.105    11.940 r  U_usb_reg_fe/read_data[6]_i_1/O
                         net (fo=1, routed)           0.000    11.940    U_reg_aes/read_data_reg[7]_2[6]
    SLICE_X84Y135        FDRE                                         r  U_reg_aes/read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.329    14.361    U_reg_aes/usb_clk_buf
    SLICE_X84Y135        FDRE                                         r  U_reg_aes/read_data_reg[6]/C
                         clock pessimism              0.224    14.584    
                         clock uncertainty           -0.035    14.549    
    SLICE_X84Y135        FDRE (Setup_fdre_C_D)        0.076    14.625    U_reg_aes/read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 0.877ns (13.636%)  route 5.555ns (86.365%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 14.480 - 10.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.430     4.620    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y122        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDRE (Prop_fdre_C_Q)         0.379     4.999 f  U_usb_reg_fe/usb_addr_r_reg[0]/Q
                         net (fo=56, routed)          2.239     7.239    U_usb_reg_fe/usb_addr_r_reg[8]_0[0]
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.105     7.344 f  U_usb_reg_fe/reg_crypt_textin[103]_i_3/O
                         net (fo=2, routed)           0.317     7.661    U_usb_reg_fe/reg_crypt_textin[103]_i_3_n_0
    SLICE_X87Y136        LUT2 (Prop_lut2_I1_O)        0.108     7.769 r  U_usb_reg_fe/reg_crypt_textin[39]_i_2/O
                         net (fo=18, routed)          2.394    10.163    U_usb_reg_fe/reg_crypt_textin[39]_i_2_n_0
    SLICE_X78Y151        LUT2 (Prop_lut2_I0_O)        0.285    10.448 r  U_usb_reg_fe/reg_crypt_cipherin[39]_i_1/O
                         net (fo=7, routed)           0.604    11.052    U_reg_aes/reg_crypt_cipherin_reg[39]_0
    SLICE_X80Y155        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.449    14.480    U_reg_aes/usb_clk_buf
    SLICE_X80Y155        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[35]/C
                         clock pessimism              0.164    14.645    
                         clock uncertainty           -0.035    14.609    
    SLICE_X80Y155        FDRE (Setup_fdre_C_CE)      -0.295    14.314    U_reg_aes/reg_crypt_cipherin_reg[35]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 0.877ns (13.636%)  route 5.555ns (86.365%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 14.480 - 10.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.430     4.620    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y122        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDRE (Prop_fdre_C_Q)         0.379     4.999 f  U_usb_reg_fe/usb_addr_r_reg[0]/Q
                         net (fo=56, routed)          2.239     7.239    U_usb_reg_fe/usb_addr_r_reg[8]_0[0]
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.105     7.344 f  U_usb_reg_fe/reg_crypt_textin[103]_i_3/O
                         net (fo=2, routed)           0.317     7.661    U_usb_reg_fe/reg_crypt_textin[103]_i_3_n_0
    SLICE_X87Y136        LUT2 (Prop_lut2_I1_O)        0.108     7.769 r  U_usb_reg_fe/reg_crypt_textin[39]_i_2/O
                         net (fo=18, routed)          2.394    10.163    U_usb_reg_fe/reg_crypt_textin[39]_i_2_n_0
    SLICE_X78Y151        LUT2 (Prop_lut2_I0_O)        0.285    10.448 r  U_usb_reg_fe/reg_crypt_cipherin[39]_i_1/O
                         net (fo=7, routed)           0.604    11.052    U_reg_aes/reg_crypt_cipherin_reg[39]_0
    SLICE_X80Y155        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.449    14.480    U_reg_aes/usb_clk_buf
    SLICE_X80Y155        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[38]/C
                         clock pessimism              0.164    14.645    
                         clock uncertainty           -0.035    14.609    
    SLICE_X80Y155        FDRE (Setup_fdre_C_CE)      -0.295    14.314    U_reg_aes/reg_crypt_cipherin_reg[38]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  3.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_aes/U_go_pulse/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.601     1.500    U_reg_aes/U_go_pulse/usb_clk_buf
    SLICE_X89Y146        FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  U_reg_aes/U_go_pulse/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.696    U_reg_aes/U_go_pulse/ack_pipe[0]
    SLICE_X89Y146        FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.872     2.017    U_reg_aes/U_go_pulse/usb_clk_buf
    SLICE_X89Y146        FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[1]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X89Y146        FDRE (Hold_fdre_C_D)         0.075     1.575    U_reg_aes/U_go_pulse/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/isoutreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.601     1.500    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y146        FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  U_usb_reg_fe/isoutreg_reg[1]/Q
                         net (fo=2, routed)           0.066     1.707    U_usb_reg_fe/isoutreg[1]
    SLICE_X89Y146        FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.872     2.017    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y146        FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X89Y146        FDRE (Hold_fdre_C_D)         0.078     1.578    U_usb_reg_fe/isoutreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_reg_aes/busy_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/busy_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.590     1.489    U_reg_aes/usb_clk_buf
    SLICE_X80Y132        FDRE                                         r  U_reg_aes/busy_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y132        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U_reg_aes/busy_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.708    U_reg_aes/busy_pipe[0]
    SLICE_X80Y132        FDRE                                         r  U_reg_aes/busy_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.859     2.004    U_reg_aes/usb_clk_buf
    SLICE_X80Y132        FDRE                                         r  U_reg_aes/busy_pipe_reg[1]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X80Y132        FDRE (Hold_fdre_C_D)         0.060     1.549    U_reg_aes/busy_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.534ns (33.326%)  route 3.069ns (66.674%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.366     1.866 f  pushbutton_IBUF_inst/O
                         net (fo=5, routed)           2.393     4.259    U_usb_reg_fe/pushbutton_IBUF
    SLICE_X87Y134        LUT2 (Prop_lut2_I1_O)        0.084     4.343 r  U_usb_reg_fe/reg_crypt_key[127]_i_3/O
                         net (fo=128, routed)         0.676     5.019    U_usb_reg_fe/reg_crypt_key[127]_i_3_n_0
    SLICE_X88Y136        LUT6 (Prop_lut6_I3_O)        0.084     5.103 r  U_usb_reg_fe/reg_crypt_key[26]_i_1/O
                         net (fo=1, routed)           0.000     5.103    U_reg_aes/reg_crypt_key_reg[127]_0[26]
    SLICE_X88Y136        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.441     4.631    U_reg_aes/usb_clk_buf
    SLICE_X88Y136        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[26]/C
                         clock pessimism              0.000     4.631    
                         clock uncertainty            0.035     4.667    
    SLICE_X88Y136        FDRE (Hold_fdre_C_D)         0.271     4.938    U_reg_aes/reg_crypt_key_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.938    
                         arrival time                           5.103    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_reg_aes/busy_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/busy_usb_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.867%)  route 0.055ns (27.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.590     1.489    U_reg_aes/usb_clk_buf
    SLICE_X80Y132        FDRE                                         r  U_reg_aes/busy_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y132        FDRE (Prop_fdre_C_Q)         0.148     1.637 r  U_reg_aes/busy_pipe_reg[1]/Q
                         net (fo=1, routed)           0.055     1.692    U_reg_aes/busy_pipe[1]
    SLICE_X80Y132        FDRE                                         r  U_reg_aes/busy_usb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.859     2.004    U_reg_aes/usb_clk_buf
    SLICE_X80Y132        FDRE                                         r  U_reg_aes/busy_usb_reg/C
                         clock pessimism             -0.515     1.489    
    SLICE_X80Y132        FDRE (Hold_fdre_C_D)         0.023     1.512    U_reg_aes/busy_usb_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/O_clksettings_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.729%)  route 0.174ns (55.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.595     1.494    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y132        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y132        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U_usb_reg_fe/reg_datao_reg[2]/Q
                         net (fo=49, routed)          0.174     1.809    U_reg_aes/Q[2]
    SLICE_X85Y132        FDRE                                         r  U_reg_aes/O_clksettings_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.863     2.008    U_reg_aes/usb_clk_buf
    SLICE_X85Y132        FDRE                                         r  U_reg_aes/O_clksettings_reg[2]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.070     1.599    U_reg_aes/O_clksettings_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/O_clksettings_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.360%)  route 0.184ns (56.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.595     1.494    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y132        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y132        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U_usb_reg_fe/reg_datao_reg[4]/Q
                         net (fo=49, routed)          0.184     1.819    U_reg_aes/Q[4]
    SLICE_X85Y132        FDRE                                         r  U_reg_aes/O_clksettings_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.863     2.008    U_reg_aes/usb_clk_buf
    SLICE_X85Y132        FDRE                                         r  U_reg_aes/O_clksettings_reg[4]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.072     1.601    U_reg_aes/O_clksettings_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.023%)  route 0.133ns (38.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.601     1.500    U_reg_aes/usb_clk_buf
    SLICE_X88Y143        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164     1.664 r  U_reg_aes/reg_crypt_key_reg[5]/Q
                         net (fo=4, routed)           0.133     1.797    U_usb_reg_fe/out[5]
    SLICE_X88Y143        LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  U_usb_reg_fe/reg_crypt_key[5]_i_1/O
                         net (fo=1, routed)           0.000     1.842    U_reg_aes/reg_crypt_key_reg[127]_0[5]
    SLICE_X88Y143        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.872     2.017    U_reg_aes/usb_clk_buf
    SLICE_X88Y143        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[5]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.121     1.621    U_reg_aes/reg_crypt_key_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.955%)  route 0.129ns (41.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.600     1.499    U_reg_aes/usb_clk_buf
    SLICE_X85Y144        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  U_reg_aes/reg_crypt_key_reg[54]/Q
                         net (fo=4, routed)           0.129     1.769    U_usb_reg_fe/out[54]
    SLICE_X85Y144        LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  U_usb_reg_fe/reg_crypt_key[54]_i_1/O
                         net (fo=1, routed)           0.000     1.814    U_reg_aes/reg_crypt_key_reg[127]_0[54]
    SLICE_X85Y144        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.871     2.016    U_reg_aes/usb_clk_buf
    SLICE_X85Y144        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[54]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X85Y144        FDRE (Hold_fdre_C_D)         0.092     1.591    U_reg_aes/reg_crypt_key_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.955%)  route 0.129ns (41.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.601     1.500    U_reg_aes/usb_clk_buf
    SLICE_X89Y144        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y144        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  U_reg_aes/reg_crypt_key_reg[86]/Q
                         net (fo=4, routed)           0.129     1.770    U_usb_reg_fe/out[86]
    SLICE_X89Y144        LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  U_usb_reg_fe/reg_crypt_key[86]_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_reg_aes/reg_crypt_key_reg[127]_0[86]
    SLICE_X89Y144        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.872     2.017    U_reg_aes/usb_clk_buf
    SLICE_X89Y144        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[86]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X89Y144        FDRE (Hold_fdre_C_D)         0.092     1.592    U_reg_aes/reg_crypt_key_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  U_clocks/clkbuf/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y77    usb_timer_heartbeat_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    usb_timer_heartbeat_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    usb_timer_heartbeat_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y81    usb_timer_heartbeat_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y81    usb_timer_heartbeat_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  tio_clkin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.114ns,  Total Violation       -0.114ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 U_reg_aes/O_clksettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clocks/CWOUT_ODDR/CE
                            (falling edge-triggered cell ODDR clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin fall@5.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.484ns (10.993%)  route 3.919ns (89.007%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 9.403 - 5.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.435     4.625    U_reg_aes/usb_clk_buf
    SLICE_X85Y132        FDRE                                         r  U_reg_aes/O_clksettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U_reg_aes/O_clksettings_reg[0]/Q
                         net (fo=3, routed)           1.265     6.269    U_clocks/Q[0]
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.105     6.374 r  U_clocks//i_/O
                         net (fo=1, routed)           2.654     9.028    U_clocks/cclk_output_ext
    OLOGIC_X0Y86         ODDR                                         r  U_clocks/CWOUT_ODDR/CE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin fall edge)
                                                      5.000     5.000 f  
    N14                                               0.000     5.000 f  tio_clkin (IN)
                         net (fo=0)                   0.000     5.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620     8.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.077 f  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.326     9.403    U_clocks/crypt_clk
    OLOGIC_X0Y86         ODDR                                         f  U_clocks/CWOUT_ODDR/C
                         clock pessimism              0.000     9.403    
                         clock uncertainty           -0.035     9.367    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_CE)      -0.453     8.914    U_clocks/CWOUT_ODDR
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.379ns (15.838%)  route 2.014ns (84.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.425     4.615    U_reg_aes/usb_clk_buf
    SLICE_X77Y135        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_reg_aes/reg_crypt_textin_reg[54]/Q
                         net (fo=3, routed)           2.014     7.008    U_reg_aes/reg_crypt_textin[54]
    SLICE_X74Y135        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.319    14.396    U_reg_aes/crypt_clk
    SLICE_X74Y135        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[54]/C
                         clock pessimism              0.000    14.396    
                         clock uncertainty           -0.035    14.361    
    SLICE_X74Y135        FDRE (Setup_fdre_C_D)       -0.017    14.344    U_reg_aes/reg_crypt_textin_crypt_reg[54]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 usb_trigger
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/go_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.443ns (20.810%)  route 1.687ns (79.190%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A5                                                0.000     2.000 r  usb_trigger (IN)
                         net (fo=0)                   0.000     2.000    usb_trigger
    A5                   IBUF (Prop_ibuf_I_O)         0.443     2.443 r  usb_trigger_IBUF_inst/O
                         net (fo=1, routed)           1.687     4.131    U_reg_aes/go_pipe_reg[0]_0[0]
    SLICE_X88Y145        FDRE                                         r  U_reg_aes/go_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.603    11.551    U_reg_aes/crypt_clk
    SLICE_X88Y145        FDRE                                         r  U_reg_aes/go_pipe_reg[0]/C
                         clock pessimism              0.000    11.551    
                         clock uncertainty           -0.035    11.516    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.010    11.506    U_reg_aes/go_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/dst_pulse_reg/R
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.547ns (27.011%)  route 4.181ns (72.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.415 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.932 f  pushbutton_IBUF_inst/O
                         net (fo=5, routed)           2.775     4.708    U_reg_aes/U_go_pulse/pushbutton_IBUF
    SLICE_X87Y134        LUT1 (Prop_lut1_I0_O)        0.115     4.823 r  U_reg_aes/U_go_pulse/dst_req_i_1/O
                         net (fo=19, routed)          1.405     6.228    U_reg_aes/U_go_pulse/SR[0]
    SLICE_X88Y147        FDRE                                         r  U_reg_aes/U_go_pulse/dst_pulse_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.338    14.415    U_reg_aes/U_go_pulse/crypt_clk
    SLICE_X88Y147        FDRE                                         r  U_reg_aes/U_go_pulse/dst_pulse_reg/C
                         clock pessimism              0.000    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X88Y147        FDRE (Setup_fdre_C_R)       -0.593    13.787    U_reg_aes/U_go_pulse/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         13.787    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/dst_req_r_reg/R
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.547ns (27.011%)  route 4.181ns (72.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.415 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.932 f  pushbutton_IBUF_inst/O
                         net (fo=5, routed)           2.775     4.708    U_reg_aes/U_go_pulse/pushbutton_IBUF
    SLICE_X87Y134        LUT1 (Prop_lut1_I0_O)        0.115     4.823 r  U_reg_aes/U_go_pulse/dst_req_i_1/O
                         net (fo=19, routed)          1.405     6.228    U_reg_aes/U_go_pulse/SR[0]
    SLICE_X88Y147        FDRE                                         r  U_reg_aes/U_go_pulse/dst_req_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.338    14.415    U_reg_aes/U_go_pulse/crypt_clk
    SLICE_X88Y147        FDRE                                         r  U_reg_aes/U_go_pulse/dst_req_r_reg/C
                         clock pessimism              0.000    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X88Y147        FDRE (Setup_fdre_C_R)       -0.593    13.787    U_reg_aes/U_go_pulse/dst_req_r_reg
  -------------------------------------------------------------------
                         required time                         13.787    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/dst_req_reg/R
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.547ns (27.011%)  route 4.181ns (72.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.415 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.932 f  pushbutton_IBUF_inst/O
                         net (fo=5, routed)           2.775     4.708    U_reg_aes/U_go_pulse/pushbutton_IBUF
    SLICE_X87Y134        LUT1 (Prop_lut1_I0_O)        0.115     4.823 r  U_reg_aes/U_go_pulse/dst_req_i_1/O
                         net (fo=19, routed)          1.405     6.228    U_reg_aes/U_go_pulse/SR[0]
    SLICE_X88Y147        FDRE                                         r  U_reg_aes/U_go_pulse/dst_req_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.338    14.415    U_reg_aes/U_go_pulse/crypt_clk
    SLICE_X88Y147        FDRE                                         r  U_reg_aes/U_go_pulse/dst_req_reg/C
                         clock pessimism              0.000    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X88Y147        FDRE (Setup_fdre_C_R)       -0.593    13.787    U_reg_aes/U_go_pulse/dst_req_reg
  -------------------------------------------------------------------
                         required time                         13.787    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/req_pipe_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.547ns (27.011%)  route 4.181ns (72.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.415 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.932 f  pushbutton_IBUF_inst/O
                         net (fo=5, routed)           2.775     4.708    U_reg_aes/U_go_pulse/pushbutton_IBUF
    SLICE_X87Y134        LUT1 (Prop_lut1_I0_O)        0.115     4.823 r  U_reg_aes/U_go_pulse/dst_req_i_1/O
                         net (fo=19, routed)          1.405     6.228    U_reg_aes/U_go_pulse/SR[0]
    SLICE_X88Y147        FDRE                                         r  U_reg_aes/U_go_pulse/req_pipe_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.338    14.415    U_reg_aes/U_go_pulse/crypt_clk
    SLICE_X88Y147        FDRE                                         r  U_reg_aes/U_go_pulse/req_pipe_reg[0]/C
                         clock pessimism              0.000    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X88Y147        FDRE (Setup_fdre_C_R)       -0.593    13.787    U_reg_aes/U_go_pulse/req_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         13.787    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/req_pipe_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.547ns (27.011%)  route 4.181ns (72.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.415 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.932 f  pushbutton_IBUF_inst/O
                         net (fo=5, routed)           2.775     4.708    U_reg_aes/U_go_pulse/pushbutton_IBUF
    SLICE_X87Y134        LUT1 (Prop_lut1_I0_O)        0.115     4.823 r  U_reg_aes/U_go_pulse/dst_req_i_1/O
                         net (fo=19, routed)          1.405     6.228    U_reg_aes/U_go_pulse/SR[0]
    SLICE_X88Y147        FDRE                                         r  U_reg_aes/U_go_pulse/req_pipe_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.338    14.415    U_reg_aes/U_go_pulse/crypt_clk
    SLICE_X88Y147        FDRE                                         r  U_reg_aes/U_go_pulse/req_pipe_reg[1]/C
                         clock pessimism              0.000    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X88Y147        FDRE (Setup_fdre_C_R)       -0.593    13.787    U_reg_aes/U_go_pulse/req_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         13.787    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.379ns (18.185%)  route 1.705ns (81.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.430     4.620    U_reg_aes/usb_clk_buf
    SLICE_X81Y134        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.379     4.999 r  U_reg_aes/reg_crypt_textin_reg[47]/Q
                         net (fo=3, routed)           1.705     6.704    U_reg_aes/reg_crypt_textin[47]
    SLICE_X81Y131        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.323    14.400    U_reg_aes/crypt_clk
    SLICE_X81Y131        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[47]/C
                         clock pessimism              0.000    14.400    
                         clock uncertainty           -0.035    14.365    
    SLICE_X81Y131        FDRE (Setup_fdre_C_D)       -0.059    14.306    U_reg_aes/reg_crypt_textin_crypt_reg[47]
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.433ns (20.582%)  route 1.671ns (79.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.428     4.618    U_reg_aes/usb_clk_buf
    SLICE_X76Y137        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_reg_aes/reg_crypt_textin_reg[83]/Q
                         net (fo=3, routed)           1.671     6.722    U_reg_aes/reg_crypt_textin[83]
    SLICE_X76Y143        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.324    14.401    U_reg_aes/crypt_clk
    SLICE_X76Y143        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[83]/C
                         clock pessimism              0.000    14.401    
                         clock uncertainty           -0.035    14.366    
    SLICE_X76Y143        FDRE (Setup_fdre_C_D)       -0.027    14.339    U_reg_aes/reg_crypt_textin_crypt_reg[83]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  7.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_reg_aes/U_go_pulse/src_req_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/req_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.141ns (16.658%)  route 0.705ns (83.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.601     1.500    U_reg_aes/U_go_pulse/usb_clk_buf
    SLICE_X89Y146        FDRE                                         r  U_reg_aes/U_go_pulse/src_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  U_reg_aes/U_go_pulse/src_req_reg/Q
                         net (fo=2, routed)           0.705     2.346    U_reg_aes/U_go_pulse/src_req
    SLICE_X88Y147        FDRE                                         r  U_reg_aes/U_go_pulse/req_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.875     2.070    U_reg_aes/U_go_pulse/crypt_clk
    SLICE_X88Y147        FDRE                                         r  U_reg_aes/U_go_pulse/req_pipe_reg[0]/C
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.035     2.105    
    SLICE_X88Y147        FDRE (Hold_fdre_C_D)         0.088     2.193    U_reg_aes/U_go_pulse/req_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.220%)  route 0.678ns (82.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.591     1.490    U_reg_aes/usb_clk_buf
    SLICE_X81Y133        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y133        FDRE (Prop_fdre_C_Q)         0.141     1.631 r  U_reg_aes/reg_crypt_textin_reg[110]/Q
                         net (fo=3, routed)           0.678     2.309    U_reg_aes/reg_crypt_textin[110]
    SLICE_X75Y131        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.857     2.051    U_reg_aes/crypt_clk
    SLICE_X75Y131        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[110]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.035     2.086    
    SLICE_X75Y131        FDRE (Hold_fdre_C_D)         0.061     2.147    U_reg_aes/reg_crypt_textin_crypt_reg[110]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.901%)  route 0.647ns (82.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.588     1.487    U_reg_aes/usb_clk_buf
    SLICE_X72Y141        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y141        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_reg_aes/reg_crypt_textin_reg[113]/Q
                         net (fo=3, routed)           0.647     2.275    U_reg_aes/reg_crypt_textin[113]
    SLICE_X69Y141        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.835     2.029    U_reg_aes/crypt_clk
    SLICE_X69Y141        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[113]/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.035     2.064    
    SLICE_X69Y141        FDRE (Hold_fdre_C_D)         0.047     2.111    U_reg_aes/reg_crypt_textin_crypt_reg[113]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.964%)  route 0.690ns (83.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.601     1.500    U_reg_aes/usb_clk_buf
    SLICE_X85Y147        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  U_reg_aes/reg_crypt_key_reg[112]/Q
                         net (fo=4, routed)           0.690     2.331    U_reg_aes/reg_crypt_key[112]
    SLICE_X77Y147        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.867     2.061    U_reg_aes/crypt_clk
    SLICE_X77Y147        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[112]/C
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.035     2.096    
    SLICE_X77Y147        FDRE (Hold_fdre_C_D)         0.070     2.166    U_reg_aes/reg_crypt_key_crypt_reg[112]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.407%)  route 0.669ns (82.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.591     1.490    U_reg_aes/usb_clk_buf
    SLICE_X81Y133        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y133        FDRE (Prop_fdre_C_Q)         0.141     1.631 r  U_reg_aes/reg_crypt_textin_reg[111]/Q
                         net (fo=3, routed)           0.669     2.300    U_reg_aes/reg_crypt_textin[111]
    SLICE_X75Y131        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.857     2.051    U_reg_aes/crypt_clk
    SLICE_X75Y131        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[111]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.035     2.086    
    SLICE_X75Y131        FDRE (Hold_fdre_C_D)         0.047     2.133    U_reg_aes/reg_crypt_textin_crypt_reg[111]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.141ns (17.122%)  route 0.683ns (82.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.601     1.500    U_reg_aes/usb_clk_buf
    SLICE_X85Y148        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  U_reg_aes/reg_crypt_key_reg[108]/Q
                         net (fo=4, routed)           0.683     2.323    U_reg_aes/reg_crypt_key[108]
    SLICE_X78Y140        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.866     2.061    U_reg_aes/crypt_clk
    SLICE_X78Y140        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[108]/C
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.035     2.096    
    SLICE_X78Y140        FDRE (Hold_fdre_C_D)         0.060     2.156    U_reg_aes/reg_crypt_key_crypt_reg[108]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.707%)  route 0.703ns (83.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.589     1.488    U_reg_aes/usb_clk_buf
    SLICE_X72Y143        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  U_reg_aes/reg_crypt_textin_reg[89]/Q
                         net (fo=3, routed)           0.703     2.332    U_reg_aes/reg_crypt_textin[89]
    SLICE_X72Y144        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.862     2.057    U_reg_aes/crypt_clk
    SLICE_X72Y144        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[89]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.035     2.092    
    SLICE_X72Y144        FDRE (Hold_fdre_C_D)         0.070     2.162    U_reg_aes/reg_crypt_textin_crypt_reg[89]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.866%)  route 0.695ns (83.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.587     1.486    U_reg_aes/usb_clk_buf
    SLICE_X75Y135        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y135        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_reg_aes/reg_crypt_textin_reg[21]/Q
                         net (fo=3, routed)           0.695     2.322    U_reg_aes/reg_crypt_textin[21]
    SLICE_X73Y134        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.856     2.051    U_reg_aes/crypt_clk
    SLICE_X73Y134        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[21]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.035     2.086    
    SLICE_X73Y134        FDRE (Hold_fdre_C_D)         0.066     2.152    U_reg_aes/reg_crypt_textin_crypt_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.814%)  route 0.698ns (83.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.592     1.491    U_reg_aes/usb_clk_buf
    SLICE_X81Y134        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  U_reg_aes/reg_crypt_textin_reg[79]/Q
                         net (fo=3, routed)           0.698     2.329    U_reg_aes/reg_crypt_textin[79]
    SLICE_X80Y135        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.864     2.059    U_reg_aes/crypt_clk
    SLICE_X80Y135        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[79]/C
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.035     2.094    
    SLICE_X80Y135        FDRE (Hold_fdre_C_D)         0.064     2.158    U_reg_aes/reg_crypt_textin_crypt_reg[79]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.164ns (19.353%)  route 0.683ns (80.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.597     1.496    U_reg_aes/usb_clk_buf
    SLICE_X80Y148        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.164     1.660 r  U_reg_aes/reg_crypt_key_reg[56]/Q
                         net (fo=4, routed)           0.683     2.343    U_reg_aes/reg_crypt_key[56]
    SLICE_X81Y142        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.868     2.063    U_reg_aes/crypt_clk
    SLICE_X81Y142        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[56]/C
                         clock pessimism              0.000     2.063    
                         clock uncertainty            0.035     2.098    
    SLICE_X81Y142        FDRE (Hold_fdre_C_D)         0.071     2.169    U_reg_aes/reg_crypt_key_crypt_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 aes_core/busy_o_reg/C
                            (rising edge-triggered cell FDSE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/busy_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.379ns (18.686%)  route 1.649ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.353     4.589    aes_core/crypt_clk
    SLICE_X71Y131        FDSE                                         r  aes_core/busy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y131        FDSE (Prop_fdse_C_Q)         0.379     4.968 r  aes_core/busy_o_reg/Q
                         net (fo=11, routed)          1.649     6.618    U_reg_aes/tio_trigger_OBUF
    SLICE_X80Y132        FDRE                                         r  U_reg_aes/busy_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.322    14.354    U_reg_aes/usb_clk_buf
    SLICE_X80Y132        FDRE                                         r  U_reg_aes/busy_pipe_reg[0]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.318    
    SLICE_X80Y132        FDRE (Setup_fdre_C_D)       -0.033    14.285    U_reg_aes/busy_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.433ns (23.542%)  route 1.406ns (76.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.362     4.598    U_reg_aes/crypt_clk
    SLICE_X66Y142        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y142        FDRE (Prop_fdre_C_Q)         0.433     5.031 r  U_reg_aes/reg_crypt_cipherout_reg[91]/Q
                         net (fo=1, routed)           1.406     6.438    U_reg_aes/reg_crypt_cipherout[91]
    SLICE_X67Y141        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.247    14.279    U_reg_aes/usb_clk_buf
    SLICE_X67Y141        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[91]/C
                         clock pessimism              0.000    14.279    
                         clock uncertainty           -0.035    14.243    
    SLICE_X67Y141        FDRE (Setup_fdre_C_D)       -0.059    14.184    U_reg_aes/reg_crypt_cipherout_usb_reg[91]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.398ns (23.082%)  route 1.326ns (76.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.432     4.668    U_reg_aes/crypt_clk
    SLICE_X78Y135        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.398     5.066 r  U_reg_aes/reg_crypt_cipherout_reg[57]/Q
                         net (fo=1, routed)           1.326     6.393    U_reg_aes/reg_crypt_cipherout[57]
    SLICE_X73Y135        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.315    14.347    U_reg_aes/usb_clk_buf
    SLICE_X73Y135        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[57]/C
                         clock pessimism              0.000    14.347    
                         clock uncertainty           -0.035    14.311    
    SLICE_X73Y135        FDRE (Setup_fdre_C_D)       -0.169    14.142    U_reg_aes/reg_crypt_cipherout_usb_reg[57]
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.764ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.379ns (20.429%)  route 1.476ns (79.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.434     4.670    U_reg_aes/crypt_clk
    SLICE_X77Y143        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y143        FDRE (Prop_fdre_C_Q)         0.379     5.049 r  U_reg_aes/reg_crypt_cipherout_reg[72]/Q
                         net (fo=1, routed)           1.476     6.525    U_reg_aes/reg_crypt_cipherout[72]
    SLICE_X73Y143        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.320    14.352    U_reg_aes/usb_clk_buf
    SLICE_X73Y143        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[72]/C
                         clock pessimism              0.000    14.352    
                         clock uncertainty           -0.035    14.316    
    SLICE_X73Y143        FDRE (Setup_fdre_C_D)       -0.027    14.289    U_reg_aes/reg_crypt_cipherout_usb_reg[72]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  7.764    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.433ns (23.416%)  route 1.416ns (76.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.427     4.663    U_reg_aes/crypt_clk
    SLICE_X76Y134        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDRE (Prop_fdre_C_Q)         0.433     5.096 r  U_reg_aes/reg_crypt_cipherout_reg[110]/Q
                         net (fo=1, routed)           1.416     6.512    U_reg_aes/reg_crypt_cipherout[110]
    SLICE_X80Y132        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.322    14.354    U_reg_aes/usb_clk_buf
    SLICE_X80Y132        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[110]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.318    
    SLICE_X80Y132        FDRE (Setup_fdre_C_D)       -0.031    14.287    U_reg_aes/reg_crypt_cipherout_usb_reg[110]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.781ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.246%)  route 1.430ns (76.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.436     4.672    U_reg_aes/crypt_clk
    SLICE_X78Y139        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDRE (Prop_fdre_C_Q)         0.433     5.105 r  U_reg_aes/reg_crypt_cipherout_reg[71]/Q
                         net (fo=1, routed)           1.430     6.535    U_reg_aes/reg_crypt_cipherout[71]
    SLICE_X80Y132        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.322    14.354    U_reg_aes/usb_clk_buf
    SLICE_X80Y132        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[71]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.318    
    SLICE_X80Y132        FDRE (Setup_fdre_C_D)       -0.002    14.316    U_reg_aes/reg_crypt_cipherout_usb_reg[71]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  7.781    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.379ns (20.751%)  route 1.447ns (79.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.364     4.600    U_reg_aes/crypt_clk
    SLICE_X68Y145        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y145        FDRE (Prop_fdre_C_Q)         0.379     4.979 r  U_reg_aes/reg_crypt_cipherout_reg[92]/Q
                         net (fo=1, routed)           1.447     6.427    U_reg_aes/reg_crypt_cipherout[92]
    SLICE_X69Y145        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.251    14.283    U_reg_aes/usb_clk_buf
    SLICE_X69Y145        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[92]/C
                         clock pessimism              0.000    14.283    
                         clock uncertainty           -0.035    14.247    
    SLICE_X69Y145        FDRE (Setup_fdre_C_D)       -0.039    14.208    U_reg_aes/reg_crypt_cipherout_usb_reg[92]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  7.782    

Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.348ns (21.226%)  route 1.292ns (78.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 14.349 - 10.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.425     4.661    U_reg_aes/crypt_clk
    SLICE_X72Y134        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y134        FDRE (Prop_fdre_C_Q)         0.348     5.009 r  U_reg_aes/reg_crypt_cipherout_reg[37]/Q
                         net (fo=1, routed)           1.292     6.301    U_reg_aes/reg_crypt_cipherout[37]
    SLICE_X72Y138        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.317    14.349    U_reg_aes/usb_clk_buf
    SLICE_X72Y138        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[37]/C
                         clock pessimism              0.000    14.349    
                         clock uncertainty           -0.035    14.313    
    SLICE_X72Y138        FDRE (Setup_fdre_C_D)       -0.196    14.117    U_reg_aes/reg_crypt_cipherout_usb_reg[37]
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  7.816    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.348ns (20.902%)  route 1.317ns (79.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.438     4.674    U_reg_aes/crypt_clk
    SLICE_X83Y132        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_fdre_C_Q)         0.348     5.022 r  U_reg_aes/reg_crypt_cipherout_reg[59]/Q
                         net (fo=1, routed)           1.317     6.339    U_reg_aes/reg_crypt_cipherout[59]
    SLICE_X76Y132        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.315    14.347    U_reg_aes/usb_clk_buf
    SLICE_X76Y132        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[59]/C
                         clock pessimism              0.000    14.347    
                         clock uncertainty           -0.035    14.311    
    SLICE_X76Y132        FDRE (Setup_fdre_C_D)       -0.149    14.162    U_reg_aes/reg_crypt_cipherout_usb_reg[59]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.379ns (21.734%)  route 1.365ns (78.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         1.360     4.596    U_reg_aes/crypt_clk
    SLICE_X65Y139        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y139        FDRE (Prop_fdre_C_Q)         0.379     4.975 r  U_reg_aes/reg_crypt_cipherout_reg[16]/Q
                         net (fo=1, routed)           1.365     6.340    U_reg_aes/reg_crypt_cipherout[16]
    SLICE_X63Y140        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.247    14.279    U_reg_aes/usb_clk_buf
    SLICE_X63Y140        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[16]/C
                         clock pessimism              0.000    14.279    
                         clock uncertainty           -0.035    14.243    
    SLICE_X63Y140        FDRE (Setup_fdre_C_D)       -0.047    14.196    U_reg_aes/reg_crypt_cipherout_usb_reg[16]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  7.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.164ns (22.606%)  route 0.561ns (77.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.563     1.511    U_reg_aes/crypt_clk
    SLICE_X66Y142        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y142        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  U_reg_aes/reg_crypt_cipherout_reg[73]/Q
                         net (fo=1, routed)           0.561     2.237    U_reg_aes/reg_crypt_cipherout[73]
    SLICE_X69Y140        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.833     1.977    U_reg_aes/usb_clk_buf
    SLICE_X69Y140        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[73]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.035     2.012    
    SLICE_X69Y140        FDRE (Hold_fdre_C_D)         0.078     2.090    U_reg_aes/reg_crypt_cipherout_usb_reg[73]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.164ns (22.594%)  route 0.562ns (77.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.593     1.541    U_reg_aes/crypt_clk
    SLICE_X74Y144        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y144        FDRE (Prop_fdre_C_Q)         0.164     1.705 r  U_reg_aes/reg_crypt_cipherout_reg[88]/Q
                         net (fo=1, routed)           0.562     2.267    U_reg_aes/reg_crypt_cipherout[88]
    SLICE_X73Y143        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.860     2.005    U_reg_aes/usb_clk_buf
    SLICE_X73Y143        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[88]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.040    
    SLICE_X73Y143        FDRE (Hold_fdre_C_D)         0.078     2.118    U_reg_aes/reg_crypt_cipherout_usb_reg[88]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.746%)  route 0.573ns (80.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.560     1.508    U_reg_aes/crypt_clk
    SLICE_X68Y135        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  U_reg_aes/reg_crypt_cipherout_reg[11]/Q
                         net (fo=1, routed)           0.573     2.223    U_reg_aes/reg_crypt_cipherout[11]
    SLICE_X68Y134        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.828     1.972    U_reg_aes/usb_clk_buf
    SLICE_X68Y134        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[11]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.035     2.007    
    SLICE_X68Y134        FDRE (Hold_fdre_C_D)         0.066     2.073    U_reg_aes/reg_crypt_cipherout_usb_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.141ns (20.015%)  route 0.563ns (79.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.560     1.508    U_reg_aes/crypt_clk
    SLICE_X69Y136        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  U_reg_aes/reg_crypt_cipherout_reg[25]/Q
                         net (fo=1, routed)           0.563     2.213    U_reg_aes/reg_crypt_cipherout[25]
    SLICE_X69Y140        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.833     1.977    U_reg_aes/usb_clk_buf
    SLICE_X69Y140        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[25]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.035     2.012    
    SLICE_X69Y140        FDRE (Hold_fdre_C_D)         0.047     2.059    U_reg_aes/reg_crypt_cipherout_usb_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.426%)  route 0.585ns (80.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.559     1.507    U_reg_aes/crypt_clk
    SLICE_X68Y133        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_reg_aes/reg_crypt_cipherout_reg[43]/Q
                         net (fo=1, routed)           0.585     2.233    U_reg_aes/reg_crypt_cipherout[43]
    SLICE_X68Y134        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.828     1.972    U_reg_aes/usb_clk_buf
    SLICE_X68Y134        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[43]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.035     2.007    
    SLICE_X68Y134        FDRE (Hold_fdre_C_D)         0.072     2.079    U_reg_aes/reg_crypt_cipherout_usb_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.128ns (19.054%)  route 0.544ns (80.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.563     1.511    U_reg_aes/crypt_clk
    SLICE_X68Y141        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y141        FDRE (Prop_fdre_C_Q)         0.128     1.639 r  U_reg_aes/reg_crypt_cipherout_reg[83]/Q
                         net (fo=1, routed)           0.544     2.183    U_reg_aes/reg_crypt_cipherout[83]
    SLICE_X67Y141        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.833     1.977    U_reg_aes/usb_clk_buf
    SLICE_X67Y141        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[83]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.035     2.012    
    SLICE_X67Y141        FDRE (Hold_fdre_C_D)         0.016     2.028    U_reg_aes/reg_crypt_cipherout_usb_reg[83]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.170%)  route 0.595ns (80.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.563     1.511    U_reg_aes/crypt_clk
    SLICE_X68Y141        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y141        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  U_reg_aes/reg_crypt_cipherout_reg[52]/Q
                         net (fo=1, routed)           0.595     2.247    U_reg_aes/reg_crypt_cipherout[52]
    SLICE_X68Y142        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.833     1.977    U_reg_aes/usb_clk_buf
    SLICE_X68Y142        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[52]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.035     2.012    
    SLICE_X68Y142        FDRE (Hold_fdre_C_D)         0.078     2.090    U_reg_aes/reg_crypt_cipherout_usb_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.148ns (21.877%)  route 0.529ns (78.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.589     1.537    U_reg_aes/crypt_clk
    SLICE_X76Y134        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDRE (Prop_fdre_C_Q)         0.148     1.685 r  U_reg_aes/reg_crypt_cipherout_reg[23]/Q
                         net (fo=1, routed)           0.529     2.214    U_reg_aes/reg_crypt_cipherout[23]
    SLICE_X82Y132        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.863     2.008    U_reg_aes/usb_clk_buf
    SLICE_X82Y132        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[23]/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.035     2.043    
    SLICE_X82Y132        FDRE (Hold_fdre_C_D)         0.013     2.056    U_reg_aes/reg_crypt_cipherout_usb_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.148ns (21.924%)  route 0.527ns (78.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.589     1.537    U_reg_aes/crypt_clk
    SLICE_X76Y134        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDRE (Prop_fdre_C_Q)         0.148     1.685 r  U_reg_aes/reg_crypt_cipherout_reg[36]/Q
                         net (fo=1, routed)           0.527     2.213    U_reg_aes/reg_crypt_cipherout[36]
    SLICE_X72Y138        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.859     2.003    U_reg_aes/usb_clk_buf
    SLICE_X72Y138        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[36]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X72Y138        FDRE (Hold_fdre_C_D)         0.016     2.054    U_reg_aes/reg_crypt_cipherout_usb_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.283%)  route 0.590ns (80.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=943, routed)         0.564     1.512    U_reg_aes/crypt_clk
    SLICE_X64Y144        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_reg_aes/reg_crypt_cipherout_reg[113]/Q
                         net (fo=1, routed)           0.590     2.244    U_reg_aes/reg_crypt_cipherout[113]
    SLICE_X65Y144        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.834     1.978    U_reg_aes/usb_clk_buf
    SLICE_X65Y144        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[113]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X65Y144        FDRE (Hold_fdre_C_D)         0.070     2.083    U_reg_aes/reg_crypt_cipherout_usb_reg[113]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.160    





