#--  Synopsys, Inc.
#--  Version N-2018.03M-SP1-1
#--  Project file C:\GitHub\Rattlesnake\build\synth\Microchip\Rattlesnake.prj
#--  Written on Mon Aug 26 00:34:02 2019


#project files
add_file -verilog "../../../submodules/HW_Loader/source/CRC16_CCITT.v"
add_file -verilog "../../../submodules/HW_Loader/source/debug_coprocessor.v"
add_file -verilog "../../../submodules/HW_Loader/source/debug_coprocessor_wrapper.v"
add_file -verilog "../../../submodules/HW_Loader/source/debug_reply.v"
add_file -verilog "../../../submodules/HW_Loader/source/debug_UART.v"
add_file -verilog "../../../submodules/HW_Loader/source/Serial_RS232.v"
add_file -verilog "../../../submodules/PulseRain_MCU/memory/Microchip/IGLOO2/dual_port_ram.v"
add_file -verilog "../../../submodules/PulseRain_MCU/memory/Microchip/IGLOO2/single_port_ram.v"
add_file -verilog "../../../submodules/PulseRain_MCU/memory/Microchip/IGLOO2/single_port_ram_9bit.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/PulseRain_Rattlesnake_core.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_controller.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_CSR.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_data_access.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_execution_unit.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_block_write_detect.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_fetch_instruction.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_indirect_pointer_detect.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_instruction_decode.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_instruction_decompress.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_machine_timer.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_memory.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_mm_reg.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_reg_file.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/mul_div/absolute_value.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/mul_div/long_slow_div_denom_reg.v"
add_file -verilog "../../../submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/mul_div/mul_div_32.v"
add_file -verilog "../../../submodules/PulseRain_MCU/memory/mem_controller.v"
add_file -verilog "../../../submodules/PulseRain_MCU/peripherals/peripherals.v"
add_file -verilog "../../../submodules/PulseRain_MCU/peripherals/UART/UART_TX.v"
add_file -verilog "../../../submodules/PulseRain_MCU/source/PulseRain_Rattlesnake_MCU.v"
add_file -verilog "../../../source/Microchip/Rattlesnake.v"
add_file -fpga_constraint "../constraints/Microchip/creative/Rattlesnake.fdc"



#implementation: "IGLOO2"
impl -add IGLOO2 -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -include_path {C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/common/;C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/common/Microchip/IGLOO2/;C:/GitHub/Rattlesnake/submodules/HW_Loader/source/}

#device options
set_option -technology IGLOO2
set_option -part M2GL025
set_option -package VF256
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 1
set_option -top_module "Rattlesnake"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -disable_io_insertion 1
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -microsemi_enhanced_flow 1

# Microsemi IGLOO2
set_option -continue_on_error 0

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 0
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "IGLOO2/Rattlesnake.vm"
impl -active "IGLOO2"
