Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 07F0C1D4061
	for <lists+qemu-devel@lfdr.de>; Thu, 14 May 2020 23:52:22 +0200 (CEST)
Received: from localhost ([::1]:58536 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jZLm8-0003sO-Tl
	for lists+qemu-devel@lfdr.de; Thu, 14 May 2020 17:52:20 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:51720)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1jZLlB-0003R3-Vf; Thu, 14 May 2020 17:51:22 -0400
Received: from mail-io1-xd42.google.com ([2607:f8b0:4864:20::d42]:35536)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1jZLlA-00012y-Fg; Thu, 14 May 2020 17:51:21 -0400
Received: by mail-io1-xd42.google.com with SMTP id 79so481244iou.2;
 Thu, 14 May 2020 14:51:19 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=+gZDRP/bkN7Co3PRwX6yJSfgEfdx93yxybVMDdovytw=;
 b=ZwnxbMs87r35bEvXSv7DP/kijyI4k+rpaufRUNpWUWTTFRxWZVOij65xnm3sBMv8BM
 IJ6xJTNlsKpXut7HQs8yznDYWAYsfc/WRNQFGiSHo/7T0YnJzpz5tRaJO3yM4YUwV2ES
 Bu6sAW9rk+GmWRERJzVNlOfoPTcWhb00pyVRR6lk7UDtGgVFFENgUVreImoNW9SxZFkM
 M178J8kJrOJeCXGCh/6fUJljwjMDksCQavZECoQ0RFNGwV0vbHWWLwD/P56BbdkB4fGj
 yhtzrxkvth9wXoV7bmkI9sPQcTgVv/GKuJywnTBhLgHSrRcRQVr8bgYrWohBp7Xz2FDh
 tddA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=+gZDRP/bkN7Co3PRwX6yJSfgEfdx93yxybVMDdovytw=;
 b=no/fhPJ56uF89JabdSsSxgpjzbC6fccGQrLBdRMhwtEd96Z99e7QuEcZN0mIJQLS5a
 osEr8zvs0DdjvAevQOKI3O00+2aqQpVOTyOMn039i/Y7IOh6XZvbRyezUunMeD10HR2N
 NkYVYy4k9I77nSiAmudmN4emi8Dpn+O4ZCndUG/iu0Gw/rvvajE6MFGh7hKRaMvVjFlv
 7idq9xIEOgKSct6OU+Wy+YO41RHm47kJUrfmNX22s9kX86N4doCjDgo+TQfwZGzTh5nP
 Ts5KWv483IoQNnI+/uoUdWgZ6m7Wd0Wl1p9AI107ODqWXN+KvDADjtutmUEMxES6bISu
 2/Bg==
X-Gm-Message-State: AOAM5332etAkC5m1ufk2lRWsbqE75IfeoDqi/0XfArczJB+yRacn/iC0
 8CW+1RA4wPFBRMQJYyRqFC6GT0QxW7cJx56TM44=
X-Google-Smtp-Source: ABdhPJw3AdCCoLCVGlISoT2O7EwrkMoRcBa9cVT4Yq2RXNoa5OMESMAfBa6Zl9px3z0RnpkDq9LhixmiD/iYc7p6tWQ=
X-Received: by 2002:a02:54ca:: with SMTP id t193mr371909jaa.26.1589493078712; 
 Thu, 14 May 2020 14:51:18 -0700 (PDT)
MIME-Version: 1.0
References: <cover.1588878756.git.alistair.francis@wdc.com>
 <44d0486b0fd156a756af544866dd7d19609b1aa6.1588878756.git.alistair.francis@wdc.com>
 <01168f32-c21c-b9fd-cb9c-06511e28bd20@redhat.com>
In-Reply-To: <01168f32-c21c-b9fd-cb9c-06511e28bd20@redhat.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Thu, 14 May 2020 14:42:30 -0700
Message-ID: <CAKmqyKMwdBmZ8kdi0xp0kJ1sPrWSGYZ304ZY8G+4xK9yYQ3VKg@mail.gmail.com>
Subject: Re: [PATCH v2 2/9] target/riscv: Don't overwrite the reset vector
To: =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@redhat.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::d42;
 envelope-from=alistair23@gmail.com; helo=mail-io1-xd42.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_PASS=-0.001,
 URIBL_BLOCKED=0.001 autolearn=_AUTOLEARN
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Thu, May 14, 2020 at 10:54 AM Philippe Mathieu-Daud=C3=A9
<philmd@redhat.com> wrote:
>
> On 5/7/20 9:13 PM, Alistair Francis wrote:
> > If the reset vector is set in the init function don't set it again in
> > realise.
>
> typo "realize".

It's not a typo, just correct English :)

I have changed it.

>
> >
> > Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> > ---
> >   target/riscv/cpu.c | 20 +++++++++++---------
> >   1 file changed, 11 insertions(+), 9 deletions(-)
> >
> > diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
> > index 059d71f2c7..8f837edf8d 100644
> > --- a/target/riscv/cpu.c
> > +++ b/target/riscv/cpu.c
> > @@ -111,6 +111,14 @@ static void set_feature(CPURISCVState *env, int fe=
ature)
> >       env->features |=3D (1ULL << feature);
> >   }
> >
> > +static int get_resetvec(CPURISCVState *env)
> > +{
> > +#ifndef CONFIG_USER_ONLY
> > +    return env->resetvec;
> > +#endif
> > +    return 0;
>
> Don't you get an error about double return? Maybe use #else?

Apparently not, I have changed it though.

Alistair

>
> > +}
> > +
> >   static void set_resetvec(CPURISCVState *env, int resetvec)
> >   {
> >   #ifndef CONFIG_USER_ONLY
> > @@ -123,7 +131,6 @@ static void riscv_any_cpu_init(Object *obj)
> >       CPURISCVState *env =3D &RISCV_CPU(obj)->env;
> >       set_misa(env, RVXLEN | RVI | RVM | RVA | RVF | RVD | RVC | RVU);
> >       set_priv_version(env, PRIV_VERSION_1_11_0);
> > -    set_resetvec(env, DEFAULT_RSTVEC);
> >   }
> >
> >   #if defined(TARGET_RISCV32)
> > @@ -140,7 +147,6 @@ static void rv32gcsu_priv1_09_1_cpu_init(Object *ob=
j)
> >       CPURISCVState *env =3D &RISCV_CPU(obj)->env;
> >       set_misa(env, RV32 | RVI | RVM | RVA | RVF | RVD | RVC | RVS | RV=
U);
> >       set_priv_version(env, PRIV_VERSION_1_09_1);
> > -    set_resetvec(env, DEFAULT_RSTVEC);
> >       set_feature(env, RISCV_FEATURE_MMU);
> >       set_feature(env, RISCV_FEATURE_PMP);
> >   }
> > @@ -150,7 +156,6 @@ static void rv32gcsu_priv1_10_0_cpu_init(Object *ob=
j)
> >       CPURISCVState *env =3D &RISCV_CPU(obj)->env;
> >       set_misa(env, RV32 | RVI | RVM | RVA | RVF | RVD | RVC | RVS | RV=
U);
> >       set_priv_version(env, PRIV_VERSION_1_10_0);
> > -    set_resetvec(env, DEFAULT_RSTVEC);
> >       set_feature(env, RISCV_FEATURE_MMU);
> >       set_feature(env, RISCV_FEATURE_PMP);
> >   }
> > @@ -160,7 +165,6 @@ static void rv32imacu_nommu_cpu_init(Object *obj)
> >       CPURISCVState *env =3D &RISCV_CPU(obj)->env;
> >       set_misa(env, RV32 | RVI | RVM | RVA | RVC | RVU);
> >       set_priv_version(env, PRIV_VERSION_1_10_0);
> > -    set_resetvec(env, DEFAULT_RSTVEC);
> >       set_feature(env, RISCV_FEATURE_PMP);
> >   }
> >
> > @@ -169,7 +173,6 @@ static void rv32imafcu_nommu_cpu_init(Object *obj)
> >       CPURISCVState *env =3D &RISCV_CPU(obj)->env;
> >       set_misa(env, RV32 | RVI | RVM | RVA | RVF | RVC | RVU);
> >       set_priv_version(env, PRIV_VERSION_1_10_0);
> > -    set_resetvec(env, DEFAULT_RSTVEC);
> >       set_feature(env, RISCV_FEATURE_PMP);
> >   }
> >
> > @@ -187,7 +190,6 @@ static void rv64gcsu_priv1_09_1_cpu_init(Object *ob=
j)
> >       CPURISCVState *env =3D &RISCV_CPU(obj)->env;
> >       set_misa(env, RV64 | RVI | RVM | RVA | RVF | RVD | RVC | RVS | RV=
U);
> >       set_priv_version(env, PRIV_VERSION_1_09_1);
> > -    set_resetvec(env, DEFAULT_RSTVEC);
> >       set_feature(env, RISCV_FEATURE_MMU);
> >       set_feature(env, RISCV_FEATURE_PMP);
> >   }
> > @@ -197,7 +199,6 @@ static void rv64gcsu_priv1_10_0_cpu_init(Object *ob=
j)
> >       CPURISCVState *env =3D &RISCV_CPU(obj)->env;
> >       set_misa(env, RV64 | RVI | RVM | RVA | RVF | RVD | RVC | RVS | RV=
U);
> >       set_priv_version(env, PRIV_VERSION_1_10_0);
> > -    set_resetvec(env, DEFAULT_RSTVEC);
> >       set_feature(env, RISCV_FEATURE_MMU);
> >       set_feature(env, RISCV_FEATURE_PMP);
> >   }
> > @@ -207,7 +208,6 @@ static void rv64imacu_nommu_cpu_init(Object *obj)
> >       CPURISCVState *env =3D &RISCV_CPU(obj)->env;
> >       set_misa(env, RV64 | RVI | RVM | RVA | RVC | RVU);
> >       set_priv_version(env, PRIV_VERSION_1_10_0);
> > -    set_resetvec(env, DEFAULT_RSTVEC);
> >       set_feature(env, RISCV_FEATURE_PMP);
> >   }
> >
> > @@ -399,7 +399,9 @@ static void riscv_cpu_realize(DeviceState *dev, Err=
or **errp)
> >       }
> >
> >       set_priv_version(env, priv_version);
> > -    set_resetvec(env, DEFAULT_RSTVEC);
> > +    if (!get_resetvec(env)) {
> > +        set_resetvec(env, DEFAULT_RSTVEC);
> > +    }
> >
> >       if (cpu->cfg.mmu) {
> >           set_feature(env, RISCV_FEATURE_MMU);
> >
>

