// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Tue May 12 16:56:29 2020
// Host        : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z007sclg225-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat
   (start_once_reg,
    SS,
    ce,
    ap_ready,
    \ap_CS_fsm_reg[0]_0 ,
    Q,
    \ap_CS_fsm_reg[3]_0 ,
    video_in_TREADY,
    \tmp_reg_521_reg[7]_0 ,
    \tmp_1_reg_526_reg[7]_0 ,
    \tmp_2_reg_531_reg[7]_0 ,
    ap_clk,
    ap_rst_n,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    ce_0,
    ap_ready_0,
    img_0_data_stream_0_full_n,
    img_0_data_stream_2_full_n,
    img_0_data_stream_1_full_n,
    \ap_CS_fsm_reg[0]_1 ,
    \ap_CS_fsm_reg[1]_0 ,
    img_0_rows_V_c_empty_n,
    img_0_rows_V_c14_full_n,
    img_0_cols_V_c15_full_n,
    img_0_cols_V_c_empty_n,
    video_in_TVALID,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TDATA,
    ap_start,
    start_for_CvtColor_1_U0_full_n);
  output start_once_reg;
  output [0:0]SS;
  output ce;
  output ap_ready;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]Q;
  output \ap_CS_fsm_reg[3]_0 ;
  output video_in_TREADY;
  output [7:0]\tmp_reg_521_reg[7]_0 ;
  output [7:0]\tmp_1_reg_526_reg[7]_0 ;
  output [7:0]\tmp_2_reg_531_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input ce_0;
  input ap_ready_0;
  input img_0_data_stream_0_full_n;
  input img_0_data_stream_2_full_n;
  input img_0_data_stream_1_full_n;
  input \ap_CS_fsm_reg[0]_1 ;
  input \ap_CS_fsm_reg[1]_0 ;
  input img_0_rows_V_c_empty_n;
  input img_0_rows_V_c14_full_n;
  input img_0_cols_V_c15_full_n;
  input img_0_cols_V_c_empty_n;
  input video_in_TVALID;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [23:0]video_in_TDATA;
  input ap_start;
  input start_for_CvtColor_1_U0_full_n;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm215_out;
  wire ap_NS_fsm2_carry__0_i_1_n_1;
  wire ap_NS_fsm2_carry__0_i_2_n_1;
  wire ap_NS_fsm2_carry__0_i_3_n_1;
  wire ap_NS_fsm2_carry__0_i_4_n_1;
  wire ap_NS_fsm2_carry__0_n_1;
  wire ap_NS_fsm2_carry__0_n_2;
  wire ap_NS_fsm2_carry__0_n_3;
  wire ap_NS_fsm2_carry__0_n_4;
  wire ap_NS_fsm2_carry__1_i_1_n_1;
  wire ap_NS_fsm2_carry__1_i_2_n_1;
  wire ap_NS_fsm2_carry__1_i_3_n_1;
  wire ap_NS_fsm2_carry__1_n_3;
  wire ap_NS_fsm2_carry__1_n_4;
  wire ap_NS_fsm2_carry_i_1_n_1;
  wire ap_NS_fsm2_carry_i_2_n_1;
  wire ap_NS_fsm2_carry_i_3_n_1;
  wire ap_NS_fsm2_carry_i_4__0_n_1;
  wire ap_NS_fsm2_carry_n_1;
  wire ap_NS_fsm2_carry_n_2;
  wire ap_NS_fsm2_carry_n_3;
  wire ap_NS_fsm2_carry_n_4;
  wire ap_clk;
  wire ap_condition_200;
  wire ap_condition_pp1_exit_iter0_state5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg_n_1;
  wire ap_ready;
  wire ap_ready_0;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire [23:0]axi_data_V_0_i_reg_257;
  wire \axi_data_V_0_i_reg_257[0]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[10]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[11]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[12]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[13]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[14]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[15]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[16]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[17]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[18]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[19]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[1]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[20]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[21]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[22]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[23]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[2]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[3]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[4]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[5]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[6]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[7]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[8]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_257[9]_i_1_n_1 ;
  wire [23:0]axi_data_V_1_i_reg_289;
  wire [23:0]axi_data_V_3_i_reg_360;
  wire axi_last_V_0_i_reg_247;
  wire \axi_last_V_0_i_reg_247[0]_i_1_n_1 ;
  wire \axi_last_V_2_i_reg_323[0]_i_3_n_1 ;
  wire \axi_last_V_2_i_reg_323_reg_n_1_[0] ;
  wire axi_last_V_3_i_reg_348;
  wire ce;
  wire ce_0;
  wire \eol_0_i_reg_311_reg_n_1_[0] ;
  wire eol_2_i_reg_372;
  wire \eol_2_i_reg_372_reg_n_1_[0] ;
  wire eol_reg_278;
  wire [31:0]i_V_fu_414_p2;
  wire [31:0]i_V_reg_503;
  wire \i_V_reg_503_reg[12]_i_1_n_1 ;
  wire \i_V_reg_503_reg[12]_i_1_n_2 ;
  wire \i_V_reg_503_reg[12]_i_1_n_3 ;
  wire \i_V_reg_503_reg[12]_i_1_n_4 ;
  wire \i_V_reg_503_reg[16]_i_1_n_1 ;
  wire \i_V_reg_503_reg[16]_i_1_n_2 ;
  wire \i_V_reg_503_reg[16]_i_1_n_3 ;
  wire \i_V_reg_503_reg[16]_i_1_n_4 ;
  wire \i_V_reg_503_reg[20]_i_1_n_1 ;
  wire \i_V_reg_503_reg[20]_i_1_n_2 ;
  wire \i_V_reg_503_reg[20]_i_1_n_3 ;
  wire \i_V_reg_503_reg[20]_i_1_n_4 ;
  wire \i_V_reg_503_reg[24]_i_1_n_1 ;
  wire \i_V_reg_503_reg[24]_i_1_n_2 ;
  wire \i_V_reg_503_reg[24]_i_1_n_3 ;
  wire \i_V_reg_503_reg[24]_i_1_n_4 ;
  wire \i_V_reg_503_reg[28]_i_1_n_1 ;
  wire \i_V_reg_503_reg[28]_i_1_n_2 ;
  wire \i_V_reg_503_reg[28]_i_1_n_3 ;
  wire \i_V_reg_503_reg[28]_i_1_n_4 ;
  wire \i_V_reg_503_reg[31]_i_1_n_3 ;
  wire \i_V_reg_503_reg[31]_i_1_n_4 ;
  wire \i_V_reg_503_reg[4]_i_1_n_1 ;
  wire \i_V_reg_503_reg[4]_i_1_n_2 ;
  wire \i_V_reg_503_reg[4]_i_1_n_3 ;
  wire \i_V_reg_503_reg[4]_i_1_n_4 ;
  wire \i_V_reg_503_reg[8]_i_1_n_1 ;
  wire \i_V_reg_503_reg[8]_i_1_n_2 ;
  wire \i_V_reg_503_reg[8]_i_1_n_3 ;
  wire \i_V_reg_503_reg[8]_i_1_n_4 ;
  wire icmp_ln71_fu_409_p2;
  wire icmp_ln73_fu_420_p20_carry__0_i_1_n_1;
  wire icmp_ln73_fu_420_p20_carry__0_i_2_n_1;
  wire icmp_ln73_fu_420_p20_carry__0_i_3_n_1;
  wire icmp_ln73_fu_420_p20_carry__0_i_4_n_1;
  wire icmp_ln73_fu_420_p20_carry__0_n_1;
  wire icmp_ln73_fu_420_p20_carry__0_n_2;
  wire icmp_ln73_fu_420_p20_carry__0_n_3;
  wire icmp_ln73_fu_420_p20_carry__0_n_4;
  wire icmp_ln73_fu_420_p20_carry__1_i_1_n_1;
  wire icmp_ln73_fu_420_p20_carry__1_i_2_n_1;
  wire icmp_ln73_fu_420_p20_carry__1_i_3_n_1;
  wire icmp_ln73_fu_420_p20_carry__1_n_3;
  wire icmp_ln73_fu_420_p20_carry__1_n_4;
  wire icmp_ln73_fu_420_p20_carry_i_1_n_1;
  wire icmp_ln73_fu_420_p20_carry_i_2_n_1;
  wire icmp_ln73_fu_420_p20_carry_i_3_n_1;
  wire icmp_ln73_fu_420_p20_carry_i_4_n_1;
  wire icmp_ln73_fu_420_p20_carry_n_1;
  wire icmp_ln73_fu_420_p20_carry_n_2;
  wire icmp_ln73_fu_420_p20_carry_n_3;
  wire icmp_ln73_fu_420_p20_carry_n_4;
  wire \icmp_ln73_reg_508_reg_n_1_[0] ;
  wire img_0_cols_V_c15_full_n;
  wire img_0_cols_V_c_empty_n;
  wire img_0_data_stream_0_full_n;
  wire img_0_data_stream_1_full_n;
  wire img_0_data_stream_2_full_n;
  wire img_0_rows_V_c14_full_n;
  wire img_0_rows_V_c_empty_n;
  wire [7:0]p_0_in;
  wire p_1_in3_in;
  wire [23:0]p_Val2_s_reg_336;
  wire \p_Val2_s_reg_336[23]_i_4_n_1 ;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_1;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_10;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_100;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_101;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_102;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_103;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_104;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_105;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_106;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_107;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_108;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_109;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_110;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_111;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_112;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_115;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_116;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_117;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_118;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_119;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_12;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_120;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_121;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_122;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_123;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_124;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_125;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_126;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_127;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_128;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_129;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_13;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_130;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_131;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_132;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_133;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_134;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_135;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_136;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_137;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_138;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_139;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_14;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_140;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_141;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_15;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_16;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_17;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_18;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_19;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_2;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_20;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_21;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_22;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_23;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_24;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_25;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_26;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_27;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_28;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_29;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_30;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_32;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_33;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_34;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_35;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_36;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_37;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_38;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_39;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_40;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_41;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_42;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_43;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_44;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_45;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_46;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_47;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_48;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_49;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_50;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_51;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_52;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_53;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_54;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_55;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_56;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_57;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_58;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_59;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_60;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_61;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_62;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_63;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_72;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_73;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_74;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_75;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_76;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_77;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_78;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_79;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_8;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_80;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_86;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_87;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_88;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_89;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_9;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_90;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_91;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_92;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_93;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_94;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_95;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_96;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_97;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_98;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_99;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_1;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_2;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_3;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_6;
  wire sof_1_i_fu_176;
  wire sof_1_i_fu_1760;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_1;
  wire t_V_4_reg_300;
  wire \t_V_4_reg_300[0]_i_4_n_1 ;
  wire [31:0]t_V_4_reg_300_reg;
  wire \t_V_4_reg_300_reg[0]_i_3_n_1 ;
  wire \t_V_4_reg_300_reg[0]_i_3_n_2 ;
  wire \t_V_4_reg_300_reg[0]_i_3_n_3 ;
  wire \t_V_4_reg_300_reg[0]_i_3_n_4 ;
  wire \t_V_4_reg_300_reg[0]_i_3_n_5 ;
  wire \t_V_4_reg_300_reg[0]_i_3_n_6 ;
  wire \t_V_4_reg_300_reg[0]_i_3_n_7 ;
  wire \t_V_4_reg_300_reg[0]_i_3_n_8 ;
  wire \t_V_4_reg_300_reg[12]_i_1_n_1 ;
  wire \t_V_4_reg_300_reg[12]_i_1_n_2 ;
  wire \t_V_4_reg_300_reg[12]_i_1_n_3 ;
  wire \t_V_4_reg_300_reg[12]_i_1_n_4 ;
  wire \t_V_4_reg_300_reg[12]_i_1_n_5 ;
  wire \t_V_4_reg_300_reg[12]_i_1_n_6 ;
  wire \t_V_4_reg_300_reg[12]_i_1_n_7 ;
  wire \t_V_4_reg_300_reg[12]_i_1_n_8 ;
  wire \t_V_4_reg_300_reg[16]_i_1_n_1 ;
  wire \t_V_4_reg_300_reg[16]_i_1_n_2 ;
  wire \t_V_4_reg_300_reg[16]_i_1_n_3 ;
  wire \t_V_4_reg_300_reg[16]_i_1_n_4 ;
  wire \t_V_4_reg_300_reg[16]_i_1_n_5 ;
  wire \t_V_4_reg_300_reg[16]_i_1_n_6 ;
  wire \t_V_4_reg_300_reg[16]_i_1_n_7 ;
  wire \t_V_4_reg_300_reg[16]_i_1_n_8 ;
  wire \t_V_4_reg_300_reg[20]_i_1_n_1 ;
  wire \t_V_4_reg_300_reg[20]_i_1_n_2 ;
  wire \t_V_4_reg_300_reg[20]_i_1_n_3 ;
  wire \t_V_4_reg_300_reg[20]_i_1_n_4 ;
  wire \t_V_4_reg_300_reg[20]_i_1_n_5 ;
  wire \t_V_4_reg_300_reg[20]_i_1_n_6 ;
  wire \t_V_4_reg_300_reg[20]_i_1_n_7 ;
  wire \t_V_4_reg_300_reg[20]_i_1_n_8 ;
  wire \t_V_4_reg_300_reg[24]_i_1_n_1 ;
  wire \t_V_4_reg_300_reg[24]_i_1_n_2 ;
  wire \t_V_4_reg_300_reg[24]_i_1_n_3 ;
  wire \t_V_4_reg_300_reg[24]_i_1_n_4 ;
  wire \t_V_4_reg_300_reg[24]_i_1_n_5 ;
  wire \t_V_4_reg_300_reg[24]_i_1_n_6 ;
  wire \t_V_4_reg_300_reg[24]_i_1_n_7 ;
  wire \t_V_4_reg_300_reg[24]_i_1_n_8 ;
  wire \t_V_4_reg_300_reg[28]_i_1_n_2 ;
  wire \t_V_4_reg_300_reg[28]_i_1_n_3 ;
  wire \t_V_4_reg_300_reg[28]_i_1_n_4 ;
  wire \t_V_4_reg_300_reg[28]_i_1_n_5 ;
  wire \t_V_4_reg_300_reg[28]_i_1_n_6 ;
  wire \t_V_4_reg_300_reg[28]_i_1_n_7 ;
  wire \t_V_4_reg_300_reg[28]_i_1_n_8 ;
  wire \t_V_4_reg_300_reg[4]_i_1_n_1 ;
  wire \t_V_4_reg_300_reg[4]_i_1_n_2 ;
  wire \t_V_4_reg_300_reg[4]_i_1_n_3 ;
  wire \t_V_4_reg_300_reg[4]_i_1_n_4 ;
  wire \t_V_4_reg_300_reg[4]_i_1_n_5 ;
  wire \t_V_4_reg_300_reg[4]_i_1_n_6 ;
  wire \t_V_4_reg_300_reg[4]_i_1_n_7 ;
  wire \t_V_4_reg_300_reg[4]_i_1_n_8 ;
  wire \t_V_4_reg_300_reg[8]_i_1_n_1 ;
  wire \t_V_4_reg_300_reg[8]_i_1_n_2 ;
  wire \t_V_4_reg_300_reg[8]_i_1_n_3 ;
  wire \t_V_4_reg_300_reg[8]_i_1_n_4 ;
  wire \t_V_4_reg_300_reg[8]_i_1_n_5 ;
  wire \t_V_4_reg_300_reg[8]_i_1_n_6 ;
  wire \t_V_4_reg_300_reg[8]_i_1_n_7 ;
  wire \t_V_4_reg_300_reg[8]_i_1_n_8 ;
  wire [31:0]t_V_reg_267;
  wire [7:0]\tmp_1_reg_526_reg[7]_0 ;
  wire [7:0]\tmp_2_reg_531_reg[7]_0 ;
  wire [23:0]tmp_data_V_reg_479;
  wire tmp_last_V_reg_487;
  wire [7:0]\tmp_reg_521_reg[7]_0 ;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TLAST_int;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire video_in_TVALID_int;
  wire [3:0]NLW_ap_NS_fsm2_carry_O_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_V_reg_503_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_503_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln73_fu_420_p20_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln73_fu_420_p20_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln73_fu_420_p20_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln73_fu_420_p20_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_t_V_4_reg_300_reg[28]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(icmp_ln71_fu_409_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(img_0_rows_V_c_empty_n),
        .I3(img_0_rows_V_c14_full_n),
        .I4(img_0_cols_V_c15_full_n),
        .I5(img_0_cols_V_c_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\eol_2_i_reg_372_reg_n_1_[0] ),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\eol_2_i_reg_372_reg_n_1_[0] ),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  CARRY4 ap_NS_fsm2_carry
       (.CI(1'b0),
        .CO({ap_NS_fsm2_carry_n_1,ap_NS_fsm2_carry_n_2,ap_NS_fsm2_carry_n_3,ap_NS_fsm2_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm2_carry_i_1_n_1,ap_NS_fsm2_carry_i_2_n_1,ap_NS_fsm2_carry_i_3_n_1,ap_NS_fsm2_carry_i_4__0_n_1}));
  CARRY4 ap_NS_fsm2_carry__0
       (.CI(ap_NS_fsm2_carry_n_1),
        .CO({ap_NS_fsm2_carry__0_n_1,ap_NS_fsm2_carry__0_n_2,ap_NS_fsm2_carry__0_n_3,ap_NS_fsm2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm2_carry__0_i_1_n_1,ap_NS_fsm2_carry__0_i_2_n_1,ap_NS_fsm2_carry__0_i_3_n_1,ap_NS_fsm2_carry__0_i_4_n_1}));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_1
       (.I0(t_V_reg_267[22]),
        .I1(t_V_reg_267[23]),
        .I2(t_V_reg_267[21]),
        .O(ap_NS_fsm2_carry__0_i_1_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_2
       (.I0(t_V_reg_267[19]),
        .I1(t_V_reg_267[20]),
        .I2(t_V_reg_267[18]),
        .O(ap_NS_fsm2_carry__0_i_2_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_3
       (.I0(t_V_reg_267[16]),
        .I1(t_V_reg_267[17]),
        .I2(t_V_reg_267[15]),
        .O(ap_NS_fsm2_carry__0_i_3_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_4
       (.I0(t_V_reg_267[13]),
        .I1(t_V_reg_267[14]),
        .I2(t_V_reg_267[12]),
        .O(ap_NS_fsm2_carry__0_i_4_n_1));
  CARRY4 ap_NS_fsm2_carry__1
       (.CI(ap_NS_fsm2_carry__0_n_1),
        .CO({NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED[3],icmp_ln71_fu_409_p2,ap_NS_fsm2_carry__1_n_3,ap_NS_fsm2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,ap_NS_fsm2_carry__1_i_1_n_1,ap_NS_fsm2_carry__1_i_2_n_1,ap_NS_fsm2_carry__1_i_3_n_1}));
  LUT2 #(
    .INIT(4'h1)) 
    ap_NS_fsm2_carry__1_i_1
       (.I0(t_V_reg_267[31]),
        .I1(t_V_reg_267[30]),
        .O(ap_NS_fsm2_carry__1_i_1_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__1_i_2
       (.I0(t_V_reg_267[28]),
        .I1(t_V_reg_267[29]),
        .I2(t_V_reg_267[27]),
        .O(ap_NS_fsm2_carry__1_i_2_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__1_i_3
       (.I0(t_V_reg_267[25]),
        .I1(t_V_reg_267[26]),
        .I2(t_V_reg_267[24]),
        .O(ap_NS_fsm2_carry__1_i_3_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry_i_1
       (.I0(t_V_reg_267[10]),
        .I1(t_V_reg_267[11]),
        .I2(t_V_reg_267[9]),
        .O(ap_NS_fsm2_carry_i_1_n_1));
  LUT3 #(
    .INIT(8'h80)) 
    ap_NS_fsm2_carry_i_2
       (.I0(t_V_reg_267[6]),
        .I1(t_V_reg_267[7]),
        .I2(t_V_reg_267[8]),
        .O(ap_NS_fsm2_carry_i_2_n_1));
  LUT3 #(
    .INIT(8'h04)) 
    ap_NS_fsm2_carry_i_3
       (.I0(t_V_reg_267[4]),
        .I1(t_V_reg_267[5]),
        .I2(t_V_reg_267[3]),
        .O(ap_NS_fsm2_carry_i_3_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry_i_4__0
       (.I0(t_V_reg_267[0]),
        .I1(t_V_reg_267[1]),
        .I2(t_V_reg_267[2]),
        .O(ap_NS_fsm2_carry_i_4__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_80),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln71_fu_409_p2),
        .O(p_1_in3_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_1),
        .Q(ap_enable_reg_pp1_iter1_reg_n_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hF8F8F800)) 
    ap_ready_INST_0
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln71_fu_409_p2),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(ce_0),
        .I4(ap_ready_0),
        .O(ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_2
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln71_fu_409_p2),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[0]_i_1 
       (.I0(tmp_data_V_reg_479[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[0]),
        .O(\axi_data_V_0_i_reg_257[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[10]_i_1 
       (.I0(tmp_data_V_reg_479[10]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[10]),
        .O(\axi_data_V_0_i_reg_257[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[11]_i_1 
       (.I0(tmp_data_V_reg_479[11]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[11]),
        .O(\axi_data_V_0_i_reg_257[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[12]_i_1 
       (.I0(tmp_data_V_reg_479[12]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[12]),
        .O(\axi_data_V_0_i_reg_257[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[13]_i_1 
       (.I0(tmp_data_V_reg_479[13]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[13]),
        .O(\axi_data_V_0_i_reg_257[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[14]_i_1 
       (.I0(tmp_data_V_reg_479[14]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[14]),
        .O(\axi_data_V_0_i_reg_257[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[15]_i_1 
       (.I0(tmp_data_V_reg_479[15]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[15]),
        .O(\axi_data_V_0_i_reg_257[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[16]_i_1 
       (.I0(tmp_data_V_reg_479[16]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[16]),
        .O(\axi_data_V_0_i_reg_257[16]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[17]_i_1 
       (.I0(tmp_data_V_reg_479[17]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[17]),
        .O(\axi_data_V_0_i_reg_257[17]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[18]_i_1 
       (.I0(tmp_data_V_reg_479[18]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[18]),
        .O(\axi_data_V_0_i_reg_257[18]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[19]_i_1 
       (.I0(tmp_data_V_reg_479[19]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[19]),
        .O(\axi_data_V_0_i_reg_257[19]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[1]_i_1 
       (.I0(tmp_data_V_reg_479[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[1]),
        .O(\axi_data_V_0_i_reg_257[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[20]_i_1 
       (.I0(tmp_data_V_reg_479[20]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[20]),
        .O(\axi_data_V_0_i_reg_257[20]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[21]_i_1 
       (.I0(tmp_data_V_reg_479[21]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[21]),
        .O(\axi_data_V_0_i_reg_257[21]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[22]_i_1 
       (.I0(tmp_data_V_reg_479[22]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[22]),
        .O(\axi_data_V_0_i_reg_257[22]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[23]_i_1 
       (.I0(tmp_data_V_reg_479[23]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[23]),
        .O(\axi_data_V_0_i_reg_257[23]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[2]_i_1 
       (.I0(tmp_data_V_reg_479[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[2]),
        .O(\axi_data_V_0_i_reg_257[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[3]_i_1 
       (.I0(tmp_data_V_reg_479[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[3]),
        .O(\axi_data_V_0_i_reg_257[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[4]_i_1 
       (.I0(tmp_data_V_reg_479[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[4]),
        .O(\axi_data_V_0_i_reg_257[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[5]_i_1 
       (.I0(tmp_data_V_reg_479[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[5]),
        .O(\axi_data_V_0_i_reg_257[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[6]_i_1 
       (.I0(tmp_data_V_reg_479[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[6]),
        .O(\axi_data_V_0_i_reg_257[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[7]_i_1 
       (.I0(tmp_data_V_reg_479[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[7]),
        .O(\axi_data_V_0_i_reg_257[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[8]_i_1 
       (.I0(tmp_data_V_reg_479[8]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[8]),
        .O(\axi_data_V_0_i_reg_257[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_257[9]_i_1 
       (.I0(tmp_data_V_reg_479[9]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_360[9]),
        .O(\axi_data_V_0_i_reg_257[9]_i_1_n_1 ));
  FDRE \axi_data_V_0_i_reg_257_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[0]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[0]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[10]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[10]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[11]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[11]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[12]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[12]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[13]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[13]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[14]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[14]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[15]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[15]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[16]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[16]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[17]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[17]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[18]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[18]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[19]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[19]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[1]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[1]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[20]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[20]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[21]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[21]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[22]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[22]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[23]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[23]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[2]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[2]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[3]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[3]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[4]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[4]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[5]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[5]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[6]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[6]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[7]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[7]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[8]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[8]),
        .R(1'b0));
  FDRE \axi_data_V_0_i_reg_257_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_257[9]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_257[9]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_112),
        .Q(axi_data_V_1_i_reg_289[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_102),
        .Q(axi_data_V_1_i_reg_289[10]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_101),
        .Q(axi_data_V_1_i_reg_289[11]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_100),
        .Q(axi_data_V_1_i_reg_289[12]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_99),
        .Q(axi_data_V_1_i_reg_289[13]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_98),
        .Q(axi_data_V_1_i_reg_289[14]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_97),
        .Q(axi_data_V_1_i_reg_289[15]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_96),
        .Q(axi_data_V_1_i_reg_289[16]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_95),
        .Q(axi_data_V_1_i_reg_289[17]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_94),
        .Q(axi_data_V_1_i_reg_289[18]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_93),
        .Q(axi_data_V_1_i_reg_289[19]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_111),
        .Q(axi_data_V_1_i_reg_289[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_92),
        .Q(axi_data_V_1_i_reg_289[20]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_91),
        .Q(axi_data_V_1_i_reg_289[21]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .Q(axi_data_V_1_i_reg_289[22]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .Q(axi_data_V_1_i_reg_289[23]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_110),
        .Q(axi_data_V_1_i_reg_289[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_109),
        .Q(axi_data_V_1_i_reg_289[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_108),
        .Q(axi_data_V_1_i_reg_289[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_107),
        .Q(axi_data_V_1_i_reg_289[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_106),
        .Q(axi_data_V_1_i_reg_289[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_105),
        .Q(axi_data_V_1_i_reg_289[7]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_104),
        .Q(axi_data_V_1_i_reg_289[8]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_289_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_103),
        .Q(axi_data_V_1_i_reg_289[9]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_138),
        .Q(axi_data_V_3_i_reg_360[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[10] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_128),
        .Q(axi_data_V_3_i_reg_360[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[11] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_127),
        .Q(axi_data_V_3_i_reg_360[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[12] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_126),
        .Q(axi_data_V_3_i_reg_360[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[13] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_125),
        .Q(axi_data_V_3_i_reg_360[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[14] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_124),
        .Q(axi_data_V_3_i_reg_360[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[15] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_123),
        .Q(axi_data_V_3_i_reg_360[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[16] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_122),
        .Q(axi_data_V_3_i_reg_360[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[17] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .Q(axi_data_V_3_i_reg_360[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[18] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .Q(axi_data_V_3_i_reg_360[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[19] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_119),
        .Q(axi_data_V_3_i_reg_360[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[1] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_137),
        .Q(axi_data_V_3_i_reg_360[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[20] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .Q(axi_data_V_3_i_reg_360[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[21] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_117),
        .Q(axi_data_V_3_i_reg_360[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[22] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_116),
        .Q(axi_data_V_3_i_reg_360[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[23] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_115),
        .Q(axi_data_V_3_i_reg_360[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[2] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_136),
        .Q(axi_data_V_3_i_reg_360[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[3] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_135),
        .Q(axi_data_V_3_i_reg_360[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[4] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_134),
        .Q(axi_data_V_3_i_reg_360[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[5] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_133),
        .Q(axi_data_V_3_i_reg_360[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[6] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_132),
        .Q(axi_data_V_3_i_reg_360[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[7] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_131),
        .Q(axi_data_V_3_i_reg_360[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[8] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_130),
        .Q(axi_data_V_3_i_reg_360[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_360_reg[9] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_129),
        .Q(axi_data_V_3_i_reg_360[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_0_i_reg_247[0]_i_1 
       (.I0(tmp_last_V_reg_487),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_348),
        .O(\axi_last_V_0_i_reg_247[0]_i_1_n_1 ));
  FDRE \axi_last_V_0_i_reg_247_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V_0_i_reg_247[0]_i_1_n_1 ),
        .Q(axi_last_V_0_i_reg_247),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \axi_last_V_2_i_reg_323[0]_i_3 
       (.I0(ap_condition_pp1_exit_iter0_state5),
        .I1(regslice_both_AXI_video_strm_V_last_V_U_n_1),
        .O(\axi_last_V_2_i_reg_323[0]_i_3_n_1 ));
  FDRE \axi_last_V_2_i_reg_323_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .Q(\axi_last_V_2_i_reg_323_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \axi_last_V_3_i_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_5),
        .Q(axi_last_V_3_i_reg_348),
        .R(1'b0));
  FDRE \eol_0_i_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_2),
        .Q(\eol_0_i_reg_311_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \eol_2_i_reg_372_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_372),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_3),
        .Q(\eol_2_i_reg_372_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \eol_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_88),
        .Q(eol_reg_278),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_503[0]_i_1 
       (.I0(t_V_reg_267[0]),
        .O(i_V_fu_414_p2[0]));
  FDRE \i_V_reg_503_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[0]),
        .Q(i_V_reg_503[0]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[10]),
        .Q(i_V_reg_503[10]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[11]),
        .Q(i_V_reg_503[11]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[12]),
        .Q(i_V_reg_503[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_503_reg[12]_i_1 
       (.CI(\i_V_reg_503_reg[8]_i_1_n_1 ),
        .CO({\i_V_reg_503_reg[12]_i_1_n_1 ,\i_V_reg_503_reg[12]_i_1_n_2 ,\i_V_reg_503_reg[12]_i_1_n_3 ,\i_V_reg_503_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_414_p2[12:9]),
        .S(t_V_reg_267[12:9]));
  FDRE \i_V_reg_503_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[13]),
        .Q(i_V_reg_503[13]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[14]),
        .Q(i_V_reg_503[14]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[15]),
        .Q(i_V_reg_503[15]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[16]),
        .Q(i_V_reg_503[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_503_reg[16]_i_1 
       (.CI(\i_V_reg_503_reg[12]_i_1_n_1 ),
        .CO({\i_V_reg_503_reg[16]_i_1_n_1 ,\i_V_reg_503_reg[16]_i_1_n_2 ,\i_V_reg_503_reg[16]_i_1_n_3 ,\i_V_reg_503_reg[16]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_414_p2[16:13]),
        .S(t_V_reg_267[16:13]));
  FDRE \i_V_reg_503_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[17]),
        .Q(i_V_reg_503[17]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[18]),
        .Q(i_V_reg_503[18]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[19]),
        .Q(i_V_reg_503[19]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[1]),
        .Q(i_V_reg_503[1]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[20]),
        .Q(i_V_reg_503[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_503_reg[20]_i_1 
       (.CI(\i_V_reg_503_reg[16]_i_1_n_1 ),
        .CO({\i_V_reg_503_reg[20]_i_1_n_1 ,\i_V_reg_503_reg[20]_i_1_n_2 ,\i_V_reg_503_reg[20]_i_1_n_3 ,\i_V_reg_503_reg[20]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_414_p2[20:17]),
        .S(t_V_reg_267[20:17]));
  FDRE \i_V_reg_503_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[21]),
        .Q(i_V_reg_503[21]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[22]),
        .Q(i_V_reg_503[22]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[23]),
        .Q(i_V_reg_503[23]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[24]),
        .Q(i_V_reg_503[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_503_reg[24]_i_1 
       (.CI(\i_V_reg_503_reg[20]_i_1_n_1 ),
        .CO({\i_V_reg_503_reg[24]_i_1_n_1 ,\i_V_reg_503_reg[24]_i_1_n_2 ,\i_V_reg_503_reg[24]_i_1_n_3 ,\i_V_reg_503_reg[24]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_414_p2[24:21]),
        .S(t_V_reg_267[24:21]));
  FDRE \i_V_reg_503_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[25]),
        .Q(i_V_reg_503[25]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[26]),
        .Q(i_V_reg_503[26]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[27]),
        .Q(i_V_reg_503[27]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[28]),
        .Q(i_V_reg_503[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_503_reg[28]_i_1 
       (.CI(\i_V_reg_503_reg[24]_i_1_n_1 ),
        .CO({\i_V_reg_503_reg[28]_i_1_n_1 ,\i_V_reg_503_reg[28]_i_1_n_2 ,\i_V_reg_503_reg[28]_i_1_n_3 ,\i_V_reg_503_reg[28]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_414_p2[28:25]),
        .S(t_V_reg_267[28:25]));
  FDRE \i_V_reg_503_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[29]),
        .Q(i_V_reg_503[29]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[2]),
        .Q(i_V_reg_503[2]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[30]),
        .Q(i_V_reg_503[30]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[31]),
        .Q(i_V_reg_503[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_503_reg[31]_i_1 
       (.CI(\i_V_reg_503_reg[28]_i_1_n_1 ),
        .CO({\NLW_i_V_reg_503_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_503_reg[31]_i_1_n_3 ,\i_V_reg_503_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_503_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_414_p2[31:29]}),
        .S({1'b0,t_V_reg_267[31:29]}));
  FDRE \i_V_reg_503_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[3]),
        .Q(i_V_reg_503[3]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[4]),
        .Q(i_V_reg_503[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_503_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_503_reg[4]_i_1_n_1 ,\i_V_reg_503_reg[4]_i_1_n_2 ,\i_V_reg_503_reg[4]_i_1_n_3 ,\i_V_reg_503_reg[4]_i_1_n_4 }),
        .CYINIT(t_V_reg_267[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_414_p2[4:1]),
        .S(t_V_reg_267[4:1]));
  FDRE \i_V_reg_503_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[5]),
        .Q(i_V_reg_503[5]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[6]),
        .Q(i_V_reg_503[6]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[7]),
        .Q(i_V_reg_503[7]),
        .R(1'b0));
  FDRE \i_V_reg_503_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[8]),
        .Q(i_V_reg_503[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_503_reg[8]_i_1 
       (.CI(\i_V_reg_503_reg[4]_i_1_n_1 ),
        .CO({\i_V_reg_503_reg[8]_i_1_n_1 ,\i_V_reg_503_reg[8]_i_1_n_2 ,\i_V_reg_503_reg[8]_i_1_n_3 ,\i_V_reg_503_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_414_p2[8:5]),
        .S(t_V_reg_267[8:5]));
  FDRE \i_V_reg_503_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_414_p2[9]),
        .Q(i_V_reg_503[9]),
        .R(1'b0));
  CARRY4 icmp_ln73_fu_420_p20_carry
       (.CI(1'b0),
        .CO({icmp_ln73_fu_420_p20_carry_n_1,icmp_ln73_fu_420_p20_carry_n_2,icmp_ln73_fu_420_p20_carry_n_3,icmp_ln73_fu_420_p20_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln73_fu_420_p20_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln73_fu_420_p20_carry_i_1_n_1,icmp_ln73_fu_420_p20_carry_i_2_n_1,icmp_ln73_fu_420_p20_carry_i_3_n_1,icmp_ln73_fu_420_p20_carry_i_4_n_1}));
  CARRY4 icmp_ln73_fu_420_p20_carry__0
       (.CI(icmp_ln73_fu_420_p20_carry_n_1),
        .CO({icmp_ln73_fu_420_p20_carry__0_n_1,icmp_ln73_fu_420_p20_carry__0_n_2,icmp_ln73_fu_420_p20_carry__0_n_3,icmp_ln73_fu_420_p20_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln73_fu_420_p20_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln73_fu_420_p20_carry__0_i_1_n_1,icmp_ln73_fu_420_p20_carry__0_i_2_n_1,icmp_ln73_fu_420_p20_carry__0_i_3_n_1,icmp_ln73_fu_420_p20_carry__0_i_4_n_1}));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln73_fu_420_p20_carry__0_i_1
       (.I0(t_V_4_reg_300_reg[22]),
        .I1(t_V_4_reg_300_reg[23]),
        .I2(t_V_4_reg_300_reg[21]),
        .O(icmp_ln73_fu_420_p20_carry__0_i_1_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln73_fu_420_p20_carry__0_i_2
       (.I0(t_V_4_reg_300_reg[19]),
        .I1(t_V_4_reg_300_reg[20]),
        .I2(t_V_4_reg_300_reg[18]),
        .O(icmp_ln73_fu_420_p20_carry__0_i_2_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln73_fu_420_p20_carry__0_i_3
       (.I0(t_V_4_reg_300_reg[16]),
        .I1(t_V_4_reg_300_reg[17]),
        .I2(t_V_4_reg_300_reg[15]),
        .O(icmp_ln73_fu_420_p20_carry__0_i_3_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln73_fu_420_p20_carry__0_i_4
       (.I0(t_V_4_reg_300_reg[13]),
        .I1(t_V_4_reg_300_reg[14]),
        .I2(t_V_4_reg_300_reg[12]),
        .O(icmp_ln73_fu_420_p20_carry__0_i_4_n_1));
  CARRY4 icmp_ln73_fu_420_p20_carry__1
       (.CI(icmp_ln73_fu_420_p20_carry__0_n_1),
        .CO({NLW_icmp_ln73_fu_420_p20_carry__1_CO_UNCONNECTED[3],ap_condition_pp1_exit_iter0_state5,icmp_ln73_fu_420_p20_carry__1_n_3,icmp_ln73_fu_420_p20_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln73_fu_420_p20_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln73_fu_420_p20_carry__1_i_1_n_1,icmp_ln73_fu_420_p20_carry__1_i_2_n_1,icmp_ln73_fu_420_p20_carry__1_i_3_n_1}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln73_fu_420_p20_carry__1_i_1
       (.I0(t_V_4_reg_300_reg[31]),
        .I1(t_V_4_reg_300_reg[30]),
        .O(icmp_ln73_fu_420_p20_carry__1_i_1_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln73_fu_420_p20_carry__1_i_2
       (.I0(t_V_4_reg_300_reg[28]),
        .I1(t_V_4_reg_300_reg[29]),
        .I2(t_V_4_reg_300_reg[27]),
        .O(icmp_ln73_fu_420_p20_carry__1_i_2_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln73_fu_420_p20_carry__1_i_3
       (.I0(t_V_4_reg_300_reg[25]),
        .I1(t_V_4_reg_300_reg[26]),
        .I2(t_V_4_reg_300_reg[24]),
        .O(icmp_ln73_fu_420_p20_carry__1_i_3_n_1));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln73_fu_420_p20_carry_i_1
       (.I0(t_V_4_reg_300_reg[11]),
        .I1(t_V_4_reg_300_reg[9]),
        .I2(t_V_4_reg_300_reg[10]),
        .O(icmp_ln73_fu_420_p20_carry_i_1_n_1));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln73_fu_420_p20_carry_i_2
       (.I0(t_V_4_reg_300_reg[8]),
        .I1(t_V_4_reg_300_reg[7]),
        .I2(t_V_4_reg_300_reg[6]),
        .O(icmp_ln73_fu_420_p20_carry_i_2_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln73_fu_420_p20_carry_i_3
       (.I0(t_V_4_reg_300_reg[4]),
        .I1(t_V_4_reg_300_reg[5]),
        .I2(t_V_4_reg_300_reg[3]),
        .O(icmp_ln73_fu_420_p20_carry_i_3_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln73_fu_420_p20_carry_i_4
       (.I0(t_V_4_reg_300_reg[0]),
        .I1(t_V_4_reg_300_reg[1]),
        .I2(t_V_4_reg_300_reg[2]),
        .O(icmp_ln73_fu_420_p20_carry_i_4_n_1));
  FDRE \icmp_ln73_reg_508_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_139),
        .Q(\icmp_ln73_reg_508_reg_n_1_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDF)) 
    \p_Val2_s_reg_336[23]_i_4 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_1),
        .I1(\icmp_ln73_reg_508_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\p_Val2_s_reg_336[23]_i_4_n_1 ));
  FDRE \p_Val2_s_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_55),
        .Q(p_Val2_s_reg_336[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_45),
        .Q(p_Val2_s_reg_336[10]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_44),
        .Q(p_Val2_s_reg_336[11]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_43),
        .Q(p_Val2_s_reg_336[12]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_42),
        .Q(p_Val2_s_reg_336[13]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_41),
        .Q(p_Val2_s_reg_336[14]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_40),
        .Q(p_Val2_s_reg_336[15]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_39),
        .Q(p_Val2_s_reg_336[16]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_38),
        .Q(p_Val2_s_reg_336[17]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_37),
        .Q(p_Val2_s_reg_336[18]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_36),
        .Q(p_Val2_s_reg_336[19]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_54),
        .Q(p_Val2_s_reg_336[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_35),
        .Q(p_Val2_s_reg_336[20]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_34),
        .Q(p_Val2_s_reg_336[21]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_33),
        .Q(p_Val2_s_reg_336[22]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_32),
        .Q(p_Val2_s_reg_336[23]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_53),
        .Q(p_Val2_s_reg_336[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_52),
        .Q(p_Val2_s_reg_336[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_51),
        .Q(p_Val2_s_reg_336[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .Q(p_Val2_s_reg_336[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_49),
        .Q(p_Val2_s_reg_336[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_48),
        .Q(p_Val2_s_reg_336[7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_47),
        .Q(p_Val2_s_reg_336[8]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_336_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_46),
        .Q(p_Val2_s_reg_336[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_35 regslice_both_AXI_video_strm_V_data_V_U
       (.CO(ap_condition_pp1_exit_iter0_state5),
        .D({regslice_both_AXI_video_strm_V_data_V_U_n_32,regslice_both_AXI_video_strm_V_data_V_U_n_33,regslice_both_AXI_video_strm_V_data_V_U_n_34,regslice_both_AXI_video_strm_V_data_V_U_n_35,regslice_both_AXI_video_strm_V_data_V_U_n_36,regslice_both_AXI_video_strm_V_data_V_U_n_37,regslice_both_AXI_video_strm_V_data_V_U_n_38,regslice_both_AXI_video_strm_V_data_V_U_n_39,regslice_both_AXI_video_strm_V_data_V_U_n_40,regslice_both_AXI_video_strm_V_data_V_U_n_41,regslice_both_AXI_video_strm_V_data_V_U_n_42,regslice_both_AXI_video_strm_V_data_V_U_n_43,regslice_both_AXI_video_strm_V_data_V_U_n_44,regslice_both_AXI_video_strm_V_data_V_U_n_45,regslice_both_AXI_video_strm_V_data_V_U_n_46,regslice_both_AXI_video_strm_V_data_V_U_n_47,regslice_both_AXI_video_strm_V_data_V_U_n_48,regslice_both_AXI_video_strm_V_data_V_U_n_49,regslice_both_AXI_video_strm_V_data_V_U_n_50,regslice_both_AXI_video_strm_V_data_V_U_n_51,regslice_both_AXI_video_strm_V_data_V_U_n_52,regslice_both_AXI_video_strm_V_data_V_U_n_53,regslice_both_AXI_video_strm_V_data_V_U_n_54,regslice_both_AXI_video_strm_V_data_V_U_n_55}),
        .E(eol_2_i_reg_372),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .SR(SS),
        .\SRL_SIG_reg[0][7] (ap_enable_reg_pp1_iter1_reg_n_1),
        .\SRL_SIG_reg[0][7]_0 (\icmp_ln73_reg_508_reg_n_1_[0] ),
        .\ap_CS_fsm_reg[3] (regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .\ap_CS_fsm_reg[4] (regslice_both_AXI_video_strm_V_data_V_U_n_86),
        .\ap_CS_fsm_reg[4]_0 (icmp_ln71_fu_409_p2),
        .\ap_CS_fsm_reg[4]_1 (regslice_both_AXI_video_strm_V_last_V_U_n_2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(regslice_both_AXI_video_strm_V_data_V_U_n_1),
        .ap_enable_reg_pp1_iter0_reg_0(ap_NS_fsm[5:4]),
        .ap_enable_reg_pp1_iter0_reg_1(ap_condition_200),
        .ap_enable_reg_pp1_iter0_reg_2(regslice_both_AXI_video_strm_V_data_V_U_n_141),
        .ap_enable_reg_pp1_iter1_reg(ce),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_AXI_video_strm_V_data_V_U_n_80),
        .\axi_data_V_1_i_reg_289_reg[15] (p_0_in),
        .\axi_data_V_1_i_reg_289_reg[23] ({regslice_both_AXI_video_strm_V_data_V_U_n_72,regslice_both_AXI_video_strm_V_data_V_U_n_73,regslice_both_AXI_video_strm_V_data_V_U_n_74,regslice_both_AXI_video_strm_V_data_V_U_n_75,regslice_both_AXI_video_strm_V_data_V_U_n_76,regslice_both_AXI_video_strm_V_data_V_U_n_77,regslice_both_AXI_video_strm_V_data_V_U_n_78,regslice_both_AXI_video_strm_V_data_V_U_n_79}),
        .\axi_data_V_1_i_reg_289_reg[23]_0 ({regslice_both_AXI_video_strm_V_data_V_U_n_115,regslice_both_AXI_video_strm_V_data_V_U_n_116,regslice_both_AXI_video_strm_V_data_V_U_n_117,regslice_both_AXI_video_strm_V_data_V_U_n_118,regslice_both_AXI_video_strm_V_data_V_U_n_119,regslice_both_AXI_video_strm_V_data_V_U_n_120,regslice_both_AXI_video_strm_V_data_V_U_n_121,regslice_both_AXI_video_strm_V_data_V_U_n_122,regslice_both_AXI_video_strm_V_data_V_U_n_123,regslice_both_AXI_video_strm_V_data_V_U_n_124,regslice_both_AXI_video_strm_V_data_V_U_n_125,regslice_both_AXI_video_strm_V_data_V_U_n_126,regslice_both_AXI_video_strm_V_data_V_U_n_127,regslice_both_AXI_video_strm_V_data_V_U_n_128,regslice_both_AXI_video_strm_V_data_V_U_n_129,regslice_both_AXI_video_strm_V_data_V_U_n_130,regslice_both_AXI_video_strm_V_data_V_U_n_131,regslice_both_AXI_video_strm_V_data_V_U_n_132,regslice_both_AXI_video_strm_V_data_V_U_n_133,regslice_both_AXI_video_strm_V_data_V_U_n_134,regslice_both_AXI_video_strm_V_data_V_U_n_135,regslice_both_AXI_video_strm_V_data_V_U_n_136,regslice_both_AXI_video_strm_V_data_V_U_n_137,regslice_both_AXI_video_strm_V_data_V_U_n_138}),
        .\axi_data_V_1_i_reg_289_reg[23]_1 (p_Val2_s_reg_336),
        .\axi_data_V_1_i_reg_289_reg[23]_2 (axi_data_V_0_i_reg_257),
        .\axi_data_V_1_i_reg_289_reg[7] ({regslice_both_AXI_video_strm_V_data_V_U_n_56,regslice_both_AXI_video_strm_V_data_V_U_n_57,regslice_both_AXI_video_strm_V_data_V_U_n_58,regslice_both_AXI_video_strm_V_data_V_U_n_59,regslice_both_AXI_video_strm_V_data_V_U_n_60,regslice_both_AXI_video_strm_V_data_V_U_n_61,regslice_both_AXI_video_strm_V_data_V_U_n_62,regslice_both_AXI_video_strm_V_data_V_U_n_63}),
        .\axi_data_V_3_i_reg_360_reg[0] (\eol_2_i_reg_372_reg_n_1_[0] ),
        .\axi_data_V_3_i_reg_360_reg[23] (axi_data_V_1_i_reg_289),
        .axi_last_V_0_i_reg_247(axi_last_V_0_i_reg_247),
        .\axi_last_V_2_i_reg_323_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_88),
        .\eol_0_i_reg_311_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_2),
        .\eol_0_i_reg_311_reg[0]_0 (\eol_0_i_reg_311_reg_n_1_[0] ),
        .\eol_reg_278_reg[0] (\axi_last_V_2_i_reg_323_reg_n_1_[0] ),
        .\icmp_ln73_reg_508_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_139),
        .\ireg_reg[32] ({video_in_TVALID,video_in_TDATA}),
        .\odata_int_reg[32] ({video_in_TVALID_int,regslice_both_AXI_video_strm_V_data_V_U_n_6,regslice_both_AXI_video_strm_V_data_V_U_n_7,regslice_both_AXI_video_strm_V_data_V_U_n_8,regslice_both_AXI_video_strm_V_data_V_U_n_9,regslice_both_AXI_video_strm_V_data_V_U_n_10,regslice_both_AXI_video_strm_V_data_V_U_n_11,regslice_both_AXI_video_strm_V_data_V_U_n_12,regslice_both_AXI_video_strm_V_data_V_U_n_13,regslice_both_AXI_video_strm_V_data_V_U_n_14,regslice_both_AXI_video_strm_V_data_V_U_n_15,regslice_both_AXI_video_strm_V_data_V_U_n_16,regslice_both_AXI_video_strm_V_data_V_U_n_17,regslice_both_AXI_video_strm_V_data_V_U_n_18,regslice_both_AXI_video_strm_V_data_V_U_n_19,regslice_both_AXI_video_strm_V_data_V_U_n_20,regslice_both_AXI_video_strm_V_data_V_U_n_21,regslice_both_AXI_video_strm_V_data_V_U_n_22,regslice_both_AXI_video_strm_V_data_V_U_n_23,regslice_both_AXI_video_strm_V_data_V_U_n_24,regslice_both_AXI_video_strm_V_data_V_U_n_25,regslice_both_AXI_video_strm_V_data_V_U_n_26,regslice_both_AXI_video_strm_V_data_V_U_n_27,regslice_both_AXI_video_strm_V_data_V_U_n_28,regslice_both_AXI_video_strm_V_data_V_U_n_29}),
        .\odata_int_reg[32]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_30),
        .\odata_int_reg[32]_1 (ap_NS_fsm215_out),
        .\odata_int_reg[32]_2 (regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .p_1_in3_in(p_1_in3_in),
        .\p_Val2_s_reg_336_reg[23] ({regslice_both_AXI_video_strm_V_data_V_U_n_89,regslice_both_AXI_video_strm_V_data_V_U_n_90,regslice_both_AXI_video_strm_V_data_V_U_n_91,regslice_both_AXI_video_strm_V_data_V_U_n_92,regslice_both_AXI_video_strm_V_data_V_U_n_93,regslice_both_AXI_video_strm_V_data_V_U_n_94,regslice_both_AXI_video_strm_V_data_V_U_n_95,regslice_both_AXI_video_strm_V_data_V_U_n_96,regslice_both_AXI_video_strm_V_data_V_U_n_97,regslice_both_AXI_video_strm_V_data_V_U_n_98,regslice_both_AXI_video_strm_V_data_V_U_n_99,regslice_both_AXI_video_strm_V_data_V_U_n_100,regslice_both_AXI_video_strm_V_data_V_U_n_101,regslice_both_AXI_video_strm_V_data_V_U_n_102,regslice_both_AXI_video_strm_V_data_V_U_n_103,regslice_both_AXI_video_strm_V_data_V_U_n_104,regslice_both_AXI_video_strm_V_data_V_U_n_105,regslice_both_AXI_video_strm_V_data_V_U_n_106,regslice_both_AXI_video_strm_V_data_V_U_n_107,regslice_both_AXI_video_strm_V_data_V_U_n_108,regslice_both_AXI_video_strm_V_data_V_U_n_109,regslice_both_AXI_video_strm_V_data_V_U_n_110,regslice_both_AXI_video_strm_V_data_V_U_n_111,regslice_both_AXI_video_strm_V_data_V_U_n_112}),
        .sof_1_i_fu_176(sof_1_i_fu_176),
        .sof_1_i_fu_1760(sof_1_i_fu_1760),
        .t_V_4_reg_300(t_V_4_reg_300),
        .\tmp_2_reg_531_reg[7] (regslice_both_AXI_video_strm_V_last_V_U_n_1),
        .\tmp_2_reg_531_reg[7]_0 (\p_Val2_s_reg_336[23]_i_4_n_1 ),
        .video_in_TREADY(video_in_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_36 regslice_both_AXI_video_strm_V_last_V_U
       (.Q({ap_CS_fsm_state7,ap_CS_fsm_pp1_stage0}),
        .SR(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(regslice_both_AXI_video_strm_V_last_V_U_n_2),
        .ap_rst_n(ap_rst_n),
        .\axi_last_V_2_i_reg_323_reg[0] (\axi_last_V_2_i_reg_323_reg_n_1_[0] ),
        .\axi_last_V_2_i_reg_323_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_86),
        .\axi_last_V_2_i_reg_323_reg[0]_1 (\axi_last_V_2_i_reg_323[0]_i_3_n_1 ),
        .\axi_last_V_2_i_reg_323_reg[0]_2 (\p_Val2_s_reg_336[23]_i_4_n_1 ),
        .\eol_0_i_reg_311_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_3),
        .\eol_2_i_reg_372_reg[0] (\eol_0_i_reg_311_reg_n_1_[0] ),
        .eol_reg_278(eol_reg_278),
        .\eol_reg_278_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_5),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .img_0_data_stream_1_full_n(img_0_data_stream_1_full_n),
        .img_0_data_stream_2_full_n(img_0_data_stream_2_full_n),
        .\odata_int_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .\odata_int_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_30),
        .sof_1_i_fu_176(sof_1_i_fu_176),
        .\sof_1_i_fu_176_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_1),
        .\tmp_2_reg_531_reg[7] (\icmp_ln73_reg_508_reg_n_1_[0] ),
        .\tmp_2_reg_531_reg[7]_0 (ap_enable_reg_pp1_iter1_reg_n_1),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TLAST_int(video_in_TLAST_int),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_37 regslice_both_AXI_video_strm_V_user_V_U
       (.D(ap_NS_fsm[2:1]),
        .Q(ap_CS_fsm_state2),
        .SR(SS),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[2] (video_in_TVALID_int),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\odata_int_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_30),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  FDRE \sof_1_i_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_141),
        .Q(sof_1_i_fu_176),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777070077770000)) 
    start_once_reg_i_1
       (.I0(icmp_ln71_fu_409_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(ap_start),
        .I4(start_once_reg),
        .I5(start_for_CvtColor_1_U0_full_n),
        .O(start_once_reg_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_1),
        .Q(start_once_reg),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_300[0]_i_4 
       (.I0(t_V_4_reg_300_reg[0]),
        .O(\t_V_4_reg_300[0]_i_4_n_1 ));
  FDRE \t_V_4_reg_300_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[0]_i_3_n_8 ),
        .Q(t_V_4_reg_300_reg[0]),
        .R(t_V_4_reg_300));
  CARRY4 \t_V_4_reg_300_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_4_reg_300_reg[0]_i_3_n_1 ,\t_V_4_reg_300_reg[0]_i_3_n_2 ,\t_V_4_reg_300_reg[0]_i_3_n_3 ,\t_V_4_reg_300_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_4_reg_300_reg[0]_i_3_n_5 ,\t_V_4_reg_300_reg[0]_i_3_n_6 ,\t_V_4_reg_300_reg[0]_i_3_n_7 ,\t_V_4_reg_300_reg[0]_i_3_n_8 }),
        .S({t_V_4_reg_300_reg[3:1],\t_V_4_reg_300[0]_i_4_n_1 }));
  FDRE \t_V_4_reg_300_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[8]_i_1_n_6 ),
        .Q(t_V_4_reg_300_reg[10]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[11] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[8]_i_1_n_5 ),
        .Q(t_V_4_reg_300_reg[11]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[12] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[12]_i_1_n_8 ),
        .Q(t_V_4_reg_300_reg[12]),
        .R(t_V_4_reg_300));
  CARRY4 \t_V_4_reg_300_reg[12]_i_1 
       (.CI(\t_V_4_reg_300_reg[8]_i_1_n_1 ),
        .CO({\t_V_4_reg_300_reg[12]_i_1_n_1 ,\t_V_4_reg_300_reg[12]_i_1_n_2 ,\t_V_4_reg_300_reg[12]_i_1_n_3 ,\t_V_4_reg_300_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_300_reg[12]_i_1_n_5 ,\t_V_4_reg_300_reg[12]_i_1_n_6 ,\t_V_4_reg_300_reg[12]_i_1_n_7 ,\t_V_4_reg_300_reg[12]_i_1_n_8 }),
        .S(t_V_4_reg_300_reg[15:12]));
  FDRE \t_V_4_reg_300_reg[13] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[12]_i_1_n_7 ),
        .Q(t_V_4_reg_300_reg[13]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[14] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[12]_i_1_n_6 ),
        .Q(t_V_4_reg_300_reg[14]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[15] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[12]_i_1_n_5 ),
        .Q(t_V_4_reg_300_reg[15]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[16] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[16]_i_1_n_8 ),
        .Q(t_V_4_reg_300_reg[16]),
        .R(t_V_4_reg_300));
  CARRY4 \t_V_4_reg_300_reg[16]_i_1 
       (.CI(\t_V_4_reg_300_reg[12]_i_1_n_1 ),
        .CO({\t_V_4_reg_300_reg[16]_i_1_n_1 ,\t_V_4_reg_300_reg[16]_i_1_n_2 ,\t_V_4_reg_300_reg[16]_i_1_n_3 ,\t_V_4_reg_300_reg[16]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_300_reg[16]_i_1_n_5 ,\t_V_4_reg_300_reg[16]_i_1_n_6 ,\t_V_4_reg_300_reg[16]_i_1_n_7 ,\t_V_4_reg_300_reg[16]_i_1_n_8 }),
        .S(t_V_4_reg_300_reg[19:16]));
  FDRE \t_V_4_reg_300_reg[17] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[16]_i_1_n_7 ),
        .Q(t_V_4_reg_300_reg[17]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[18] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[16]_i_1_n_6 ),
        .Q(t_V_4_reg_300_reg[18]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[19] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[16]_i_1_n_5 ),
        .Q(t_V_4_reg_300_reg[19]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[0]_i_3_n_7 ),
        .Q(t_V_4_reg_300_reg[1]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[20] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[20]_i_1_n_8 ),
        .Q(t_V_4_reg_300_reg[20]),
        .R(t_V_4_reg_300));
  CARRY4 \t_V_4_reg_300_reg[20]_i_1 
       (.CI(\t_V_4_reg_300_reg[16]_i_1_n_1 ),
        .CO({\t_V_4_reg_300_reg[20]_i_1_n_1 ,\t_V_4_reg_300_reg[20]_i_1_n_2 ,\t_V_4_reg_300_reg[20]_i_1_n_3 ,\t_V_4_reg_300_reg[20]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_300_reg[20]_i_1_n_5 ,\t_V_4_reg_300_reg[20]_i_1_n_6 ,\t_V_4_reg_300_reg[20]_i_1_n_7 ,\t_V_4_reg_300_reg[20]_i_1_n_8 }),
        .S(t_V_4_reg_300_reg[23:20]));
  FDRE \t_V_4_reg_300_reg[21] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[20]_i_1_n_7 ),
        .Q(t_V_4_reg_300_reg[21]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[22] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[20]_i_1_n_6 ),
        .Q(t_V_4_reg_300_reg[22]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[23] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[20]_i_1_n_5 ),
        .Q(t_V_4_reg_300_reg[23]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[24] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[24]_i_1_n_8 ),
        .Q(t_V_4_reg_300_reg[24]),
        .R(t_V_4_reg_300));
  CARRY4 \t_V_4_reg_300_reg[24]_i_1 
       (.CI(\t_V_4_reg_300_reg[20]_i_1_n_1 ),
        .CO({\t_V_4_reg_300_reg[24]_i_1_n_1 ,\t_V_4_reg_300_reg[24]_i_1_n_2 ,\t_V_4_reg_300_reg[24]_i_1_n_3 ,\t_V_4_reg_300_reg[24]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_300_reg[24]_i_1_n_5 ,\t_V_4_reg_300_reg[24]_i_1_n_6 ,\t_V_4_reg_300_reg[24]_i_1_n_7 ,\t_V_4_reg_300_reg[24]_i_1_n_8 }),
        .S(t_V_4_reg_300_reg[27:24]));
  FDRE \t_V_4_reg_300_reg[25] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[24]_i_1_n_7 ),
        .Q(t_V_4_reg_300_reg[25]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[26] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[24]_i_1_n_6 ),
        .Q(t_V_4_reg_300_reg[26]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[27] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[24]_i_1_n_5 ),
        .Q(t_V_4_reg_300_reg[27]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[28] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[28]_i_1_n_8 ),
        .Q(t_V_4_reg_300_reg[28]),
        .R(t_V_4_reg_300));
  CARRY4 \t_V_4_reg_300_reg[28]_i_1 
       (.CI(\t_V_4_reg_300_reg[24]_i_1_n_1 ),
        .CO({\NLW_t_V_4_reg_300_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_4_reg_300_reg[28]_i_1_n_2 ,\t_V_4_reg_300_reg[28]_i_1_n_3 ,\t_V_4_reg_300_reg[28]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_300_reg[28]_i_1_n_5 ,\t_V_4_reg_300_reg[28]_i_1_n_6 ,\t_V_4_reg_300_reg[28]_i_1_n_7 ,\t_V_4_reg_300_reg[28]_i_1_n_8 }),
        .S(t_V_4_reg_300_reg[31:28]));
  FDRE \t_V_4_reg_300_reg[29] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[28]_i_1_n_7 ),
        .Q(t_V_4_reg_300_reg[29]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[0]_i_3_n_6 ),
        .Q(t_V_4_reg_300_reg[2]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[30] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[28]_i_1_n_6 ),
        .Q(t_V_4_reg_300_reg[30]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[31] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[28]_i_1_n_5 ),
        .Q(t_V_4_reg_300_reg[31]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[0]_i_3_n_5 ),
        .Q(t_V_4_reg_300_reg[3]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[4]_i_1_n_8 ),
        .Q(t_V_4_reg_300_reg[4]),
        .R(t_V_4_reg_300));
  CARRY4 \t_V_4_reg_300_reg[4]_i_1 
       (.CI(\t_V_4_reg_300_reg[0]_i_3_n_1 ),
        .CO({\t_V_4_reg_300_reg[4]_i_1_n_1 ,\t_V_4_reg_300_reg[4]_i_1_n_2 ,\t_V_4_reg_300_reg[4]_i_1_n_3 ,\t_V_4_reg_300_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_300_reg[4]_i_1_n_5 ,\t_V_4_reg_300_reg[4]_i_1_n_6 ,\t_V_4_reg_300_reg[4]_i_1_n_7 ,\t_V_4_reg_300_reg[4]_i_1_n_8 }),
        .S(t_V_4_reg_300_reg[7:4]));
  FDRE \t_V_4_reg_300_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[4]_i_1_n_7 ),
        .Q(t_V_4_reg_300_reg[5]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[4]_i_1_n_6 ),
        .Q(t_V_4_reg_300_reg[6]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[4]_i_1_n_5 ),
        .Q(t_V_4_reg_300_reg[7]),
        .R(t_V_4_reg_300));
  FDRE \t_V_4_reg_300_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[8]_i_1_n_8 ),
        .Q(t_V_4_reg_300_reg[8]),
        .R(t_V_4_reg_300));
  CARRY4 \t_V_4_reg_300_reg[8]_i_1 
       (.CI(\t_V_4_reg_300_reg[4]_i_1_n_1 ),
        .CO({\t_V_4_reg_300_reg[8]_i_1_n_1 ,\t_V_4_reg_300_reg[8]_i_1_n_2 ,\t_V_4_reg_300_reg[8]_i_1_n_3 ,\t_V_4_reg_300_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_300_reg[8]_i_1_n_5 ,\t_V_4_reg_300_reg[8]_i_1_n_6 ,\t_V_4_reg_300_reg[8]_i_1_n_7 ,\t_V_4_reg_300_reg[8]_i_1_n_8 }),
        .S(t_V_4_reg_300_reg[11:8]));
  FDRE \t_V_4_reg_300_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1760),
        .D(\t_V_4_reg_300_reg[8]_i_1_n_7 ),
        .Q(t_V_4_reg_300_reg[9]),
        .R(t_V_4_reg_300));
  FDRE \t_V_reg_267_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[0]),
        .Q(t_V_reg_267[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[10]),
        .Q(t_V_reg_267[10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[11]),
        .Q(t_V_reg_267[11]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[12]),
        .Q(t_V_reg_267[12]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[13]),
        .Q(t_V_reg_267[13]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[14]),
        .Q(t_V_reg_267[14]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[15]),
        .Q(t_V_reg_267[15]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[16]),
        .Q(t_V_reg_267[16]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[17]),
        .Q(t_V_reg_267[17]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[18]),
        .Q(t_V_reg_267[18]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[19]),
        .Q(t_V_reg_267[19]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[1]),
        .Q(t_V_reg_267[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[20]),
        .Q(t_V_reg_267[20]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[21]),
        .Q(t_V_reg_267[21]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[22]),
        .Q(t_V_reg_267[22]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[23]),
        .Q(t_V_reg_267[23]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[24]),
        .Q(t_V_reg_267[24]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[25]),
        .Q(t_V_reg_267[25]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[26]),
        .Q(t_V_reg_267[26]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[27]),
        .Q(t_V_reg_267[27]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[28]),
        .Q(t_V_reg_267[28]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[29]),
        .Q(t_V_reg_267[29]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[2]),
        .Q(t_V_reg_267[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[30]),
        .Q(t_V_reg_267[30]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[31]),
        .Q(t_V_reg_267[31]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[3]),
        .Q(t_V_reg_267[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[4]),
        .Q(t_V_reg_267[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[5]),
        .Q(t_V_reg_267[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[6]),
        .Q(t_V_reg_267[6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[7]),
        .Q(t_V_reg_267[7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[8]),
        .Q(t_V_reg_267[8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_267_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_503[9]),
        .Q(t_V_reg_267[9]),
        .R(ap_CS_fsm_state3));
  FDRE \tmp_1_reg_526_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(p_0_in[0]),
        .Q(\tmp_1_reg_526_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_1_reg_526_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(p_0_in[1]),
        .Q(\tmp_1_reg_526_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_1_reg_526_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(p_0_in[2]),
        .Q(\tmp_1_reg_526_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_1_reg_526_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(p_0_in[3]),
        .Q(\tmp_1_reg_526_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_1_reg_526_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(p_0_in[4]),
        .Q(\tmp_1_reg_526_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_1_reg_526_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(p_0_in[5]),
        .Q(\tmp_1_reg_526_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_1_reg_526_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(p_0_in[6]),
        .Q(\tmp_1_reg_526_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_1_reg_526_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(p_0_in[7]),
        .Q(\tmp_1_reg_526_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \tmp_2_reg_531_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_79),
        .Q(\tmp_2_reg_531_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_2_reg_531_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_78),
        .Q(\tmp_2_reg_531_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_2_reg_531_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_77),
        .Q(\tmp_2_reg_531_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_2_reg_531_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_76),
        .Q(\tmp_2_reg_531_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_2_reg_531_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_75),
        .Q(\tmp_2_reg_531_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_2_reg_531_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_74),
        .Q(\tmp_2_reg_531_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_2_reg_531_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_73),
        .Q(\tmp_2_reg_531_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_2_reg_531_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_72),
        .Q(\tmp_2_reg_531_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_29),
        .Q(tmp_data_V_reg_479[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .Q(tmp_data_V_reg_479[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .Q(tmp_data_V_reg_479[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .Q(tmp_data_V_reg_479[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .Q(tmp_data_V_reg_479[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .Q(tmp_data_V_reg_479[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .Q(tmp_data_V_reg_479[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .Q(tmp_data_V_reg_479[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .Q(tmp_data_V_reg_479[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .Q(tmp_data_V_reg_479[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .Q(tmp_data_V_reg_479[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_28),
        .Q(tmp_data_V_reg_479[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .Q(tmp_data_V_reg_479[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .Q(tmp_data_V_reg_479[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .Q(tmp_data_V_reg_479[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .Q(tmp_data_V_reg_479[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_27),
        .Q(tmp_data_V_reg_479[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_26),
        .Q(tmp_data_V_reg_479[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_25),
        .Q(tmp_data_V_reg_479[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_24),
        .Q(tmp_data_V_reg_479[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_23),
        .Q(tmp_data_V_reg_479[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .Q(tmp_data_V_reg_479[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_21),
        .Q(tmp_data_V_reg_479[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_479_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .Q(tmp_data_V_reg_479[9]),
        .R(1'b0));
  FDRE \tmp_last_V_reg_487_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm215_out),
        .D(video_in_TLAST_int),
        .Q(tmp_last_V_reg_487),
        .R(1'b0));
  FDRE \tmp_reg_521_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_63),
        .Q(\tmp_reg_521_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_reg_521_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_62),
        .Q(\tmp_reg_521_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_reg_521_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_61),
        .Q(\tmp_reg_521_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_reg_521_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_60),
        .Q(\tmp_reg_521_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_reg_521_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_59),
        .Q(\tmp_reg_521_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_reg_521_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_58),
        .Q(\tmp_reg_521_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_reg_521_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_57),
        .Q(\tmp_reg_521_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_reg_521_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_140),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_56),
        .Q(\tmp_reg_521_reg[7]_0 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_proc
   (start_once_reg,
    SS,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input [0:0]SS;
  input start_once_reg_reg_0;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor
   (CO,
    start_once_reg,
    Q,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    CvtColor_U0_p_src_cols_V_read,
    ce,
    SS,
    ap_clk,
    ap_rst_n,
    img_3_cols_V_c17_empty_n,
    img_3_rows_V_c16_empty_n,
    \ap_CS_fsm_reg[0]_0 ,
    start_for_CvtColor_U0_empty_n,
    start_for_Mat2AXIvideo_U0_full_n,
    img_4_data_stream_0_full_n,
    img_3_data_stream_0_empty_n,
    img_4_data_stream_1_full_n,
    img_4_data_stream_2_full_n,
    D,
    \p_src_rows_V_read_reg_239_reg[8]_0 );
  output [0:0]CO;
  output start_once_reg;
  output [1:0]Q;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output CvtColor_U0_p_src_cols_V_read;
  output ce;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input img_3_cols_V_c17_empty_n;
  input img_3_rows_V_c16_empty_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input start_for_CvtColor_U0_empty_n;
  input start_for_Mat2AXIvideo_U0_full_n;
  input img_4_data_stream_0_full_n;
  input img_3_data_stream_0_empty_n;
  input img_4_data_stream_1_full_n;
  input img_4_data_stream_2_full_n;
  input [1:0]D;
  input [3:0]\p_src_rows_V_read_reg_239_reg[8]_0 ;

  wire [0:0]CO;
  wire CvtColor_U0_p_src_cols_V_read;
  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[3]_i_2__2_n_1 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm3_carry_i_1_n_1;
  wire ap_NS_fsm3_carry_i_2_n_1;
  wire ap_NS_fsm3_carry_i_3_n_1;
  wire ap_NS_fsm3_carry_i_4_n_1;
  wire ap_NS_fsm3_carry_n_4;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_1;
  wire ap_enable_reg_pp0_iter1_reg_n_1;
  wire ap_rst_n;
  wire ce;
  wire i_0_i_reg_182;
  wire \i_0_i_reg_182_reg_n_1_[0] ;
  wire \i_0_i_reg_182_reg_n_1_[1] ;
  wire \i_0_i_reg_182_reg_n_1_[2] ;
  wire \i_0_i_reg_182_reg_n_1_[3] ;
  wire \i_0_i_reg_182_reg_n_1_[4] ;
  wire \i_0_i_reg_182_reg_n_1_[5] ;
  wire \i_0_i_reg_182_reg_n_1_[6] ;
  wire \i_0_i_reg_182_reg_n_1_[7] ;
  wire \i_0_i_reg_182_reg_n_1_[8] ;
  wire [8:0]i_fu_213_p2;
  wire [8:0]i_reg_248;
  wire \i_reg_248[8]_i_2_n_1 ;
  wire icmp_ln1967_fu_208_p20_carry_i_1_n_1;
  wire icmp_ln1967_fu_208_p20_carry_i_2_n_1;
  wire icmp_ln1967_fu_208_p20_carry_i_3_n_1;
  wire icmp_ln1967_fu_208_p20_carry_i_4_n_1;
  wire icmp_ln1967_fu_208_p20_carry_i_5_n_1;
  wire icmp_ln1967_fu_208_p20_carry_i_6_n_1;
  wire icmp_ln1967_fu_208_p20_carry_n_3;
  wire icmp_ln1967_fu_208_p20_carry_n_4;
  wire icmp_ln1968_fu_223_p2;
  wire icmp_ln1968_reg_253;
  wire icmp_ln1968_reg_2530;
  wire \icmp_ln1968_reg_253[0]_i_1_n_1 ;
  wire img_3_cols_V_c17_empty_n;
  wire img_3_data_stream_0_empty_n;
  wire img_3_rows_V_c16_empty_n;
  wire img_4_data_stream_0_full_n;
  wire img_4_data_stream_1_full_n;
  wire img_4_data_stream_2_full_n;
  wire internal_empty_n_reg;
  wire j_0_i_reg_193;
  wire j_0_i_reg_1930;
  wire \j_0_i_reg_193[0]_i_1_n_1 ;
  wire \j_0_i_reg_193[9]_i_4_n_1 ;
  wire [9:0]j_0_i_reg_193_reg;
  wire [9:1]j_fu_228_p2;
  wire [9:7]p_src_cols_V_read_reg_234;
  wire [8:5]p_src_rows_V_read_reg_239;
  wire [3:0]\p_src_rows_V_read_reg_239_reg[8]_0 ;
  wire start_for_CvtColor_U0_empty_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_1;
  wire [3:2]NLW_ap_NS_fsm3_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm3_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln1967_fu_208_p20_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1967_fu_208_p20_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(icmp_ln1968_reg_253),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ce));
  LUT6 #(
    .INIT(64'h4FFFFFFF44444444)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(CO),
        .I1(Q[1]),
        .I2(img_3_cols_V_c17_empty_n),
        .I3(img_3_rows_V_c16_empty_n),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_CS_fsm_state5),
        .I1(CvtColor_U0_p_src_cols_V_read),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I4(icmp_ln1968_fu_223_p2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I3(icmp_ln1968_fu_223_p2),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(icmp_ln1968_reg_253),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(img_4_data_stream_0_full_n),
        .I3(img_3_data_stream_0_empty_n),
        .I4(img_4_data_stream_1_full_n),
        .I5(img_4_data_stream_2_full_n),
        .O(\ap_CS_fsm[3]_i_2__2_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  CARRY4 ap_NS_fsm3_carry
       (.CI(1'b0),
        .CO({NLW_ap_NS_fsm3_carry_CO_UNCONNECTED[3:2],icmp_ln1968_fu_223_p2,ap_NS_fsm3_carry_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ap_NS_fsm3_carry_i_1_n_1,ap_NS_fsm3_carry_i_2_n_1}),
        .O(NLW_ap_NS_fsm3_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ap_NS_fsm3_carry_i_3_n_1,ap_NS_fsm3_carry_i_4_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    ap_NS_fsm3_carry_i_1
       (.I0(p_src_cols_V_read_reg_234[9]),
        .I1(j_0_i_reg_193_reg[9]),
        .O(ap_NS_fsm3_carry_i_1_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    ap_NS_fsm3_carry_i_2
       (.I0(p_src_cols_V_read_reg_234[7]),
        .I1(j_0_i_reg_193_reg[7]),
        .O(ap_NS_fsm3_carry_i_2_n_1));
  LUT3 #(
    .INIT(8'h09)) 
    ap_NS_fsm3_carry_i_3
       (.I0(p_src_cols_V_read_reg_234[9]),
        .I1(j_0_i_reg_193_reg[9]),
        .I2(j_0_i_reg_193_reg[8]),
        .O(ap_NS_fsm3_carry_i_3_n_1));
  LUT3 #(
    .INIT(8'h09)) 
    ap_NS_fsm3_carry_i_4
       (.I0(p_src_cols_V_read_reg_234[7]),
        .I1(j_0_i_reg_193_reg[7]),
        .I2(j_0_i_reg_193_reg[6]),
        .O(ap_NS_fsm3_carry_i_4_n_1));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(icmp_ln1968_reg_2530),
        .I1(icmp_ln1968_fu_223_p2),
        .I2(ap_rst_n),
        .I3(Q[1]),
        .I4(CO),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_1));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .O(icmp_ln1968_reg_2530));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_1),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5C0C000050000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(ap_rst_n),
        .I5(icmp_ln1968_fu_223_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(CO),
        .I1(Q[1]),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_1),
        .Q(ap_enable_reg_pp0_iter1_reg_n_1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_0_i_reg_182[8]_i_1 
       (.I0(CvtColor_U0_p_src_cols_V_read),
        .I1(ap_CS_fsm_state5),
        .O(i_0_i_reg_182));
  FDRE \i_0_i_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_248[0]),
        .Q(\i_0_i_reg_182_reg_n_1_[0] ),
        .R(i_0_i_reg_182));
  FDRE \i_0_i_reg_182_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_248[1]),
        .Q(\i_0_i_reg_182_reg_n_1_[1] ),
        .R(i_0_i_reg_182));
  FDRE \i_0_i_reg_182_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_248[2]),
        .Q(\i_0_i_reg_182_reg_n_1_[2] ),
        .R(i_0_i_reg_182));
  FDRE \i_0_i_reg_182_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_248[3]),
        .Q(\i_0_i_reg_182_reg_n_1_[3] ),
        .R(i_0_i_reg_182));
  FDRE \i_0_i_reg_182_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_248[4]),
        .Q(\i_0_i_reg_182_reg_n_1_[4] ),
        .R(i_0_i_reg_182));
  FDRE \i_0_i_reg_182_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_248[5]),
        .Q(\i_0_i_reg_182_reg_n_1_[5] ),
        .R(i_0_i_reg_182));
  FDRE \i_0_i_reg_182_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_248[6]),
        .Q(\i_0_i_reg_182_reg_n_1_[6] ),
        .R(i_0_i_reg_182));
  FDRE \i_0_i_reg_182_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_248[7]),
        .Q(\i_0_i_reg_182_reg_n_1_[7] ),
        .R(i_0_i_reg_182));
  FDRE \i_0_i_reg_182_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_248[8]),
        .Q(\i_0_i_reg_182_reg_n_1_[8] ),
        .R(i_0_i_reg_182));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_248[0]_i_1 
       (.I0(\i_0_i_reg_182_reg_n_1_[0] ),
        .O(i_fu_213_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_248[1]_i_1 
       (.I0(\i_0_i_reg_182_reg_n_1_[0] ),
        .I1(\i_0_i_reg_182_reg_n_1_[1] ),
        .O(i_fu_213_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_248[2]_i_1 
       (.I0(\i_0_i_reg_182_reg_n_1_[2] ),
        .I1(\i_0_i_reg_182_reg_n_1_[1] ),
        .I2(\i_0_i_reg_182_reg_n_1_[0] ),
        .O(i_fu_213_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_248[3]_i_1 
       (.I0(\i_0_i_reg_182_reg_n_1_[3] ),
        .I1(\i_0_i_reg_182_reg_n_1_[0] ),
        .I2(\i_0_i_reg_182_reg_n_1_[1] ),
        .I3(\i_0_i_reg_182_reg_n_1_[2] ),
        .O(i_fu_213_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_248[4]_i_1 
       (.I0(\i_0_i_reg_182_reg_n_1_[4] ),
        .I1(\i_0_i_reg_182_reg_n_1_[2] ),
        .I2(\i_0_i_reg_182_reg_n_1_[1] ),
        .I3(\i_0_i_reg_182_reg_n_1_[0] ),
        .I4(\i_0_i_reg_182_reg_n_1_[3] ),
        .O(i_fu_213_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_248[5]_i_1 
       (.I0(\i_0_i_reg_182_reg_n_1_[5] ),
        .I1(\i_0_i_reg_182_reg_n_1_[3] ),
        .I2(\i_0_i_reg_182_reg_n_1_[0] ),
        .I3(\i_0_i_reg_182_reg_n_1_[1] ),
        .I4(\i_0_i_reg_182_reg_n_1_[2] ),
        .I5(\i_0_i_reg_182_reg_n_1_[4] ),
        .O(i_fu_213_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_248[6]_i_1 
       (.I0(\i_0_i_reg_182_reg_n_1_[6] ),
        .I1(\i_reg_248[8]_i_2_n_1 ),
        .O(i_fu_213_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_248[7]_i_1 
       (.I0(\i_0_i_reg_182_reg_n_1_[7] ),
        .I1(\i_reg_248[8]_i_2_n_1 ),
        .I2(\i_0_i_reg_182_reg_n_1_[6] ),
        .O(i_fu_213_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_248[8]_i_1 
       (.I0(\i_0_i_reg_182_reg_n_1_[8] ),
        .I1(\i_0_i_reg_182_reg_n_1_[6] ),
        .I2(\i_reg_248[8]_i_2_n_1 ),
        .I3(\i_0_i_reg_182_reg_n_1_[7] ),
        .O(i_fu_213_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_248[8]_i_2 
       (.I0(\i_0_i_reg_182_reg_n_1_[5] ),
        .I1(\i_0_i_reg_182_reg_n_1_[3] ),
        .I2(\i_0_i_reg_182_reg_n_1_[0] ),
        .I3(\i_0_i_reg_182_reg_n_1_[1] ),
        .I4(\i_0_i_reg_182_reg_n_1_[2] ),
        .I5(\i_0_i_reg_182_reg_n_1_[4] ),
        .O(\i_reg_248[8]_i_2_n_1 ));
  FDRE \i_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_213_p2[0]),
        .Q(i_reg_248[0]),
        .R(1'b0));
  FDRE \i_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_213_p2[1]),
        .Q(i_reg_248[1]),
        .R(1'b0));
  FDRE \i_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_213_p2[2]),
        .Q(i_reg_248[2]),
        .R(1'b0));
  FDRE \i_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_213_p2[3]),
        .Q(i_reg_248[3]),
        .R(1'b0));
  FDRE \i_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_213_p2[4]),
        .Q(i_reg_248[4]),
        .R(1'b0));
  FDRE \i_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_213_p2[5]),
        .Q(i_reg_248[5]),
        .R(1'b0));
  FDRE \i_reg_248_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_213_p2[6]),
        .Q(i_reg_248[6]),
        .R(1'b0));
  FDRE \i_reg_248_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_213_p2[7]),
        .Q(i_reg_248[7]),
        .R(1'b0));
  FDRE \i_reg_248_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_213_p2[8]),
        .Q(i_reg_248[8]),
        .R(1'b0));
  CARRY4 icmp_ln1967_fu_208_p20_carry
       (.CI(1'b0),
        .CO({NLW_icmp_ln1967_fu_208_p20_carry_CO_UNCONNECTED[3],CO,icmp_ln1967_fu_208_p20_carry_n_3,icmp_ln1967_fu_208_p20_carry_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln1967_fu_208_p20_carry_i_1_n_1,icmp_ln1967_fu_208_p20_carry_i_2_n_1,icmp_ln1967_fu_208_p20_carry_i_3_n_1}),
        .O(NLW_icmp_ln1967_fu_208_p20_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln1967_fu_208_p20_carry_i_4_n_1,icmp_ln1967_fu_208_p20_carry_i_5_n_1,icmp_ln1967_fu_208_p20_carry_i_6_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1967_fu_208_p20_carry_i_1
       (.I0(p_src_rows_V_read_reg_239[8]),
        .I1(\i_0_i_reg_182_reg_n_1_[8] ),
        .O(icmp_ln1967_fu_208_p20_carry_i_1_n_1));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1967_fu_208_p20_carry_i_2
       (.I0(p_src_rows_V_read_reg_239[7]),
        .I1(\i_0_i_reg_182_reg_n_1_[7] ),
        .I2(p_src_rows_V_read_reg_239[6]),
        .I3(\i_0_i_reg_182_reg_n_1_[6] ),
        .O(icmp_ln1967_fu_208_p20_carry_i_2_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1967_fu_208_p20_carry_i_3
       (.I0(p_src_rows_V_read_reg_239[5]),
        .I1(\i_0_i_reg_182_reg_n_1_[5] ),
        .O(icmp_ln1967_fu_208_p20_carry_i_3_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1967_fu_208_p20_carry_i_4
       (.I0(p_src_rows_V_read_reg_239[8]),
        .I1(\i_0_i_reg_182_reg_n_1_[8] ),
        .O(icmp_ln1967_fu_208_p20_carry_i_4_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1967_fu_208_p20_carry_i_5
       (.I0(\i_0_i_reg_182_reg_n_1_[7] ),
        .I1(p_src_rows_V_read_reg_239[7]),
        .I2(\i_0_i_reg_182_reg_n_1_[6] ),
        .I3(p_src_rows_V_read_reg_239[6]),
        .O(icmp_ln1967_fu_208_p20_carry_i_5_n_1));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln1967_fu_208_p20_carry_i_6
       (.I0(\i_0_i_reg_182_reg_n_1_[5] ),
        .I1(p_src_rows_V_read_reg_239[5]),
        .I2(\i_0_i_reg_182_reg_n_1_[4] ),
        .O(icmp_ln1967_fu_208_p20_carry_i_6_n_1));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1968_reg_253[0]_i_1 
       (.I0(icmp_ln1968_fu_223_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I3(icmp_ln1968_reg_253),
        .O(\icmp_ln1968_reg_253[0]_i_1_n_1 ));
  FDRE \icmp_ln1968_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1968_reg_253[0]_i_1_n_1 ),
        .Q(icmp_ln1968_reg_253),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2__3
       (.I0(Q[1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h20)) 
    internal_full_n_i_2__3
       (.I0(start_for_CvtColor_U0_empty_n),
        .I1(CO),
        .I2(Q[1]),
        .O(internal_empty_n_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \j_0_i_reg_193[0]_i_1 
       (.I0(j_0_i_reg_193_reg[0]),
        .O(\j_0_i_reg_193[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_0_i_reg_193[1]_i_1 
       (.I0(j_0_i_reg_193_reg[1]),
        .I1(j_0_i_reg_193_reg[0]),
        .O(j_fu_228_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_0_i_reg_193[2]_i_1 
       (.I0(j_0_i_reg_193_reg[2]),
        .I1(j_0_i_reg_193_reg[0]),
        .I2(j_0_i_reg_193_reg[1]),
        .O(j_fu_228_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_0_i_reg_193[3]_i_1 
       (.I0(j_0_i_reg_193_reg[3]),
        .I1(j_0_i_reg_193_reg[1]),
        .I2(j_0_i_reg_193_reg[0]),
        .I3(j_0_i_reg_193_reg[2]),
        .O(j_fu_228_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_0_i_reg_193[4]_i_1 
       (.I0(j_0_i_reg_193_reg[4]),
        .I1(j_0_i_reg_193_reg[2]),
        .I2(j_0_i_reg_193_reg[0]),
        .I3(j_0_i_reg_193_reg[1]),
        .I4(j_0_i_reg_193_reg[3]),
        .O(j_fu_228_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_0_i_reg_193[5]_i_1 
       (.I0(j_0_i_reg_193_reg[5]),
        .I1(j_0_i_reg_193_reg[3]),
        .I2(j_0_i_reg_193_reg[1]),
        .I3(j_0_i_reg_193_reg[0]),
        .I4(j_0_i_reg_193_reg[2]),
        .I5(j_0_i_reg_193_reg[4]),
        .O(j_fu_228_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_0_i_reg_193[6]_i_1 
       (.I0(j_0_i_reg_193_reg[6]),
        .I1(\j_0_i_reg_193[9]_i_4_n_1 ),
        .O(j_fu_228_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_0_i_reg_193[7]_i_1 
       (.I0(j_0_i_reg_193_reg[7]),
        .I1(\j_0_i_reg_193[9]_i_4_n_1 ),
        .I2(j_0_i_reg_193_reg[6]),
        .O(j_fu_228_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_0_i_reg_193[8]_i_1 
       (.I0(j_0_i_reg_193_reg[8]),
        .I1(j_0_i_reg_193_reg[6]),
        .I2(\j_0_i_reg_193[9]_i_4_n_1 ),
        .I3(j_0_i_reg_193_reg[7]),
        .O(j_fu_228_p2[8]));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \j_0_i_reg_193[9]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln1968_fu_223_p2),
        .I4(Q[1]),
        .I5(CO),
        .O(j_0_i_reg_193));
  LUT4 #(
    .INIT(16'h4000)) 
    \j_0_i_reg_193[9]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln1968_fu_223_p2),
        .O(j_0_i_reg_1930));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_0_i_reg_193[9]_i_3 
       (.I0(j_0_i_reg_193_reg[9]),
        .I1(j_0_i_reg_193_reg[7]),
        .I2(\j_0_i_reg_193[9]_i_4_n_1 ),
        .I3(j_0_i_reg_193_reg[6]),
        .I4(j_0_i_reg_193_reg[8]),
        .O(j_fu_228_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_0_i_reg_193[9]_i_4 
       (.I0(j_0_i_reg_193_reg[5]),
        .I1(j_0_i_reg_193_reg[3]),
        .I2(j_0_i_reg_193_reg[1]),
        .I3(j_0_i_reg_193_reg[0]),
        .I4(j_0_i_reg_193_reg[2]),
        .I5(j_0_i_reg_193_reg[4]),
        .O(\j_0_i_reg_193[9]_i_4_n_1 ));
  FDRE \j_0_i_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(j_0_i_reg_1930),
        .D(\j_0_i_reg_193[0]_i_1_n_1 ),
        .Q(j_0_i_reg_193_reg[0]),
        .R(j_0_i_reg_193));
  FDRE \j_0_i_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(j_0_i_reg_1930),
        .D(j_fu_228_p2[1]),
        .Q(j_0_i_reg_193_reg[1]),
        .R(j_0_i_reg_193));
  FDRE \j_0_i_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(j_0_i_reg_1930),
        .D(j_fu_228_p2[2]),
        .Q(j_0_i_reg_193_reg[2]),
        .R(j_0_i_reg_193));
  FDRE \j_0_i_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(j_0_i_reg_1930),
        .D(j_fu_228_p2[3]),
        .Q(j_0_i_reg_193_reg[3]),
        .R(j_0_i_reg_193));
  FDRE \j_0_i_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(j_0_i_reg_1930),
        .D(j_fu_228_p2[4]),
        .Q(j_0_i_reg_193_reg[4]),
        .R(j_0_i_reg_193));
  FDRE \j_0_i_reg_193_reg[5] 
       (.C(ap_clk),
        .CE(j_0_i_reg_1930),
        .D(j_fu_228_p2[5]),
        .Q(j_0_i_reg_193_reg[5]),
        .R(j_0_i_reg_193));
  FDRE \j_0_i_reg_193_reg[6] 
       (.C(ap_clk),
        .CE(j_0_i_reg_1930),
        .D(j_fu_228_p2[6]),
        .Q(j_0_i_reg_193_reg[6]),
        .R(j_0_i_reg_193));
  FDRE \j_0_i_reg_193_reg[7] 
       (.C(ap_clk),
        .CE(j_0_i_reg_1930),
        .D(j_fu_228_p2[7]),
        .Q(j_0_i_reg_193_reg[7]),
        .R(j_0_i_reg_193));
  FDRE \j_0_i_reg_193_reg[8] 
       (.C(ap_clk),
        .CE(j_0_i_reg_1930),
        .D(j_fu_228_p2[8]),
        .Q(j_0_i_reg_193_reg[8]),
        .R(j_0_i_reg_193));
  FDRE \j_0_i_reg_193_reg[9] 
       (.C(ap_clk),
        .CE(j_0_i_reg_1930),
        .D(j_fu_228_p2[9]),
        .Q(j_0_i_reg_193_reg[9]),
        .R(j_0_i_reg_193));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \p_src_cols_V_read_reg_234[9]_i_1 
       (.I0(Q[0]),
        .I1(start_for_CvtColor_U0_empty_n),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(img_3_rows_V_c16_empty_n),
        .I5(img_3_cols_V_c17_empty_n),
        .O(CvtColor_U0_p_src_cols_V_read));
  FDRE \p_src_cols_V_read_reg_234_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(D[0]),
        .Q(p_src_cols_V_read_reg_234[7]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_234_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(D[1]),
        .Q(p_src_cols_V_read_reg_234[9]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_239_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\p_src_rows_V_read_reg_239_reg[8]_0 [0]),
        .Q(p_src_rows_V_read_reg_239[5]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_239_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\p_src_rows_V_read_reg_239_reg[8]_0 [1]),
        .Q(p_src_rows_V_read_reg_239[6]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_239_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\p_src_rows_V_read_reg_239_reg[8]_0 [2]),
        .Q(p_src_rows_V_read_reg_239[7]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_239_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\p_src_rows_V_read_reg_239_reg[8]_0 [3]),
        .Q(p_src_rows_V_read_reg_239[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hBBB0B0B0)) 
    start_once_reg_i_1__2
       (.I0(CO),
        .I1(Q[1]),
        .I2(start_once_reg),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .I4(start_for_CvtColor_U0_empty_n),
        .O(start_once_reg_i_1__2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_1),
        .Q(start_once_reg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor_1
   (CO,
    start_once_reg,
    Q,
    D,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    E,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    ce,
    \ap_CS_fsm_reg[2]_0 ,
    \p_Val2_7_reg_402_reg[7]_0 ,
    ap_clk,
    B,
    p,
    p_0,
    SS,
    ap_rst_n,
    ce_0,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[0]_2 ,
    img_0_cols_V_c15_empty_n,
    img_0_rows_V_c14_empty_n,
    start_for_CvtColor_1_U0_empty_n,
    start_for_GaussianBlur_U0_full_n,
    img_1_data_stream_0_full_n,
    img_0_data_stream_0_empty_n,
    img_0_data_stream_2_empty_n,
    img_0_data_stream_1_empty_n);
  output [0:0]CO;
  output start_once_reg;
  output [1:0]Q;
  output [0:0]D;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[0]_1 ;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output ce;
  output \ap_CS_fsm_reg[2]_0 ;
  output [7:0]\p_Val2_7_reg_402_reg[7]_0 ;
  input ap_clk;
  input [7:0]B;
  input [7:0]p;
  input [7:0]p_0;
  input [0:0]SS;
  input ap_rst_n;
  input ce_0;
  input [1:0]\mOutPtr_reg[1] ;
  input [1:0]\mOutPtr_reg[1]_0 ;
  input [1:0]\mOutPtr_reg[1]_1 ;
  input \mOutPtr_reg[0] ;
  input \ap_CS_fsm_reg[0]_2 ;
  input img_0_cols_V_c15_empty_n;
  input img_0_rows_V_c14_empty_n;
  input start_for_CvtColor_1_U0_empty_n;
  input start_for_GaussianBlur_U0_full_n;
  input img_1_data_stream_0_full_n;
  input img_0_data_stream_0_empty_n;
  input img_0_data_stream_2_empty_n;
  input img_0_data_stream_1_empty_n;

  wire [7:0]B;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG[0][1]_i_2_n_1 ;
  wire \SRL_SIG[0][3]_i_2_n_1 ;
  wire \SRL_SIG[0][3]_i_3_n_1 ;
  wire \SRL_SIG[0][7]_i_4_n_1 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[3]_i_2_n_1 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[0]_2 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm5_carry_i_1_n_1;
  wire ap_NS_fsm5_carry_i_2_n_1;
  wire ap_NS_fsm5_carry_i_3_n_1;
  wire ap_NS_fsm5_carry_i_4_n_1;
  wire ap_NS_fsm5_carry_n_4;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_1;
  wire ap_enable_reg_pp0_iter1_i_1_n_1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_n_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_1;
  wire ap_enable_reg_pp0_iter4_i_1_n_1;
  wire ap_enable_reg_pp0_iter4_reg_n_1;
  wire ap_rst_n;
  wire ce;
  wire ce_0;
  wire filter_mac_muladdcud_U21_n_1;
  wire filter_mac_muladdcud_U21_n_10;
  wire filter_mac_muladdcud_U21_n_11;
  wire filter_mac_muladdcud_U21_n_12;
  wire filter_mac_muladdcud_U21_n_13;
  wire filter_mac_muladdcud_U21_n_14;
  wire filter_mac_muladdcud_U21_n_15;
  wire filter_mac_muladdcud_U21_n_16;
  wire filter_mac_muladdcud_U21_n_17;
  wire filter_mac_muladdcud_U21_n_18;
  wire filter_mac_muladdcud_U21_n_19;
  wire filter_mac_muladdcud_U21_n_2;
  wire filter_mac_muladdcud_U21_n_20;
  wire filter_mac_muladdcud_U21_n_21;
  wire filter_mac_muladdcud_U21_n_22;
  wire filter_mac_muladdcud_U21_n_23;
  wire filter_mac_muladdcud_U21_n_24;
  wire filter_mac_muladdcud_U21_n_25;
  wire filter_mac_muladdcud_U21_n_26;
  wire filter_mac_muladdcud_U21_n_27;
  wire filter_mac_muladdcud_U21_n_28;
  wire filter_mac_muladdcud_U21_n_29;
  wire filter_mac_muladdcud_U21_n_3;
  wire filter_mac_muladdcud_U21_n_4;
  wire filter_mac_muladdcud_U21_n_5;
  wire filter_mac_muladdcud_U21_n_6;
  wire filter_mac_muladdcud_U21_n_7;
  wire filter_mac_muladdcud_U21_n_8;
  wire filter_mac_muladdcud_U21_n_9;
  wire filter_mac_muladddEe_U22_n_1;
  wire filter_mac_muladddEe_U22_n_12;
  wire filter_mac_muladddEe_U22_n_13;
  wire filter_mac_muladddEe_U22_n_14;
  wire filter_mac_muladddEe_U22_n_2;
  wire filter_mac_muladddEe_U22_n_3;
  wire filter_mac_muladddEe_U22_n_4;
  wire filter_mac_muladddEe_U22_n_5;
  wire filter_mac_muladddEe_U22_n_6;
  wire filter_mac_muladddEe_U22_n_7;
  wire filter_mac_muladddEe_U22_n_8;
  wire filter_mac_muladddEe_U22_n_9;
  wire i_0_i_reg_201;
  wire \i_0_i_reg_201_reg_n_1_[0] ;
  wire \i_0_i_reg_201_reg_n_1_[1] ;
  wire \i_0_i_reg_201_reg_n_1_[2] ;
  wire \i_0_i_reg_201_reg_n_1_[3] ;
  wire \i_0_i_reg_201_reg_n_1_[4] ;
  wire \i_0_i_reg_201_reg_n_1_[5] ;
  wire \i_0_i_reg_201_reg_n_1_[6] ;
  wire \i_0_i_reg_201_reg_n_1_[7] ;
  wire \i_0_i_reg_201_reg_n_1_[8] ;
  wire [8:0]i_fu_232_p2;
  wire [8:0]i_reg_363;
  wire \i_reg_363[8]_i_2_n_1 ;
  wire icmp_ln1967_fu_227_p20_carry_i_1_n_1;
  wire icmp_ln1967_fu_227_p20_carry_i_2_n_1;
  wire icmp_ln1967_fu_227_p20_carry_i_3_n_1;
  wire icmp_ln1967_fu_227_p20_carry_i_4_n_1;
  wire icmp_ln1967_fu_227_p20_carry_i_5_n_1;
  wire icmp_ln1967_fu_227_p20_carry_n_3;
  wire icmp_ln1967_fu_227_p20_carry_n_4;
  wire icmp_ln1968_fu_242_p2;
  wire icmp_ln1968_reg_368;
  wire icmp_ln1968_reg_3680;
  wire \icmp_ln1968_reg_368[0]_i_1_n_1 ;
  wire icmp_ln1968_reg_368_pp0_iter1_reg;
  wire \icmp_ln1968_reg_368_pp0_iter1_reg[0]_i_1_n_1 ;
  wire icmp_ln1968_reg_368_pp0_iter2_reg;
  wire \icmp_ln1968_reg_368_pp0_iter2_reg[0]_i_1_n_1 ;
  wire icmp_ln1968_reg_368_pp0_iter3_reg;
  wire \icmp_ln1968_reg_368_pp0_iter3_reg[0]_i_1_n_1 ;
  wire img_0_cols_V_c15_empty_n;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_2_empty_n;
  wire img_0_rows_V_c14_empty_n;
  wire img_1_data_stream_0_full_n;
  wire internal_empty_n_reg;
  wire j_0_i_reg_212;
  wire j_0_i_reg_2120;
  wire \j_0_i_reg_212[9]_i_4_n_1 ;
  wire [9:6]j_0_i_reg_212_reg;
  wire \j_0_i_reg_212_reg_n_1_[0] ;
  wire \j_0_i_reg_212_reg_n_1_[1] ;
  wire \j_0_i_reg_212_reg_n_1_[2] ;
  wire \j_0_i_reg_212_reg_n_1_[3] ;
  wire \j_0_i_reg_212_reg_n_1_[4] ;
  wire \j_0_i_reg_212_reg_n_1_[5] ;
  wire [9:0]j_fu_247_p2;
  wire \mOutPtr_reg[0] ;
  wire [1:0]\mOutPtr_reg[1] ;
  wire [1:0]\mOutPtr_reg[1]_0 ;
  wire [1:0]\mOutPtr_reg[1]_1 ;
  wire mul_ln703_1_reg_3920;
  wire mul_ln703_1_reg_392_reg_n_107;
  wire mul_ln703_1_reg_392_reg_n_108;
  wire mul_ln703_1_reg_392_reg_n_109;
  wire mul_ln703_1_reg_392_reg_n_110;
  wire mul_ln703_1_reg_392_reg_n_111;
  wire mul_ln703_1_reg_392_reg_n_112;
  wire mul_ln703_1_reg_392_reg_n_113;
  wire mul_ln703_1_reg_392_reg_n_114;
  wire mul_ln703_1_reg_392_reg_n_115;
  wire mul_ln703_1_reg_392_reg_n_116;
  wire mul_ln703_1_reg_392_reg_n_117;
  wire mul_ln703_1_reg_392_reg_n_118;
  wire mul_ln703_1_reg_392_reg_n_119;
  wire mul_ln703_1_reg_392_reg_n_120;
  wire mul_ln703_1_reg_392_reg_n_121;
  wire mul_ln703_1_reg_392_reg_n_122;
  wire mul_ln703_1_reg_392_reg_n_123;
  wire mul_ln703_1_reg_392_reg_n_124;
  wire mul_ln703_1_reg_392_reg_n_125;
  wire mul_ln703_1_reg_392_reg_n_126;
  wire mul_ln703_1_reg_392_reg_n_127;
  wire mul_ln703_1_reg_392_reg_n_128;
  wire mul_ln703_1_reg_392_reg_n_129;
  wire mul_ln703_1_reg_392_reg_n_130;
  wire mul_ln703_1_reg_392_reg_n_131;
  wire mul_ln703_1_reg_392_reg_n_132;
  wire mul_ln703_1_reg_392_reg_n_133;
  wire mul_ln703_1_reg_392_reg_n_134;
  wire mul_ln703_1_reg_392_reg_n_135;
  wire mul_ln703_1_reg_392_reg_n_136;
  wire mul_ln703_1_reg_392_reg_n_137;
  wire mul_ln703_1_reg_392_reg_n_138;
  wire mul_ln703_1_reg_392_reg_n_139;
  wire mul_ln703_1_reg_392_reg_n_140;
  wire mul_ln703_1_reg_392_reg_n_141;
  wire mul_ln703_1_reg_392_reg_n_142;
  wire mul_ln703_1_reg_392_reg_n_143;
  wire mul_ln703_1_reg_392_reg_n_144;
  wire mul_ln703_1_reg_392_reg_n_145;
  wire mul_ln703_1_reg_392_reg_n_146;
  wire mul_ln703_1_reg_392_reg_n_147;
  wire mul_ln703_1_reg_392_reg_n_148;
  wire mul_ln703_1_reg_392_reg_n_149;
  wire mul_ln703_1_reg_392_reg_n_150;
  wire mul_ln703_1_reg_392_reg_n_151;
  wire mul_ln703_1_reg_392_reg_n_152;
  wire mul_ln703_1_reg_392_reg_n_153;
  wire mul_ln703_1_reg_392_reg_n_154;
  wire [7:0]p;
  wire [7:0]p_0;
  wire [7:0]p_Val2_7_reg_402;
  wire p_Val2_7_reg_4020;
  wire [7:0]\p_Val2_7_reg_402_reg[7]_0 ;
  wire start_for_CvtColor_1_U0_empty_n;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_1;
  wire tmp_32_fu_289_p3;
  wire tmp_35_reg_3770;
  wire tmp_reg_407;
  wire [3:2]NLW_ap_NS_fsm5_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm5_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln1967_fu_227_p20_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1967_fu_227_p20_carry_O_UNCONNECTED;
  wire NLW_mul_ln703_1_reg_392_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln703_1_reg_392_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln703_1_reg_392_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln703_1_reg_392_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln703_1_reg_392_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln703_1_reg_392_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln703_1_reg_392_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln703_1_reg_392_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln703_1_reg_392_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln703_1_reg_392_reg_P_UNCONNECTED;

  LUT6 #(
    .INIT(64'h4B00FFFFFFFF0F00)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG[0][1]_i_2_n_1 ),
        .I1(p_Val2_7_reg_402[1]),
        .I2(p_Val2_7_reg_402[7]),
        .I3(tmp_32_fu_289_p3),
        .I4(p_Val2_7_reg_402[0]),
        .I5(tmp_reg_407),
        .O(\p_Val2_7_reg_402_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h60FFFF30FF30FF30)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG[0][1]_i_2_n_1 ),
        .I1(p_Val2_7_reg_402[7]),
        .I2(tmp_32_fu_289_p3),
        .I3(p_Val2_7_reg_402[1]),
        .I4(tmp_reg_407),
        .I5(p_Val2_7_reg_402[0]),
        .O(\p_Val2_7_reg_402_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(p_Val2_7_reg_402[6]),
        .I1(p_Val2_7_reg_402[4]),
        .I2(p_Val2_7_reg_402[5]),
        .I3(p_Val2_7_reg_402[3]),
        .I4(p_Val2_7_reg_402[2]),
        .O(\SRL_SIG[0][1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0F004B00FFFF)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG[0][3]_i_2_n_1 ),
        .I1(p_Val2_7_reg_402[3]),
        .I2(p_Val2_7_reg_402[7]),
        .I3(tmp_32_fu_289_p3),
        .I4(p_Val2_7_reg_402[2]),
        .I5(\SRL_SIG[0][3]_i_3_n_1 ),
        .O(\p_Val2_7_reg_402_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFF3060FFFF30FF30)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG[0][3]_i_2_n_1 ),
        .I1(p_Val2_7_reg_402[7]),
        .I2(tmp_32_fu_289_p3),
        .I3(p_Val2_7_reg_402[3]),
        .I4(\SRL_SIG[0][3]_i_3_n_1 ),
        .I5(p_Val2_7_reg_402[2]),
        .O(\p_Val2_7_reg_402_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(p_Val2_7_reg_402[5]),
        .I1(p_Val2_7_reg_402[4]),
        .I2(p_Val2_7_reg_402[6]),
        .O(\SRL_SIG[0][3]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_3 
       (.I0(p_Val2_7_reg_402[0]),
        .I1(tmp_reg_407),
        .I2(p_Val2_7_reg_402[1]),
        .O(\SRL_SIG[0][3]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0F008700FFFF)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(p_Val2_7_reg_402[5]),
        .I1(p_Val2_7_reg_402[6]),
        .I2(p_Val2_7_reg_402[7]),
        .I3(tmp_32_fu_289_p3),
        .I4(p_Val2_7_reg_402[4]),
        .I5(\SRL_SIG[0][7]_i_4_n_1 ),
        .O(\p_Val2_7_reg_402_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFF3090FFFF30FF30)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(p_Val2_7_reg_402[6]),
        .I1(p_Val2_7_reg_402[7]),
        .I2(tmp_32_fu_289_p3),
        .I3(p_Val2_7_reg_402[5]),
        .I4(\SRL_SIG[0][7]_i_4_n_1 ),
        .I5(p_Val2_7_reg_402[4]),
        .O(\p_Val2_7_reg_402_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hF48FF4F4F4F4F4F4)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(p_Val2_7_reg_402[7]),
        .I1(tmp_32_fu_289_p3),
        .I2(p_Val2_7_reg_402[6]),
        .I3(\SRL_SIG[0][7]_i_4_n_1 ),
        .I4(p_Val2_7_reg_402[5]),
        .I5(p_Val2_7_reg_402[4]),
        .O(\p_Val2_7_reg_402_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'h4000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(filter_mac_muladddEe_U22_n_13),
        .I1(img_1_data_stream_0_full_n),
        .I2(icmp_ln1968_reg_368_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4_reg_n_1),
        .O(ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA6AAA)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(p_Val2_7_reg_402[7]),
        .I1(p_Val2_7_reg_402[6]),
        .I2(p_Val2_7_reg_402[4]),
        .I3(p_Val2_7_reg_402[5]),
        .I4(\SRL_SIG[0][7]_i_4_n_1 ),
        .I5(tmp_32_fu_289_p3),
        .O(\p_Val2_7_reg_402_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(p_Val2_7_reg_402[3]),
        .I1(p_Val2_7_reg_402[2]),
        .I2(p_Val2_7_reg_402[1]),
        .I3(tmp_reg_407),
        .I4(p_Val2_7_reg_402[0]),
        .O(\SRL_SIG[0][7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h4FFFFFFF44444444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[0]_2 ),
        .I3(img_0_cols_V_c15_empty_n),
        .I4(img_0_rows_V_c14_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Q[0]),
        .I1(img_0_rows_V_c14_empty_n),
        .I2(img_0_cols_V_c15_empty_n),
        .I3(start_for_CvtColor_1_U0_empty_n),
        .I4(start_for_GaussianBlur_U0_full_n),
        .I5(start_once_reg),
        .O(\ap_CS_fsm_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[3]_i_2_n_1 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2_n_1 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFEFAAAAFFEFFFEF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(filter_mac_muladddEe_U22_n_12),
        .I1(icmp_ln1968_fu_242_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_enable_reg_pp0_iter4_reg_n_1),
        .O(\ap_CS_fsm[3]_i_2_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  CARRY4 ap_NS_fsm5_carry
       (.CI(1'b0),
        .CO({NLW_ap_NS_fsm5_carry_CO_UNCONNECTED[3:2],icmp_ln1968_fu_242_p2,ap_NS_fsm5_carry_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ap_NS_fsm5_carry_i_1_n_1,ap_NS_fsm5_carry_i_2_n_1}),
        .O(NLW_ap_NS_fsm5_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ap_NS_fsm5_carry_i_3_n_1,ap_NS_fsm5_carry_i_4_n_1}));
  LUT1 #(
    .INIT(2'h1)) 
    ap_NS_fsm5_carry_i_1
       (.I0(j_0_i_reg_212_reg[9]),
        .O(ap_NS_fsm5_carry_i_1_n_1));
  LUT1 #(
    .INIT(2'h1)) 
    ap_NS_fsm5_carry_i_2
       (.I0(j_0_i_reg_212_reg[7]),
        .O(ap_NS_fsm5_carry_i_2_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    ap_NS_fsm5_carry_i_3
       (.I0(j_0_i_reg_212_reg[9]),
        .I1(j_0_i_reg_212_reg[8]),
        .O(ap_NS_fsm5_carry_i_3_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    ap_NS_fsm5_carry_i_4
       (.I0(j_0_i_reg_212_reg[7]),
        .I1(j_0_i_reg_212_reg[6]),
        .O(ap_NS_fsm5_carry_i_4_n_1));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(icmp_ln1968_reg_3680),
        .I1(icmp_ln1968_fu_242_p2),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC088C000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(icmp_ln1968_fu_242_p2),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(filter_mac_muladddEe_U22_n_12),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter1_reg_n_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_1),
        .I1(filter_mac_muladddEe_U22_n_12),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(filter_mac_muladddEe_U22_n_12),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  LUT6 #(
    .INIT(64'h7000F0F070000000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter4_reg_n_1),
        .I4(filter_mac_muladddEe_U22_n_12),
        .I5(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter4_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter4_reg_n_1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdcud filter_mac_muladdcud_U21
       (.P({filter_mac_muladdcud_U21_n_1,filter_mac_muladdcud_U21_n_2,filter_mac_muladdcud_U21_n_3,filter_mac_muladdcud_U21_n_4,filter_mac_muladdcud_U21_n_5,filter_mac_muladdcud_U21_n_6,filter_mac_muladdcud_U21_n_7,filter_mac_muladdcud_U21_n_8,filter_mac_muladdcud_U21_n_9,filter_mac_muladdcud_U21_n_10,filter_mac_muladdcud_U21_n_11,filter_mac_muladdcud_U21_n_12,filter_mac_muladdcud_U21_n_13,filter_mac_muladdcud_U21_n_14,filter_mac_muladdcud_U21_n_15,filter_mac_muladdcud_U21_n_16,filter_mac_muladdcud_U21_n_17,filter_mac_muladdcud_U21_n_18,filter_mac_muladdcud_U21_n_19,filter_mac_muladdcud_U21_n_20,filter_mac_muladdcud_U21_n_21,filter_mac_muladdcud_U21_n_22,filter_mac_muladdcud_U21_n_23,filter_mac_muladdcud_U21_n_24,filter_mac_muladdcud_U21_n_25,filter_mac_muladdcud_U21_n_26,filter_mac_muladdcud_U21_n_27,filter_mac_muladdcud_U21_n_28,filter_mac_muladdcud_U21_n_29}),
        .PCOUT({mul_ln703_1_reg_392_reg_n_107,mul_ln703_1_reg_392_reg_n_108,mul_ln703_1_reg_392_reg_n_109,mul_ln703_1_reg_392_reg_n_110,mul_ln703_1_reg_392_reg_n_111,mul_ln703_1_reg_392_reg_n_112,mul_ln703_1_reg_392_reg_n_113,mul_ln703_1_reg_392_reg_n_114,mul_ln703_1_reg_392_reg_n_115,mul_ln703_1_reg_392_reg_n_116,mul_ln703_1_reg_392_reg_n_117,mul_ln703_1_reg_392_reg_n_118,mul_ln703_1_reg_392_reg_n_119,mul_ln703_1_reg_392_reg_n_120,mul_ln703_1_reg_392_reg_n_121,mul_ln703_1_reg_392_reg_n_122,mul_ln703_1_reg_392_reg_n_123,mul_ln703_1_reg_392_reg_n_124,mul_ln703_1_reg_392_reg_n_125,mul_ln703_1_reg_392_reg_n_126,mul_ln703_1_reg_392_reg_n_127,mul_ln703_1_reg_392_reg_n_128,mul_ln703_1_reg_392_reg_n_129,mul_ln703_1_reg_392_reg_n_130,mul_ln703_1_reg_392_reg_n_131,mul_ln703_1_reg_392_reg_n_132,mul_ln703_1_reg_392_reg_n_133,mul_ln703_1_reg_392_reg_n_134,mul_ln703_1_reg_392_reg_n_135,mul_ln703_1_reg_392_reg_n_136,mul_ln703_1_reg_392_reg_n_137,mul_ln703_1_reg_392_reg_n_138,mul_ln703_1_reg_392_reg_n_139,mul_ln703_1_reg_392_reg_n_140,mul_ln703_1_reg_392_reg_n_141,mul_ln703_1_reg_392_reg_n_142,mul_ln703_1_reg_392_reg_n_143,mul_ln703_1_reg_392_reg_n_144,mul_ln703_1_reg_392_reg_n_145,mul_ln703_1_reg_392_reg_n_146,mul_ln703_1_reg_392_reg_n_147,mul_ln703_1_reg_392_reg_n_148,mul_ln703_1_reg_392_reg_n_149,mul_ln703_1_reg_392_reg_n_150,mul_ln703_1_reg_392_reg_n_151,mul_ln703_1_reg_392_reg_n_152,mul_ln703_1_reg_392_reg_n_153,mul_ln703_1_reg_392_reg_n_154}),
        .ap_block_pp0_stage0_subdone3_in(ap_block_pp0_stage0_subdone3_in),
        .ap_clk(ap_clk),
        .p(p),
        .tmp_35_reg_3770(tmp_35_reg_3770));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladddEe filter_mac_muladddEe_U22
       (.P({filter_mac_muladddEe_U22_n_1,filter_mac_muladddEe_U22_n_2,filter_mac_muladddEe_U22_n_3,filter_mac_muladddEe_U22_n_4,filter_mac_muladddEe_U22_n_5,filter_mac_muladddEe_U22_n_6,filter_mac_muladddEe_U22_n_7,filter_mac_muladddEe_U22_n_8,filter_mac_muladddEe_U22_n_9}),
        .Q(ap_CS_fsm_pp0_stage0),
        .\SRL_SIG_reg[1][0] (ap_enable_reg_pp0_iter1_reg_n_1),
        .ap_block_pp0_stage0_subdone3_in(ap_block_pp0_stage0_subdone3_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .icmp_ln1968_reg_368(icmp_ln1968_reg_368),
        .icmp_ln1968_reg_368_pp0_iter2_reg(icmp_ln1968_reg_368_pp0_iter2_reg),
        .\icmp_ln1968_reg_368_pp0_iter2_reg_reg[0] (filter_mac_muladddEe_U22_n_14),
        .icmp_ln1968_reg_368_pp0_iter3_reg(icmp_ln1968_reg_368_pp0_iter3_reg),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .internal_empty_n_reg(filter_mac_muladddEe_U22_n_13),
        .internal_full_n_reg(filter_mac_muladddEe_U22_n_12),
        .p(p_0),
        .p_0({filter_mac_muladdcud_U21_n_1,filter_mac_muladdcud_U21_n_2,filter_mac_muladdcud_U21_n_3,filter_mac_muladdcud_U21_n_4,filter_mac_muladdcud_U21_n_5,filter_mac_muladdcud_U21_n_6,filter_mac_muladdcud_U21_n_7,filter_mac_muladdcud_U21_n_8,filter_mac_muladdcud_U21_n_9,filter_mac_muladdcud_U21_n_10,filter_mac_muladdcud_U21_n_11,filter_mac_muladdcud_U21_n_12,filter_mac_muladdcud_U21_n_13,filter_mac_muladdcud_U21_n_14,filter_mac_muladdcud_U21_n_15,filter_mac_muladdcud_U21_n_16,filter_mac_muladdcud_U21_n_17,filter_mac_muladdcud_U21_n_18,filter_mac_muladdcud_U21_n_19,filter_mac_muladdcud_U21_n_20,filter_mac_muladdcud_U21_n_21,filter_mac_muladdcud_U21_n_22,filter_mac_muladdcud_U21_n_23,filter_mac_muladdcud_U21_n_24,filter_mac_muladdcud_U21_n_25,filter_mac_muladdcud_U21_n_26,filter_mac_muladdcud_U21_n_27,filter_mac_muladdcud_U21_n_28,filter_mac_muladdcud_U21_n_29}),
        .\ret_V_1_reg_397_reg[29] (ap_enable_reg_pp0_iter4_reg_n_1),
        .tmp_32_fu_289_p3(tmp_32_fu_289_p3),
        .tmp_35_reg_3770(tmp_35_reg_3770));
  LUT2 #(
    .INIT(4'h2)) 
    \i_0_i_reg_201[8]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(ap_CS_fsm_state8),
        .O(i_0_i_reg_201));
  FDRE \i_0_i_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_363[0]),
        .Q(\i_0_i_reg_201_reg_n_1_[0] ),
        .R(i_0_i_reg_201));
  FDRE \i_0_i_reg_201_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_363[1]),
        .Q(\i_0_i_reg_201_reg_n_1_[1] ),
        .R(i_0_i_reg_201));
  FDRE \i_0_i_reg_201_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_363[2]),
        .Q(\i_0_i_reg_201_reg_n_1_[2] ),
        .R(i_0_i_reg_201));
  FDRE \i_0_i_reg_201_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_363[3]),
        .Q(\i_0_i_reg_201_reg_n_1_[3] ),
        .R(i_0_i_reg_201));
  FDRE \i_0_i_reg_201_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_363[4]),
        .Q(\i_0_i_reg_201_reg_n_1_[4] ),
        .R(i_0_i_reg_201));
  FDRE \i_0_i_reg_201_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_363[5]),
        .Q(\i_0_i_reg_201_reg_n_1_[5] ),
        .R(i_0_i_reg_201));
  FDRE \i_0_i_reg_201_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_363[6]),
        .Q(\i_0_i_reg_201_reg_n_1_[6] ),
        .R(i_0_i_reg_201));
  FDRE \i_0_i_reg_201_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_363[7]),
        .Q(\i_0_i_reg_201_reg_n_1_[7] ),
        .R(i_0_i_reg_201));
  FDRE \i_0_i_reg_201_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_363[8]),
        .Q(\i_0_i_reg_201_reg_n_1_[8] ),
        .R(i_0_i_reg_201));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_363[0]_i_1 
       (.I0(\i_0_i_reg_201_reg_n_1_[0] ),
        .O(i_fu_232_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_363[1]_i_1 
       (.I0(\i_0_i_reg_201_reg_n_1_[0] ),
        .I1(\i_0_i_reg_201_reg_n_1_[1] ),
        .O(i_fu_232_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_363[2]_i_1 
       (.I0(\i_0_i_reg_201_reg_n_1_[2] ),
        .I1(\i_0_i_reg_201_reg_n_1_[1] ),
        .I2(\i_0_i_reg_201_reg_n_1_[0] ),
        .O(i_fu_232_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_363[3]_i_1 
       (.I0(\i_0_i_reg_201_reg_n_1_[3] ),
        .I1(\i_0_i_reg_201_reg_n_1_[0] ),
        .I2(\i_0_i_reg_201_reg_n_1_[1] ),
        .I3(\i_0_i_reg_201_reg_n_1_[2] ),
        .O(i_fu_232_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_363[4]_i_1 
       (.I0(\i_0_i_reg_201_reg_n_1_[4] ),
        .I1(\i_0_i_reg_201_reg_n_1_[2] ),
        .I2(\i_0_i_reg_201_reg_n_1_[1] ),
        .I3(\i_0_i_reg_201_reg_n_1_[0] ),
        .I4(\i_0_i_reg_201_reg_n_1_[3] ),
        .O(i_fu_232_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_363[5]_i_1 
       (.I0(\i_0_i_reg_201_reg_n_1_[5] ),
        .I1(\i_0_i_reg_201_reg_n_1_[3] ),
        .I2(\i_0_i_reg_201_reg_n_1_[0] ),
        .I3(\i_0_i_reg_201_reg_n_1_[1] ),
        .I4(\i_0_i_reg_201_reg_n_1_[2] ),
        .I5(\i_0_i_reg_201_reg_n_1_[4] ),
        .O(i_fu_232_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_363[6]_i_1 
       (.I0(\i_0_i_reg_201_reg_n_1_[6] ),
        .I1(\i_reg_363[8]_i_2_n_1 ),
        .O(i_fu_232_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_363[7]_i_1 
       (.I0(\i_0_i_reg_201_reg_n_1_[7] ),
        .I1(\i_reg_363[8]_i_2_n_1 ),
        .I2(\i_0_i_reg_201_reg_n_1_[6] ),
        .O(i_fu_232_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_363[8]_i_1 
       (.I0(\i_0_i_reg_201_reg_n_1_[8] ),
        .I1(\i_0_i_reg_201_reg_n_1_[6] ),
        .I2(\i_0_i_reg_201_reg_n_1_[7] ),
        .I3(\i_reg_363[8]_i_2_n_1 ),
        .O(i_fu_232_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_363[8]_i_2 
       (.I0(\i_0_i_reg_201_reg_n_1_[3] ),
        .I1(\i_0_i_reg_201_reg_n_1_[0] ),
        .I2(\i_0_i_reg_201_reg_n_1_[1] ),
        .I3(\i_0_i_reg_201_reg_n_1_[2] ),
        .I4(\i_0_i_reg_201_reg_n_1_[4] ),
        .I5(\i_0_i_reg_201_reg_n_1_[5] ),
        .O(\i_reg_363[8]_i_2_n_1 ));
  FDRE \i_reg_363_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_232_p2[0]),
        .Q(i_reg_363[0]),
        .R(1'b0));
  FDRE \i_reg_363_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_232_p2[1]),
        .Q(i_reg_363[1]),
        .R(1'b0));
  FDRE \i_reg_363_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_232_p2[2]),
        .Q(i_reg_363[2]),
        .R(1'b0));
  FDRE \i_reg_363_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_232_p2[3]),
        .Q(i_reg_363[3]),
        .R(1'b0));
  FDRE \i_reg_363_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_232_p2[4]),
        .Q(i_reg_363[4]),
        .R(1'b0));
  FDRE \i_reg_363_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_232_p2[5]),
        .Q(i_reg_363[5]),
        .R(1'b0));
  FDRE \i_reg_363_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_232_p2[6]),
        .Q(i_reg_363[6]),
        .R(1'b0));
  FDRE \i_reg_363_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_232_p2[7]),
        .Q(i_reg_363[7]),
        .R(1'b0));
  FDRE \i_reg_363_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_232_p2[8]),
        .Q(i_reg_363[8]),
        .R(1'b0));
  CARRY4 icmp_ln1967_fu_227_p20_carry
       (.CI(1'b0),
        .CO({NLW_icmp_ln1967_fu_227_p20_carry_CO_UNCONNECTED[3],CO,icmp_ln1967_fu_227_p20_carry_n_3,icmp_ln1967_fu_227_p20_carry_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln1967_fu_227_p20_carry_i_1_n_1,icmp_ln1967_fu_227_p20_carry_i_2_n_1,icmp_ln1967_fu_227_p20_carry_i_3_n_1}),
        .O(NLW_icmp_ln1967_fu_227_p20_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,\i_0_i_reg_201_reg_n_1_[8] ,icmp_ln1967_fu_227_p20_carry_i_4_n_1,icmp_ln1967_fu_227_p20_carry_i_5_n_1}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1967_fu_227_p20_carry_i_1
       (.I0(\i_0_i_reg_201_reg_n_1_[8] ),
        .O(icmp_ln1967_fu_227_p20_carry_i_1_n_1));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln1967_fu_227_p20_carry_i_2
       (.I0(\i_0_i_reg_201_reg_n_1_[7] ),
        .I1(\i_0_i_reg_201_reg_n_1_[6] ),
        .O(icmp_ln1967_fu_227_p20_carry_i_2_n_1));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1967_fu_227_p20_carry_i_3
       (.I0(\i_0_i_reg_201_reg_n_1_[5] ),
        .O(icmp_ln1967_fu_227_p20_carry_i_3_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln1967_fu_227_p20_carry_i_4
       (.I0(\i_0_i_reg_201_reg_n_1_[6] ),
        .I1(\i_0_i_reg_201_reg_n_1_[7] ),
        .O(icmp_ln1967_fu_227_p20_carry_i_4_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1967_fu_227_p20_carry_i_5
       (.I0(\i_0_i_reg_201_reg_n_1_[5] ),
        .I1(\i_0_i_reg_201_reg_n_1_[4] ),
        .O(icmp_ln1967_fu_227_p20_carry_i_5_n_1));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1968_reg_368[0]_i_1 
       (.I0(icmp_ln1968_fu_242_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(filter_mac_muladddEe_U22_n_12),
        .I3(icmp_ln1968_reg_368),
        .O(\icmp_ln1968_reg_368[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1968_reg_368_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln1968_reg_368),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(filter_mac_muladddEe_U22_n_12),
        .I3(icmp_ln1968_reg_368_pp0_iter1_reg),
        .O(\icmp_ln1968_reg_368_pp0_iter1_reg[0]_i_1_n_1 ));
  FDRE \icmp_ln1968_reg_368_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1968_reg_368_pp0_iter1_reg[0]_i_1_n_1 ),
        .Q(icmp_ln1968_reg_368_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln1968_reg_368_pp0_iter2_reg[0]_i_1 
       (.I0(icmp_ln1968_reg_368_pp0_iter1_reg),
        .I1(filter_mac_muladddEe_U22_n_12),
        .I2(icmp_ln1968_reg_368_pp0_iter2_reg),
        .O(\icmp_ln1968_reg_368_pp0_iter2_reg[0]_i_1_n_1 ));
  FDRE \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1968_reg_368_pp0_iter2_reg[0]_i_1_n_1 ),
        .Q(icmp_ln1968_reg_368_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln1968_reg_368_pp0_iter3_reg[0]_i_1 
       (.I0(icmp_ln1968_reg_368_pp0_iter2_reg),
        .I1(filter_mac_muladddEe_U22_n_12),
        .I2(icmp_ln1968_reg_368_pp0_iter3_reg),
        .O(\icmp_ln1968_reg_368_pp0_iter3_reg[0]_i_1_n_1 ));
  FDRE \icmp_ln1968_reg_368_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1968_reg_368_pp0_iter3_reg[0]_i_1_n_1 ),
        .Q(icmp_ln1968_reg_368_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1968_reg_368_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1968_reg_368[0]_i_1_n_1 ),
        .Q(icmp_ln1968_reg_368),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2__2
       (.I0(Q[1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h20)) 
    internal_full_n_i_2
       (.I0(start_for_CvtColor_1_U0_empty_n),
        .I1(CO),
        .I2(Q[1]),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    internal_full_n_i_2__1
       (.I0(filter_mac_muladddEe_U22_n_12),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(icmp_ln1968_reg_368),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_0_i_reg_212[0]_i_1 
       (.I0(\j_0_i_reg_212_reg_n_1_[0] ),
        .O(j_fu_247_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_0_i_reg_212[1]_i_1 
       (.I0(\j_0_i_reg_212_reg_n_1_[0] ),
        .I1(\j_0_i_reg_212_reg_n_1_[1] ),
        .O(j_fu_247_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_0_i_reg_212[2]_i_1 
       (.I0(\j_0_i_reg_212_reg_n_1_[2] ),
        .I1(\j_0_i_reg_212_reg_n_1_[1] ),
        .I2(\j_0_i_reg_212_reg_n_1_[0] ),
        .O(j_fu_247_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_0_i_reg_212[3]_i_1 
       (.I0(\j_0_i_reg_212_reg_n_1_[3] ),
        .I1(\j_0_i_reg_212_reg_n_1_[0] ),
        .I2(\j_0_i_reg_212_reg_n_1_[1] ),
        .I3(\j_0_i_reg_212_reg_n_1_[2] ),
        .O(j_fu_247_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_0_i_reg_212[4]_i_1 
       (.I0(\j_0_i_reg_212_reg_n_1_[4] ),
        .I1(\j_0_i_reg_212_reg_n_1_[2] ),
        .I2(\j_0_i_reg_212_reg_n_1_[1] ),
        .I3(\j_0_i_reg_212_reg_n_1_[0] ),
        .I4(\j_0_i_reg_212_reg_n_1_[3] ),
        .O(j_fu_247_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_0_i_reg_212[5]_i_1 
       (.I0(\j_0_i_reg_212_reg_n_1_[5] ),
        .I1(\j_0_i_reg_212_reg_n_1_[3] ),
        .I2(\j_0_i_reg_212_reg_n_1_[0] ),
        .I3(\j_0_i_reg_212_reg_n_1_[1] ),
        .I4(\j_0_i_reg_212_reg_n_1_[2] ),
        .I5(\j_0_i_reg_212_reg_n_1_[4] ),
        .O(j_fu_247_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_0_i_reg_212[6]_i_1 
       (.I0(j_0_i_reg_212_reg[6]),
        .I1(\j_0_i_reg_212[9]_i_4_n_1 ),
        .O(j_fu_247_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_0_i_reg_212[7]_i_1 
       (.I0(j_0_i_reg_212_reg[7]),
        .I1(\j_0_i_reg_212[9]_i_4_n_1 ),
        .I2(j_0_i_reg_212_reg[6]),
        .O(j_fu_247_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_0_i_reg_212[8]_i_1 
       (.I0(j_0_i_reg_212_reg[8]),
        .I1(j_0_i_reg_212_reg[7]),
        .I2(j_0_i_reg_212_reg[6]),
        .I3(\j_0_i_reg_212[9]_i_4_n_1 ),
        .O(j_fu_247_p2[8]));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \j_0_i_reg_212[9]_i_1 
       (.I0(filter_mac_muladddEe_U22_n_12),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1968_fu_242_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(CO),
        .I5(Q[1]),
        .O(j_0_i_reg_212));
  LUT4 #(
    .INIT(16'h4000)) 
    \j_0_i_reg_212[9]_i_2 
       (.I0(filter_mac_muladddEe_U22_n_12),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1968_fu_242_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(j_0_i_reg_2120));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_0_i_reg_212[9]_i_3 
       (.I0(j_0_i_reg_212_reg[9]),
        .I1(\j_0_i_reg_212[9]_i_4_n_1 ),
        .I2(j_0_i_reg_212_reg[6]),
        .I3(j_0_i_reg_212_reg[7]),
        .I4(j_0_i_reg_212_reg[8]),
        .O(j_fu_247_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_0_i_reg_212[9]_i_4 
       (.I0(\j_0_i_reg_212_reg_n_1_[5] ),
        .I1(\j_0_i_reg_212_reg_n_1_[3] ),
        .I2(\j_0_i_reg_212_reg_n_1_[0] ),
        .I3(\j_0_i_reg_212_reg_n_1_[1] ),
        .I4(\j_0_i_reg_212_reg_n_1_[2] ),
        .I5(\j_0_i_reg_212_reg_n_1_[4] ),
        .O(\j_0_i_reg_212[9]_i_4_n_1 ));
  FDRE \j_0_i_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2120),
        .D(j_fu_247_p2[0]),
        .Q(\j_0_i_reg_212_reg_n_1_[0] ),
        .R(j_0_i_reg_212));
  FDRE \j_0_i_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2120),
        .D(j_fu_247_p2[1]),
        .Q(\j_0_i_reg_212_reg_n_1_[1] ),
        .R(j_0_i_reg_212));
  FDRE \j_0_i_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2120),
        .D(j_fu_247_p2[2]),
        .Q(\j_0_i_reg_212_reg_n_1_[2] ),
        .R(j_0_i_reg_212));
  FDRE \j_0_i_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2120),
        .D(j_fu_247_p2[3]),
        .Q(\j_0_i_reg_212_reg_n_1_[3] ),
        .R(j_0_i_reg_212));
  FDRE \j_0_i_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2120),
        .D(j_fu_247_p2[4]),
        .Q(\j_0_i_reg_212_reg_n_1_[4] ),
        .R(j_0_i_reg_212));
  FDRE \j_0_i_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2120),
        .D(j_fu_247_p2[5]),
        .Q(\j_0_i_reg_212_reg_n_1_[5] ),
        .R(j_0_i_reg_212));
  FDRE \j_0_i_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2120),
        .D(j_fu_247_p2[6]),
        .Q(j_0_i_reg_212_reg[6]),
        .R(j_0_i_reg_212));
  FDRE \j_0_i_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2120),
        .D(j_fu_247_p2[7]),
        .Q(j_0_i_reg_212_reg[7]),
        .R(j_0_i_reg_212));
  FDRE \j_0_i_reg_212_reg[8] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2120),
        .D(j_fu_247_p2[8]),
        .Q(j_0_i_reg_212_reg[8]),
        .R(j_0_i_reg_212));
  FDRE \j_0_i_reg_212_reg[9] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2120),
        .D(j_fu_247_p2[9]),
        .Q(j_0_i_reg_212_reg[9]),
        .R(j_0_i_reg_212));
  LUT6 #(
    .INIT(64'h0080FF7FFF7F0080)) 
    \mOutPtr[1]_i_1__6 
       (.I0(icmp_ln1968_reg_3680),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(icmp_ln1968_reg_368),
        .I3(ce_0),
        .I4(\mOutPtr_reg[1] [1]),
        .I5(\mOutPtr_reg[1] [0]),
        .O(D));
  LUT6 #(
    .INIT(64'h0080FF7FFF7F0080)) 
    \mOutPtr[1]_i_1__7 
       (.I0(icmp_ln1968_reg_3680),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(icmp_ln1968_reg_368),
        .I3(ce_0),
        .I4(\mOutPtr_reg[1]_0 [1]),
        .I5(\mOutPtr_reg[1]_0 [0]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \mOutPtr[1]_i_1__8 
       (.I0(ce_0),
        .I1(icmp_ln1968_reg_368),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(filter_mac_muladddEe_U22_n_12),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(\mOutPtr_reg[0] ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0080FF7FFF7F0080)) 
    \mOutPtr[1]_i_2 
       (.I0(icmp_ln1968_reg_3680),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(icmp_ln1968_reg_368),
        .I3(ce_0),
        .I4(\mOutPtr_reg[1]_1 [1]),
        .I5(\mOutPtr_reg[1]_1 [0]),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(filter_mac_muladddEe_U22_n_12),
        .O(icmp_ln1968_reg_3680));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln703_1_reg_392_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln703_1_reg_392_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln703_1_reg_392_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln703_1_reg_392_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln703_1_reg_392_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_35_reg_3770),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln703_1_reg_3920),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln703_1_reg_392_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln703_1_reg_392_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln703_1_reg_392_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln703_1_reg_392_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln703_1_reg_392_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln703_1_reg_392_reg_n_107,mul_ln703_1_reg_392_reg_n_108,mul_ln703_1_reg_392_reg_n_109,mul_ln703_1_reg_392_reg_n_110,mul_ln703_1_reg_392_reg_n_111,mul_ln703_1_reg_392_reg_n_112,mul_ln703_1_reg_392_reg_n_113,mul_ln703_1_reg_392_reg_n_114,mul_ln703_1_reg_392_reg_n_115,mul_ln703_1_reg_392_reg_n_116,mul_ln703_1_reg_392_reg_n_117,mul_ln703_1_reg_392_reg_n_118,mul_ln703_1_reg_392_reg_n_119,mul_ln703_1_reg_392_reg_n_120,mul_ln703_1_reg_392_reg_n_121,mul_ln703_1_reg_392_reg_n_122,mul_ln703_1_reg_392_reg_n_123,mul_ln703_1_reg_392_reg_n_124,mul_ln703_1_reg_392_reg_n_125,mul_ln703_1_reg_392_reg_n_126,mul_ln703_1_reg_392_reg_n_127,mul_ln703_1_reg_392_reg_n_128,mul_ln703_1_reg_392_reg_n_129,mul_ln703_1_reg_392_reg_n_130,mul_ln703_1_reg_392_reg_n_131,mul_ln703_1_reg_392_reg_n_132,mul_ln703_1_reg_392_reg_n_133,mul_ln703_1_reg_392_reg_n_134,mul_ln703_1_reg_392_reg_n_135,mul_ln703_1_reg_392_reg_n_136,mul_ln703_1_reg_392_reg_n_137,mul_ln703_1_reg_392_reg_n_138,mul_ln703_1_reg_392_reg_n_139,mul_ln703_1_reg_392_reg_n_140,mul_ln703_1_reg_392_reg_n_141,mul_ln703_1_reg_392_reg_n_142,mul_ln703_1_reg_392_reg_n_143,mul_ln703_1_reg_392_reg_n_144,mul_ln703_1_reg_392_reg_n_145,mul_ln703_1_reg_392_reg_n_146,mul_ln703_1_reg_392_reg_n_147,mul_ln703_1_reg_392_reg_n_148,mul_ln703_1_reg_392_reg_n_149,mul_ln703_1_reg_392_reg_n_150,mul_ln703_1_reg_392_reg_n_151,mul_ln703_1_reg_392_reg_n_152,mul_ln703_1_reg_392_reg_n_153,mul_ln703_1_reg_392_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln703_1_reg_392_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln703_1_reg_392_reg_i_2
       (.I0(icmp_ln1968_reg_368_pp0_iter1_reg),
        .I1(filter_mac_muladddEe_U22_n_12),
        .O(mul_ln703_1_reg_3920));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_reg_402[7]_i_1 
       (.I0(icmp_ln1968_reg_368_pp0_iter2_reg),
        .I1(filter_mac_muladddEe_U22_n_12),
        .O(p_Val2_7_reg_4020));
  FDRE \p_Val2_7_reg_402_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_4020),
        .D(filter_mac_muladddEe_U22_n_8),
        .Q(p_Val2_7_reg_402[0]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_402_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_4020),
        .D(filter_mac_muladddEe_U22_n_7),
        .Q(p_Val2_7_reg_402[1]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_402_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_4020),
        .D(filter_mac_muladddEe_U22_n_6),
        .Q(p_Val2_7_reg_402[2]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_402_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_4020),
        .D(filter_mac_muladddEe_U22_n_5),
        .Q(p_Val2_7_reg_402[3]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_402_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_4020),
        .D(filter_mac_muladddEe_U22_n_4),
        .Q(p_Val2_7_reg_402[4]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_402_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_4020),
        .D(filter_mac_muladddEe_U22_n_3),
        .Q(p_Val2_7_reg_402[5]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_402_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_4020),
        .D(filter_mac_muladddEe_U22_n_2),
        .Q(p_Val2_7_reg_402[6]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_402_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_4020),
        .D(filter_mac_muladddEe_U22_n_1),
        .Q(p_Val2_7_reg_402[7]),
        .R(1'b0));
  FDRE \ret_V_1_reg_397_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(filter_mac_muladddEe_U22_n_14),
        .Q(tmp_32_fu_289_p3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hBBB0B0B0)) 
    start_once_reg_i_1__0
       (.I0(CO),
        .I1(Q[1]),
        .I2(start_once_reg),
        .I3(start_for_GaussianBlur_U0_full_n),
        .I4(start_for_CvtColor_1_U0_empty_n),
        .O(start_once_reg_i_1__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_1),
        .Q(start_once_reg),
        .R(SS));
  FDRE \tmp_reg_407_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_4020),
        .D(filter_mac_muladddEe_U22_n_9),
        .Q(tmp_reg_407),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D
   (\mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[2]_0 ,
    ce,
    D,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    \p_Val2_4_reg_2528_reg[7]_0 ,
    ap_clk,
    DIADI,
    SS,
    ce_0,
    mOutPtr,
    ap_rst_n,
    grp_Filter2D_fu_40_ap_start_reg_reg,
    img_1_data_stream_0_empty_n,
    Q,
    img_2_data_stream_0_full_n,
    start_for_GaussianBlur_U0_empty_n);
  output \mOutPtr_reg[0] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output ce;
  output [1:0]D;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [7:0]\p_Val2_4_reg_2528_reg[7]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [0:0]SS;
  input ce_0;
  input [0:0]mOutPtr;
  input ap_rst_n;
  input grp_Filter2D_fu_40_ap_start_reg_reg;
  input img_1_data_stream_0_empty_n;
  input [1:0]Q;
  input img_2_data_stream_0_full_n;
  input start_for_GaussianBlur_U0_empty_n;

  wire [7:0]B;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [20:0]add_ln703_10_fu_1654_p2;
  wire [21:0]add_ln703_12_fu_1689_p2;
  wire [21:0]add_ln703_12_reg_2513;
  wire add_ln703_12_reg_25130;
  wire \add_ln703_12_reg_2513[11]_i_10_n_1 ;
  wire \add_ln703_12_reg_2513[11]_i_2_n_1 ;
  wire \add_ln703_12_reg_2513[11]_i_3_n_1 ;
  wire \add_ln703_12_reg_2513[11]_i_4_n_1 ;
  wire \add_ln703_12_reg_2513[11]_i_5_n_1 ;
  wire \add_ln703_12_reg_2513[11]_i_7_n_1 ;
  wire \add_ln703_12_reg_2513[11]_i_8_n_1 ;
  wire \add_ln703_12_reg_2513[11]_i_9_n_1 ;
  wire \add_ln703_12_reg_2513[15]_i_10_n_1 ;
  wire \add_ln703_12_reg_2513[15]_i_2_n_1 ;
  wire \add_ln703_12_reg_2513[15]_i_3_n_1 ;
  wire \add_ln703_12_reg_2513[15]_i_4_n_1 ;
  wire \add_ln703_12_reg_2513[15]_i_5_n_1 ;
  wire \add_ln703_12_reg_2513[15]_i_7_n_1 ;
  wire \add_ln703_12_reg_2513[15]_i_8_n_1 ;
  wire \add_ln703_12_reg_2513[15]_i_9_n_1 ;
  wire \add_ln703_12_reg_2513[19]_i_2_n_1 ;
  wire \add_ln703_12_reg_2513[19]_i_3_n_1 ;
  wire \add_ln703_12_reg_2513[19]_i_4_n_1 ;
  wire \add_ln703_12_reg_2513[19]_i_5_n_1 ;
  wire \add_ln703_12_reg_2513[21]_i_5_n_1 ;
  wire \add_ln703_12_reg_2513[21]_i_6_n_1 ;
  wire \add_ln703_12_reg_2513[21]_i_7_n_1 ;
  wire \add_ln703_12_reg_2513[3]_i_10_n_1 ;
  wire \add_ln703_12_reg_2513[3]_i_2_n_1 ;
  wire \add_ln703_12_reg_2513[3]_i_3_n_1 ;
  wire \add_ln703_12_reg_2513[3]_i_4_n_1 ;
  wire \add_ln703_12_reg_2513[3]_i_5_n_1 ;
  wire \add_ln703_12_reg_2513[3]_i_7_n_1 ;
  wire \add_ln703_12_reg_2513[3]_i_8_n_1 ;
  wire \add_ln703_12_reg_2513[3]_i_9_n_1 ;
  wire \add_ln703_12_reg_2513[7]_i_10_n_1 ;
  wire \add_ln703_12_reg_2513[7]_i_2_n_1 ;
  wire \add_ln703_12_reg_2513[7]_i_3_n_1 ;
  wire \add_ln703_12_reg_2513[7]_i_4_n_1 ;
  wire \add_ln703_12_reg_2513[7]_i_5_n_1 ;
  wire \add_ln703_12_reg_2513[7]_i_7_n_1 ;
  wire \add_ln703_12_reg_2513[7]_i_8_n_1 ;
  wire \add_ln703_12_reg_2513[7]_i_9_n_1 ;
  wire [19:0]add_ln703_15_fu_1698_p2;
  wire [19:0]add_ln703_15_reg_2518;
  wire \add_ln703_15_reg_2518[11]_i_2_n_1 ;
  wire \add_ln703_15_reg_2518[11]_i_3_n_1 ;
  wire \add_ln703_15_reg_2518[11]_i_4_n_1 ;
  wire \add_ln703_15_reg_2518[11]_i_5_n_1 ;
  wire \add_ln703_15_reg_2518[15]_i_2_n_1 ;
  wire \add_ln703_15_reg_2518[15]_i_3_n_1 ;
  wire \add_ln703_15_reg_2518[15]_i_4_n_1 ;
  wire \add_ln703_15_reg_2518[15]_i_5_n_1 ;
  wire \add_ln703_15_reg_2518[19]_i_2_n_1 ;
  wire \add_ln703_15_reg_2518[19]_i_3_n_1 ;
  wire \add_ln703_15_reg_2518[19]_i_4_n_1 ;
  wire \add_ln703_15_reg_2518[3]_i_2_n_1 ;
  wire \add_ln703_15_reg_2518[3]_i_3_n_1 ;
  wire \add_ln703_15_reg_2518[3]_i_4_n_1 ;
  wire \add_ln703_15_reg_2518[3]_i_5_n_1 ;
  wire \add_ln703_15_reg_2518[7]_i_2_n_1 ;
  wire \add_ln703_15_reg_2518[7]_i_3_n_1 ;
  wire \add_ln703_15_reg_2518[7]_i_4_n_1 ;
  wire \add_ln703_15_reg_2518[7]_i_5_n_1 ;
  wire \add_ln703_15_reg_2518_reg[11]_i_1_n_1 ;
  wire \add_ln703_15_reg_2518_reg[11]_i_1_n_2 ;
  wire \add_ln703_15_reg_2518_reg[11]_i_1_n_3 ;
  wire \add_ln703_15_reg_2518_reg[11]_i_1_n_4 ;
  wire \add_ln703_15_reg_2518_reg[15]_i_1_n_1 ;
  wire \add_ln703_15_reg_2518_reg[15]_i_1_n_2 ;
  wire \add_ln703_15_reg_2518_reg[15]_i_1_n_3 ;
  wire \add_ln703_15_reg_2518_reg[15]_i_1_n_4 ;
  wire \add_ln703_15_reg_2518_reg[19]_i_1_n_2 ;
  wire \add_ln703_15_reg_2518_reg[19]_i_1_n_3 ;
  wire \add_ln703_15_reg_2518_reg[19]_i_1_n_4 ;
  wire \add_ln703_15_reg_2518_reg[3]_i_1_n_1 ;
  wire \add_ln703_15_reg_2518_reg[3]_i_1_n_2 ;
  wire \add_ln703_15_reg_2518_reg[3]_i_1_n_3 ;
  wire \add_ln703_15_reg_2518_reg[3]_i_1_n_4 ;
  wire \add_ln703_15_reg_2518_reg[7]_i_1_n_1 ;
  wire \add_ln703_15_reg_2518_reg[7]_i_1_n_2 ;
  wire \add_ln703_15_reg_2518_reg[7]_i_1_n_3 ;
  wire \add_ln703_15_reg_2518_reg[7]_i_1_n_4 ;
  wire add_ln703_17_reg_25030;
  wire [18:0]add_ln703_22_fu_1709_p2;
  wire [18:0]add_ln703_22_reg_2523;
  wire \add_ln703_22_reg_2523[11]_i_2_n_1 ;
  wire \add_ln703_22_reg_2523[11]_i_3_n_1 ;
  wire \add_ln703_22_reg_2523[11]_i_4_n_1 ;
  wire \add_ln703_22_reg_2523[11]_i_5_n_1 ;
  wire \add_ln703_22_reg_2523[15]_i_2_n_1 ;
  wire \add_ln703_22_reg_2523[15]_i_3_n_1 ;
  wire \add_ln703_22_reg_2523[15]_i_4_n_1 ;
  wire \add_ln703_22_reg_2523[15]_i_5_n_1 ;
  wire \add_ln703_22_reg_2523[18]_i_2_n_1 ;
  wire \add_ln703_22_reg_2523[18]_i_3_n_1 ;
  wire \add_ln703_22_reg_2523[3]_i_2_n_1 ;
  wire \add_ln703_22_reg_2523[3]_i_3_n_1 ;
  wire \add_ln703_22_reg_2523[3]_i_4_n_1 ;
  wire \add_ln703_22_reg_2523[3]_i_5_n_1 ;
  wire \add_ln703_22_reg_2523[7]_i_2_n_1 ;
  wire \add_ln703_22_reg_2523[7]_i_3_n_1 ;
  wire \add_ln703_22_reg_2523[7]_i_4_n_1 ;
  wire \add_ln703_22_reg_2523[7]_i_5_n_1 ;
  wire \add_ln703_22_reg_2523_reg[11]_i_1_n_1 ;
  wire \add_ln703_22_reg_2523_reg[11]_i_1_n_2 ;
  wire \add_ln703_22_reg_2523_reg[11]_i_1_n_3 ;
  wire \add_ln703_22_reg_2523_reg[11]_i_1_n_4 ;
  wire \add_ln703_22_reg_2523_reg[15]_i_1_n_1 ;
  wire \add_ln703_22_reg_2523_reg[15]_i_1_n_2 ;
  wire \add_ln703_22_reg_2523_reg[15]_i_1_n_3 ;
  wire \add_ln703_22_reg_2523_reg[15]_i_1_n_4 ;
  wire \add_ln703_22_reg_2523_reg[18]_i_1_n_3 ;
  wire \add_ln703_22_reg_2523_reg[18]_i_1_n_4 ;
  wire \add_ln703_22_reg_2523_reg[3]_i_1_n_1 ;
  wire \add_ln703_22_reg_2523_reg[3]_i_1_n_2 ;
  wire \add_ln703_22_reg_2523_reg[3]_i_1_n_3 ;
  wire \add_ln703_22_reg_2523_reg[3]_i_1_n_4 ;
  wire \add_ln703_22_reg_2523_reg[7]_i_1_n_1 ;
  wire \add_ln703_22_reg_2523_reg[7]_i_1_n_2 ;
  wire \add_ln703_22_reg_2523_reg[7]_i_1_n_3 ;
  wire \add_ln703_22_reg_2523_reg[7]_i_1_n_4 ;
  wire [18:0]add_ln703_2_reg_2468;
  wire add_ln703_2_reg_24680;
  wire [16:0]add_ln703_3_reg_2473;
  wire add_ln703_6_reg_2478_reg_n_100;
  wire add_ln703_6_reg_2478_reg_n_101;
  wire add_ln703_6_reg_2478_reg_n_102;
  wire add_ln703_6_reg_2478_reg_n_103;
  wire add_ln703_6_reg_2478_reg_n_104;
  wire add_ln703_6_reg_2478_reg_n_105;
  wire add_ln703_6_reg_2478_reg_n_106;
  wire add_ln703_6_reg_2478_reg_n_87;
  wire add_ln703_6_reg_2478_reg_n_88;
  wire add_ln703_6_reg_2478_reg_n_89;
  wire add_ln703_6_reg_2478_reg_n_90;
  wire add_ln703_6_reg_2478_reg_n_91;
  wire add_ln703_6_reg_2478_reg_n_92;
  wire add_ln703_6_reg_2478_reg_n_93;
  wire add_ln703_6_reg_2478_reg_n_94;
  wire add_ln703_6_reg_2478_reg_n_95;
  wire add_ln703_6_reg_2478_reg_n_96;
  wire add_ln703_6_reg_2478_reg_n_97;
  wire add_ln703_6_reg_2478_reg_n_98;
  wire add_ln703_6_reg_2478_reg_n_99;
  wire and_ln118_reg_2360;
  wire and_ln118_reg_23600;
  wire \and_ln118_reg_2360[0]_i_2_n_1 ;
  wire \and_ln118_reg_2360[0]_i_3_n_1 ;
  wire and_ln118_reg_2360_pp0_iter1_reg;
  wire and_ln118_reg_2360_pp0_iter1_reg0;
  wire and_ln512_fu_1055_p2;
  wire and_ln512_reg_2383;
  wire \and_ln512_reg_2383[0]_i_2_n_1 ;
  wire and_ln512_reg_2383_pp0_iter1_reg;
  wire and_ln512_reg_2383_pp0_iter2_reg;
  wire and_ln512_reg_2383_pp0_iter3_reg;
  wire and_ln512_reg_2383_pp0_iter4_reg;
  wire and_ln512_reg_2383_pp0_iter5_reg;
  wire and_ln512_reg_2383_pp0_iter6_reg;
  wire \ap_CS_fsm[0]_i_2__0_n_1 ;
  wire \ap_CS_fsm[1]_i_2__1_n_1 ;
  wire \ap_CS_fsm[3]_i_2__0_n_1 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7_i_1_n_1;
  wire ap_enable_reg_pp0_iter7_reg_n_1;
  wire ap_rst_n;
  wire ce;
  wire ce0;
  wire ce1;
  wire ce113_out;
  wire ce_0;
  wire [7:0]din0;
  wire [7:0]din1;
  wire [7:0]din2;
  wire [7:0]din3;
  wire [7:0]din4;
  wire [2:0]din5;
  wire filter_ama_addmulxdS_U60_n_1;
  wire filter_ama_addmulxdS_U60_n_10;
  wire filter_ama_addmulxdS_U60_n_11;
  wire filter_ama_addmulxdS_U60_n_12;
  wire filter_ama_addmulxdS_U60_n_13;
  wire filter_ama_addmulxdS_U60_n_14;
  wire filter_ama_addmulxdS_U60_n_15;
  wire filter_ama_addmulxdS_U60_n_16;
  wire filter_ama_addmulxdS_U60_n_17;
  wire filter_ama_addmulxdS_U60_n_18;
  wire filter_ama_addmulxdS_U60_n_2;
  wire filter_ama_addmulxdS_U60_n_3;
  wire filter_ama_addmulxdS_U60_n_4;
  wire filter_ama_addmulxdS_U60_n_5;
  wire filter_ama_addmulxdS_U60_n_6;
  wire filter_ama_addmulxdS_U60_n_7;
  wire filter_ama_addmulxdS_U60_n_8;
  wire filter_ama_addmulxdS_U60_n_9;
  wire filter_mac_muladdlbW_U44_n_20;
  wire filter_mac_muladdlbW_U44_n_21;
  wire filter_mac_muladdlbW_U44_n_22;
  wire filter_mac_muladdlbW_U44_n_23;
  wire filter_mac_muladdlbW_U44_n_24;
  wire filter_mac_muladdlbW_U44_n_25;
  wire filter_mac_muladdlbW_U44_n_26;
  wire filter_mac_muladdlbW_U44_n_27;
  wire filter_mac_muladdmb6_U46_n_1;
  wire filter_mac_muladdmb6_U46_n_10;
  wire filter_mac_muladdmb6_U46_n_11;
  wire filter_mac_muladdmb6_U46_n_12;
  wire filter_mac_muladdmb6_U46_n_13;
  wire filter_mac_muladdmb6_U46_n_14;
  wire filter_mac_muladdmb6_U46_n_15;
  wire filter_mac_muladdmb6_U46_n_16;
  wire filter_mac_muladdmb6_U46_n_17;
  wire filter_mac_muladdmb6_U46_n_18;
  wire filter_mac_muladdmb6_U46_n_19;
  wire filter_mac_muladdmb6_U46_n_2;
  wire filter_mac_muladdmb6_U46_n_20;
  wire filter_mac_muladdmb6_U46_n_21;
  wire filter_mac_muladdmb6_U46_n_22;
  wire filter_mac_muladdmb6_U46_n_23;
  wire filter_mac_muladdmb6_U46_n_24;
  wire filter_mac_muladdmb6_U46_n_25;
  wire filter_mac_muladdmb6_U46_n_26;
  wire filter_mac_muladdmb6_U46_n_27;
  wire filter_mac_muladdmb6_U46_n_28;
  wire filter_mac_muladdmb6_U46_n_29;
  wire filter_mac_muladdmb6_U46_n_3;
  wire filter_mac_muladdmb6_U46_n_30;
  wire filter_mac_muladdmb6_U46_n_31;
  wire filter_mac_muladdmb6_U46_n_32;
  wire filter_mac_muladdmb6_U46_n_33;
  wire filter_mac_muladdmb6_U46_n_34;
  wire filter_mac_muladdmb6_U46_n_35;
  wire filter_mac_muladdmb6_U46_n_36;
  wire filter_mac_muladdmb6_U46_n_37;
  wire filter_mac_muladdmb6_U46_n_38;
  wire filter_mac_muladdmb6_U46_n_39;
  wire filter_mac_muladdmb6_U46_n_4;
  wire filter_mac_muladdmb6_U46_n_40;
  wire filter_mac_muladdmb6_U46_n_41;
  wire filter_mac_muladdmb6_U46_n_42;
  wire filter_mac_muladdmb6_U46_n_43;
  wire filter_mac_muladdmb6_U46_n_44;
  wire filter_mac_muladdmb6_U46_n_45;
  wire filter_mac_muladdmb6_U46_n_46;
  wire filter_mac_muladdmb6_U46_n_47;
  wire filter_mac_muladdmb6_U46_n_48;
  wire filter_mac_muladdmb6_U46_n_5;
  wire filter_mac_muladdmb6_U46_n_6;
  wire filter_mac_muladdmb6_U46_n_7;
  wire filter_mac_muladdmb6_U46_n_8;
  wire filter_mac_muladdmb6_U46_n_9;
  wire filter_mac_muladdncg_U56_n_1;
  wire filter_mac_muladdncg_U56_n_10;
  wire filter_mac_muladdncg_U56_n_11;
  wire filter_mac_muladdncg_U56_n_12;
  wire filter_mac_muladdncg_U56_n_13;
  wire filter_mac_muladdncg_U56_n_14;
  wire filter_mac_muladdncg_U56_n_15;
  wire filter_mac_muladdncg_U56_n_16;
  wire filter_mac_muladdncg_U56_n_17;
  wire filter_mac_muladdncg_U56_n_18;
  wire filter_mac_muladdncg_U56_n_19;
  wire filter_mac_muladdncg_U56_n_2;
  wire filter_mac_muladdncg_U56_n_20;
  wire filter_mac_muladdncg_U56_n_3;
  wire filter_mac_muladdncg_U56_n_4;
  wire filter_mac_muladdncg_U56_n_5;
  wire filter_mac_muladdncg_U56_n_6;
  wire filter_mac_muladdncg_U56_n_7;
  wire filter_mac_muladdncg_U56_n_8;
  wire filter_mac_muladdncg_U56_n_9;
  wire filter_mac_muladdocq_U50_n_20;
  wire filter_mac_muladdocq_U50_n_21;
  wire filter_mac_muladdocq_U50_n_22;
  wire filter_mac_muladdocq_U50_n_23;
  wire filter_mac_muladdocq_U50_n_24;
  wire filter_mac_muladdocq_U50_n_25;
  wire filter_mac_muladdocq_U50_n_26;
  wire filter_mac_muladdocq_U50_n_27;
  wire filter_mac_muladdocq_U50_n_28;
  wire filter_mac_muladdocq_U50_n_29;
  wire filter_mac_muladdocq_U50_n_30;
  wire filter_mac_muladdocq_U50_n_31;
  wire filter_mac_muladdocq_U50_n_32;
  wire filter_mac_muladdocq_U50_n_33;
  wire filter_mac_muladdocq_U50_n_34;
  wire filter_mac_muladdocq_U50_n_35;
  wire filter_mac_muladdtde_U54_n_1;
  wire filter_mac_muladdtde_U54_n_10;
  wire filter_mac_muladdtde_U54_n_11;
  wire filter_mac_muladdtde_U54_n_12;
  wire filter_mac_muladdtde_U54_n_13;
  wire filter_mac_muladdtde_U54_n_14;
  wire filter_mac_muladdtde_U54_n_15;
  wire filter_mac_muladdtde_U54_n_16;
  wire filter_mac_muladdtde_U54_n_17;
  wire filter_mac_muladdtde_U54_n_18;
  wire filter_mac_muladdtde_U54_n_19;
  wire filter_mac_muladdtde_U54_n_2;
  wire filter_mac_muladdtde_U54_n_3;
  wire filter_mac_muladdtde_U54_n_4;
  wire filter_mac_muladdtde_U54_n_5;
  wire filter_mac_muladdtde_U54_n_6;
  wire filter_mac_muladdtde_U54_n_7;
  wire filter_mac_muladdtde_U54_n_8;
  wire filter_mac_muladdtde_U54_n_9;
  wire filter_mac_muladdudo_U55_n_1;
  wire filter_mac_muladdudo_U55_n_10;
  wire filter_mac_muladdudo_U55_n_11;
  wire filter_mac_muladdudo_U55_n_12;
  wire filter_mac_muladdudo_U55_n_13;
  wire filter_mac_muladdudo_U55_n_14;
  wire filter_mac_muladdudo_U55_n_15;
  wire filter_mac_muladdudo_U55_n_16;
  wire filter_mac_muladdudo_U55_n_17;
  wire filter_mac_muladdudo_U55_n_18;
  wire filter_mac_muladdudo_U55_n_19;
  wire filter_mac_muladdudo_U55_n_2;
  wire filter_mac_muladdudo_U55_n_20;
  wire filter_mac_muladdudo_U55_n_21;
  wire filter_mac_muladdudo_U55_n_3;
  wire filter_mac_muladdudo_U55_n_4;
  wire filter_mac_muladdudo_U55_n_5;
  wire filter_mac_muladdudo_U55_n_6;
  wire filter_mac_muladdudo_U55_n_7;
  wire filter_mac_muladdudo_U55_n_8;
  wire filter_mac_muladdudo_U55_n_9;
  wire filter_mac_muladdvdy_U57_n_1;
  wire filter_mac_muladdvdy_U57_n_10;
  wire filter_mac_muladdvdy_U57_n_11;
  wire filter_mac_muladdvdy_U57_n_12;
  wire filter_mac_muladdvdy_U57_n_13;
  wire filter_mac_muladdvdy_U57_n_14;
  wire filter_mac_muladdvdy_U57_n_15;
  wire filter_mac_muladdvdy_U57_n_16;
  wire filter_mac_muladdvdy_U57_n_17;
  wire filter_mac_muladdvdy_U57_n_18;
  wire filter_mac_muladdvdy_U57_n_19;
  wire filter_mac_muladdvdy_U57_n_2;
  wire filter_mac_muladdvdy_U57_n_20;
  wire filter_mac_muladdvdy_U57_n_3;
  wire filter_mac_muladdvdy_U57_n_4;
  wire filter_mac_muladdvdy_U57_n_5;
  wire filter_mac_muladdvdy_U57_n_6;
  wire filter_mac_muladdvdy_U57_n_7;
  wire filter_mac_muladdvdy_U57_n_8;
  wire filter_mac_muladdvdy_U57_n_9;
  wire grp_Filter2D_fu_40_ap_start_reg_reg;
  wire grp_fu_1899_p2_i_1_n_1;
  wire grp_fu_1899_p2_i_2_n_1;
  wire grp_fu_1899_p2_i_3_n_1;
  wire grp_fu_1899_p2_i_4_n_1;
  wire grp_fu_1899_p2_i_5_n_1;
  wire grp_fu_1899_p2_i_6_n_1;
  wire grp_fu_1899_p2_i_7_n_1;
  wire grp_fu_1899_p2_i_8_n_1;
  wire grp_fu_1899_p2_n_100;
  wire grp_fu_1899_p2_n_101;
  wire grp_fu_1899_p2_n_102;
  wire grp_fu_1899_p2_n_103;
  wire grp_fu_1899_p2_n_104;
  wire grp_fu_1899_p2_n_105;
  wire grp_fu_1899_p2_n_106;
  wire grp_fu_1899_p2_n_90;
  wire grp_fu_1899_p2_n_91;
  wire grp_fu_1899_p2_n_92;
  wire grp_fu_1899_p2_n_93;
  wire grp_fu_1899_p2_n_94;
  wire grp_fu_1899_p2_n_95;
  wire grp_fu_1899_p2_n_96;
  wire grp_fu_1899_p2_n_97;
  wire grp_fu_1899_p2_n_98;
  wire grp_fu_1899_p2_n_99;
  wire [16:0]grp_fu_1899_p3;
  wire [17:0]grp_fu_1907_p3;
  wire grp_fu_1924_p2_i_1_n_1;
  wire grp_fu_1924_p2_i_2_n_1;
  wire grp_fu_1924_p2_i_3_n_1;
  wire grp_fu_1924_p2_i_4_n_1;
  wire grp_fu_1924_p2_i_5_n_1;
  wire grp_fu_1924_p2_i_6_n_1;
  wire grp_fu_1924_p2_i_7_n_1;
  wire grp_fu_1924_p2_i_8_n_1;
  wire grp_fu_1924_p2_i_9_n_1;
  wire grp_fu_1924_p2_n_100;
  wire grp_fu_1924_p2_n_101;
  wire grp_fu_1924_p2_n_102;
  wire grp_fu_1924_p2_n_103;
  wire grp_fu_1924_p2_n_104;
  wire grp_fu_1924_p2_n_105;
  wire grp_fu_1924_p2_n_106;
  wire grp_fu_1924_p2_n_90;
  wire grp_fu_1924_p2_n_91;
  wire grp_fu_1924_p2_n_92;
  wire grp_fu_1924_p2_n_93;
  wire grp_fu_1924_p2_n_94;
  wire grp_fu_1924_p2_n_95;
  wire grp_fu_1924_p2_n_96;
  wire grp_fu_1924_p2_n_97;
  wire grp_fu_1924_p2_n_98;
  wire grp_fu_1924_p2_n_99;
  wire [7:0]grp_fu_1932_p1;
  wire [7:0]grp_fu_1940_p1;
  wire grp_fu_1948_p2_n_100;
  wire grp_fu_1948_p2_n_101;
  wire grp_fu_1948_p2_n_102;
  wire grp_fu_1948_p2_n_103;
  wire grp_fu_1948_p2_n_104;
  wire grp_fu_1948_p2_n_105;
  wire grp_fu_1948_p2_n_106;
  wire grp_fu_1948_p2_n_90;
  wire grp_fu_1948_p2_n_91;
  wire grp_fu_1948_p2_n_92;
  wire grp_fu_1948_p2_n_93;
  wire grp_fu_1948_p2_n_94;
  wire grp_fu_1948_p2_n_95;
  wire grp_fu_1948_p2_n_96;
  wire grp_fu_1948_p2_n_97;
  wire grp_fu_1948_p2_n_98;
  wire grp_fu_1948_p2_n_99;
  wire [17:0]grp_fu_1948_p3;
  wire grp_fu_1962_p2_i_1_n_1;
  wire grp_fu_1962_p2_i_2_n_1;
  wire grp_fu_1962_p2_i_3_n_1;
  wire grp_fu_1962_p2_i_4_n_1;
  wire grp_fu_1962_p2_i_5_n_1;
  wire grp_fu_1962_p2_i_6_n_1;
  wire grp_fu_1962_p2_i_7_n_1;
  wire grp_fu_1962_p2_i_8_n_1;
  wire grp_fu_1962_p2_n_100;
  wire grp_fu_1962_p2_n_101;
  wire grp_fu_1962_p2_n_102;
  wire grp_fu_1962_p2_n_103;
  wire grp_fu_1962_p2_n_104;
  wire grp_fu_1962_p2_n_105;
  wire grp_fu_1962_p2_n_106;
  wire grp_fu_1962_p2_n_90;
  wire grp_fu_1962_p2_n_91;
  wire grp_fu_1962_p2_n_92;
  wire grp_fu_1962_p2_n_93;
  wire grp_fu_1962_p2_n_94;
  wire grp_fu_1962_p2_n_95;
  wire grp_fu_1962_p2_n_96;
  wire grp_fu_1962_p2_n_97;
  wire grp_fu_1962_p2_n_98;
  wire grp_fu_1962_p2_n_99;
  wire [17:0]grp_fu_1962_p3;
  wire [7:0]grp_fu_1982_p1;
  wire [18:0]grp_fu_2024_p3;
  wire [18:0]grp_fu_2033_p3;
  wire [8:0]i_V_fu_466_p2;
  wire [8:0]i_V_reg_2286;
  wire \i_V_reg_2286[6]_i_2_n_1 ;
  wire \i_V_reg_2286[8]_i_2_n_1 ;
  wire icmp_ln444_fu_910_p2;
  wire \icmp_ln444_reg_2351[0]_i_3_n_1 ;
  wire \icmp_ln444_reg_2351[0]_i_4_n_1 ;
  wire icmp_ln444_reg_2351_pp0_iter1_reg;
  wire icmp_ln444_reg_2351_pp0_iter2_reg;
  wire icmp_ln444_reg_2351_pp0_iter3_reg;
  wire \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ;
  wire \icmp_ln444_reg_2351_reg_n_1_[0] ;
  wire \icmp_ln879_1_reg_2309[0]_i_1_n_1 ;
  wire \icmp_ln879_1_reg_2309_reg_n_1_[0] ;
  wire \icmp_ln879_2_reg_2313[0]_i_1_n_1 ;
  wire \icmp_ln879_2_reg_2313_reg_n_1_[0] ;
  wire \icmp_ln879_reg_2305[0]_i_1_n_1 ;
  wire \icmp_ln879_reg_2305_reg_n_1_[0] ;
  wire icmp_ln887_fu_472_p2;
  wire icmp_ln887_reg_2291;
  wire icmp_ln899_1_reg_2317;
  wire \icmp_ln899_1_reg_2317[0]_i_1_n_1 ;
  wire icmp_ln899_fu_484_p2;
  wire \icmp_ln899_reg_2300[0]_i_1_n_1 ;
  wire \icmp_ln899_reg_2300[0]_i_3_n_1 ;
  wire \icmp_ln899_reg_2300_reg_n_1_[0] ;
  wire img_1_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [9:0]j_V_fu_916_p2;
  wire k_buf_0_val_5_U_n_19;
  wire [7:0]k_buf_0_val_5_q0;
  wire k_buf_0_val_6_U_n_20;
  wire k_buf_0_val_6_U_n_21;
  wire k_buf_0_val_6_U_n_25;
  wire k_buf_0_val_6_U_n_26;
  wire k_buf_0_val_6_U_n_27;
  wire k_buf_0_val_6_U_n_28;
  wire k_buf_0_val_6_U_n_29;
  wire k_buf_0_val_6_U_n_30;
  wire k_buf_0_val_6_U_n_31;
  wire k_buf_0_val_6_U_n_32;
  wire k_buf_0_val_6_U_n_33;
  wire k_buf_0_val_6_addr_reg_23990;
  wire [7:0]k_buf_0_val_6_q0;
  wire [7:0]k_buf_0_val_7_q0;
  wire k_buf_0_val_8_U_n_11;
  wire k_buf_0_val_8_U_n_12;
  wire k_buf_0_val_8_U_n_13;
  wire k_buf_0_val_8_U_n_14;
  wire k_buf_0_val_8_U_n_15;
  wire k_buf_0_val_8_U_n_16;
  wire k_buf_0_val_8_U_n_17;
  wire k_buf_0_val_8_U_n_18;
  wire k_buf_0_val_8_U_n_19;
  wire k_buf_0_val_8_U_n_20;
  wire k_buf_0_val_8_U_n_21;
  wire k_buf_0_val_8_U_n_22;
  wire k_buf_0_val_8_U_n_23;
  wire k_buf_0_val_8_U_n_24;
  wire k_buf_0_val_8_U_n_25;
  wire k_buf_0_val_8_U_n_26;
  wire k_buf_0_val_8_U_n_32;
  wire k_buf_0_val_8_U_n_41;
  wire k_buf_0_val_8_U_n_42;
  wire k_buf_0_val_8_U_n_43;
  wire k_buf_0_val_8_U_n_44;
  wire k_buf_0_val_8_U_n_45;
  wire k_buf_0_val_8_U_n_46;
  wire k_buf_0_val_8_U_n_47;
  wire k_buf_0_val_8_U_n_48;
  wire k_buf_0_val_8_U_n_49;
  wire k_buf_0_val_8_U_n_50;
  wire k_buf_0_val_8_U_n_51;
  wire k_buf_0_val_8_U_n_52;
  wire k_buf_0_val_8_U_n_53;
  wire k_buf_0_val_8_U_n_54;
  wire k_buf_0_val_8_U_n_55;
  wire k_buf_0_val_8_U_n_56;
  wire k_buf_0_val_8_U_n_57;
  wire k_buf_0_val_8_U_n_58;
  wire k_buf_0_val_8_U_n_59;
  wire [7:0]k_buf_0_val_8_q0;
  wire k_buf_0_val_9_U_n_10;
  wire k_buf_0_val_9_U_n_11;
  wire k_buf_0_val_9_U_n_12;
  wire k_buf_0_val_9_U_n_13;
  wire k_buf_0_val_9_U_n_14;
  wire k_buf_0_val_9_U_n_15;
  wire k_buf_0_val_9_U_n_16;
  wire k_buf_0_val_9_U_n_17;
  wire k_buf_0_val_9_U_n_18;
  wire k_buf_0_val_9_U_n_19;
  wire k_buf_0_val_9_U_n_20;
  wire k_buf_0_val_9_U_n_21;
  wire k_buf_0_val_9_U_n_22;
  wire k_buf_0_val_9_U_n_23;
  wire k_buf_0_val_9_U_n_24;
  wire k_buf_0_val_9_U_n_33;
  wire k_buf_0_val_9_U_n_51;
  wire k_buf_0_val_9_U_n_52;
  wire k_buf_0_val_9_U_n_53;
  wire k_buf_0_val_9_U_n_6;
  wire k_buf_0_val_9_U_n_7;
  wire k_buf_0_val_9_U_n_8;
  wire k_buf_0_val_9_U_n_9;
  wire [9:0]k_buf_0_val_9_addr_reg_2422;
  wire [0:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire mul_ln1118_10_reg_24880;
  wire mul_ln1118_10_reg_2488_reg_i_2_n_1;
  wire mul_ln1118_10_reg_2488_reg_i_3_n_1;
  wire mul_ln1118_10_reg_2488_reg_i_4_n_1;
  wire mul_ln1118_10_reg_2488_reg_i_5_n_1;
  wire mul_ln1118_10_reg_2488_reg_i_6_n_1;
  wire mul_ln1118_10_reg_2488_reg_i_7_n_1;
  wire mul_ln1118_10_reg_2488_reg_i_8_n_1;
  wire mul_ln1118_10_reg_2488_reg_i_9_n_1;
  wire mul_ln1118_10_reg_2488_reg_n_107;
  wire mul_ln1118_10_reg_2488_reg_n_108;
  wire mul_ln1118_10_reg_2488_reg_n_109;
  wire mul_ln1118_10_reg_2488_reg_n_110;
  wire mul_ln1118_10_reg_2488_reg_n_111;
  wire mul_ln1118_10_reg_2488_reg_n_112;
  wire mul_ln1118_10_reg_2488_reg_n_113;
  wire mul_ln1118_10_reg_2488_reg_n_114;
  wire mul_ln1118_10_reg_2488_reg_n_115;
  wire mul_ln1118_10_reg_2488_reg_n_116;
  wire mul_ln1118_10_reg_2488_reg_n_117;
  wire mul_ln1118_10_reg_2488_reg_n_118;
  wire mul_ln1118_10_reg_2488_reg_n_119;
  wire mul_ln1118_10_reg_2488_reg_n_120;
  wire mul_ln1118_10_reg_2488_reg_n_121;
  wire mul_ln1118_10_reg_2488_reg_n_122;
  wire mul_ln1118_10_reg_2488_reg_n_123;
  wire mul_ln1118_10_reg_2488_reg_n_124;
  wire mul_ln1118_10_reg_2488_reg_n_125;
  wire mul_ln1118_10_reg_2488_reg_n_126;
  wire mul_ln1118_10_reg_2488_reg_n_127;
  wire mul_ln1118_10_reg_2488_reg_n_128;
  wire mul_ln1118_10_reg_2488_reg_n_129;
  wire mul_ln1118_10_reg_2488_reg_n_130;
  wire mul_ln1118_10_reg_2488_reg_n_131;
  wire mul_ln1118_10_reg_2488_reg_n_132;
  wire mul_ln1118_10_reg_2488_reg_n_133;
  wire mul_ln1118_10_reg_2488_reg_n_134;
  wire mul_ln1118_10_reg_2488_reg_n_135;
  wire mul_ln1118_10_reg_2488_reg_n_136;
  wire mul_ln1118_10_reg_2488_reg_n_137;
  wire mul_ln1118_10_reg_2488_reg_n_138;
  wire mul_ln1118_10_reg_2488_reg_n_139;
  wire mul_ln1118_10_reg_2488_reg_n_140;
  wire mul_ln1118_10_reg_2488_reg_n_141;
  wire mul_ln1118_10_reg_2488_reg_n_142;
  wire mul_ln1118_10_reg_2488_reg_n_143;
  wire mul_ln1118_10_reg_2488_reg_n_144;
  wire mul_ln1118_10_reg_2488_reg_n_145;
  wire mul_ln1118_10_reg_2488_reg_n_146;
  wire mul_ln1118_10_reg_2488_reg_n_147;
  wire mul_ln1118_10_reg_2488_reg_n_148;
  wire mul_ln1118_10_reg_2488_reg_n_149;
  wire mul_ln1118_10_reg_2488_reg_n_150;
  wire mul_ln1118_10_reg_2488_reg_n_151;
  wire mul_ln1118_10_reg_2488_reg_n_152;
  wire mul_ln1118_10_reg_2488_reg_n_153;
  wire mul_ln1118_10_reg_2488_reg_n_154;
  wire [17:0]mul_ln1118_13_reg_2493;
  wire mul_ln1118_14_reg_2498_reg_i_1_n_1;
  wire mul_ln1118_14_reg_2498_reg_i_2_n_1;
  wire mul_ln1118_14_reg_2498_reg_i_3_n_1;
  wire mul_ln1118_14_reg_2498_reg_i_4_n_1;
  wire mul_ln1118_14_reg_2498_reg_i_5_n_1;
  wire mul_ln1118_14_reg_2498_reg_i_6_n_1;
  wire mul_ln1118_14_reg_2498_reg_i_7_n_1;
  wire mul_ln1118_14_reg_2498_reg_i_8_n_1;
  wire mul_ln1118_14_reg_2498_reg_n_100;
  wire mul_ln1118_14_reg_2498_reg_n_101;
  wire mul_ln1118_14_reg_2498_reg_n_102;
  wire mul_ln1118_14_reg_2498_reg_n_103;
  wire mul_ln1118_14_reg_2498_reg_n_104;
  wire mul_ln1118_14_reg_2498_reg_n_105;
  wire mul_ln1118_14_reg_2498_reg_n_106;
  wire mul_ln1118_14_reg_2498_reg_n_88;
  wire mul_ln1118_14_reg_2498_reg_n_89;
  wire mul_ln1118_14_reg_2498_reg_n_90;
  wire mul_ln1118_14_reg_2498_reg_n_91;
  wire mul_ln1118_14_reg_2498_reg_n_92;
  wire mul_ln1118_14_reg_2498_reg_n_93;
  wire mul_ln1118_14_reg_2498_reg_n_94;
  wire mul_ln1118_14_reg_2498_reg_n_95;
  wire mul_ln1118_14_reg_2498_reg_n_96;
  wire mul_ln1118_14_reg_2498_reg_n_97;
  wire mul_ln1118_14_reg_2498_reg_n_98;
  wire mul_ln1118_14_reg_2498_reg_n_99;
  wire mul_ln703_2_reg_2508_reg_n_107;
  wire mul_ln703_2_reg_2508_reg_n_108;
  wire mul_ln703_2_reg_2508_reg_n_109;
  wire mul_ln703_2_reg_2508_reg_n_110;
  wire mul_ln703_2_reg_2508_reg_n_111;
  wire mul_ln703_2_reg_2508_reg_n_112;
  wire mul_ln703_2_reg_2508_reg_n_113;
  wire mul_ln703_2_reg_2508_reg_n_114;
  wire mul_ln703_2_reg_2508_reg_n_115;
  wire mul_ln703_2_reg_2508_reg_n_116;
  wire mul_ln703_2_reg_2508_reg_n_117;
  wire mul_ln703_2_reg_2508_reg_n_118;
  wire mul_ln703_2_reg_2508_reg_n_119;
  wire mul_ln703_2_reg_2508_reg_n_120;
  wire mul_ln703_2_reg_2508_reg_n_121;
  wire mul_ln703_2_reg_2508_reg_n_122;
  wire mul_ln703_2_reg_2508_reg_n_123;
  wire mul_ln703_2_reg_2508_reg_n_124;
  wire mul_ln703_2_reg_2508_reg_n_125;
  wire mul_ln703_2_reg_2508_reg_n_126;
  wire mul_ln703_2_reg_2508_reg_n_127;
  wire mul_ln703_2_reg_2508_reg_n_128;
  wire mul_ln703_2_reg_2508_reg_n_129;
  wire mul_ln703_2_reg_2508_reg_n_130;
  wire mul_ln703_2_reg_2508_reg_n_131;
  wire mul_ln703_2_reg_2508_reg_n_132;
  wire mul_ln703_2_reg_2508_reg_n_133;
  wire mul_ln703_2_reg_2508_reg_n_134;
  wire mul_ln703_2_reg_2508_reg_n_135;
  wire mul_ln703_2_reg_2508_reg_n_136;
  wire mul_ln703_2_reg_2508_reg_n_137;
  wire mul_ln703_2_reg_2508_reg_n_138;
  wire mul_ln703_2_reg_2508_reg_n_139;
  wire mul_ln703_2_reg_2508_reg_n_140;
  wire mul_ln703_2_reg_2508_reg_n_141;
  wire mul_ln703_2_reg_2508_reg_n_142;
  wire mul_ln703_2_reg_2508_reg_n_143;
  wire mul_ln703_2_reg_2508_reg_n_144;
  wire mul_ln703_2_reg_2508_reg_n_145;
  wire mul_ln703_2_reg_2508_reg_n_146;
  wire mul_ln703_2_reg_2508_reg_n_147;
  wire mul_ln703_2_reg_2508_reg_n_148;
  wire mul_ln703_2_reg_2508_reg_n_149;
  wire mul_ln703_2_reg_2508_reg_n_150;
  wire mul_ln703_2_reg_2508_reg_n_151;
  wire mul_ln703_2_reg_2508_reg_n_152;
  wire mul_ln703_2_reg_2508_reg_n_153;
  wire mul_ln703_2_reg_2508_reg_n_154;
  wire or_ln457_fu_1050_p2;
  wire or_ln457_reg_2374;
  wire \or_ln457_reg_2374[0]_i_2_n_1 ;
  wire or_ln457_reg_2374_pp0_iter1_reg;
  wire [6:0]p_Val2_1_fu_1835_p4;
  wire [7:7]p_Val2_1_fu_1835_p4_0;
  wire [7:7]p_Val2_2_fu_1857_p2;
  wire p_Val2_4_reg_2528;
  wire p_Val2_4_reg_25280;
  wire \p_Val2_4_reg_2528[0]_i_1_n_1 ;
  wire \p_Val2_4_reg_2528[1]_i_1_n_1 ;
  wire \p_Val2_4_reg_2528[2]_i_1_n_1 ;
  wire \p_Val2_4_reg_2528[3]_i_1_n_1 ;
  wire \p_Val2_4_reg_2528[4]_i_1_n_1 ;
  wire \p_Val2_4_reg_2528[5]_i_1_n_1 ;
  wire \p_Val2_4_reg_2528[6]_i_1_n_1 ;
  wire \p_Val2_4_reg_2528[7]_i_4_n_1 ;
  wire [7:0]\p_Val2_4_reg_2528_reg[7]_0 ;
  wire p_Val2_s_fu_1829_p2__0_carry__0_i_1_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__0_i_2_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__0_i_3_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__0_i_4_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__0_i_5_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__0_i_6_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__0_i_7_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__0_i_8_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__0_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__0_n_2;
  wire p_Val2_s_fu_1829_p2__0_carry__0_n_3;
  wire p_Val2_s_fu_1829_p2__0_carry__0_n_4;
  wire p_Val2_s_fu_1829_p2__0_carry__1_i_1_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__1_i_2_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__1_i_3_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__1_i_4_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__1_i_5_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__1_i_6_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__1_i_7_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__1_i_8_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__1_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__1_n_2;
  wire p_Val2_s_fu_1829_p2__0_carry__1_n_3;
  wire p_Val2_s_fu_1829_p2__0_carry__1_n_4;
  wire p_Val2_s_fu_1829_p2__0_carry__2_i_1_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__2_i_2_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__2_i_3_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__2_i_4_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__2_i_5_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__2_i_6_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__2_i_7_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__2_i_8_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__2_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__2_n_2;
  wire p_Val2_s_fu_1829_p2__0_carry__2_n_3;
  wire p_Val2_s_fu_1829_p2__0_carry__2_n_4;
  wire p_Val2_s_fu_1829_p2__0_carry__3_i_1_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__3_i_2_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__3_i_3_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__3_i_4_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__3_i_5_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__3_i_6_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__3_i_7_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__3_i_8_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__3_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__3_n_2;
  wire p_Val2_s_fu_1829_p2__0_carry__3_n_3;
  wire p_Val2_s_fu_1829_p2__0_carry__3_n_4;
  wire p_Val2_s_fu_1829_p2__0_carry__4_i_1_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry__4_n_4;
  wire p_Val2_s_fu_1829_p2__0_carry_i_1_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry_i_2_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry_i_3_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry_i_4_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry_i_5_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry_i_6_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry_i_7_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry_n_1;
  wire p_Val2_s_fu_1829_p2__0_carry_n_2;
  wire p_Val2_s_fu_1829_p2__0_carry_n_3;
  wire p_Val2_s_fu_1829_p2__0_carry_n_4;
  wire p_i_10__1_n_1;
  wire p_i_10__1_n_2;
  wire p_i_10__1_n_3;
  wire p_i_10__1_n_4;
  wire p_i_10__1_n_5;
  wire p_i_10__1_n_6;
  wire p_i_10__1_n_7;
  wire p_i_10__1_n_8;
  wire p_i_11__1_n_1;
  wire p_i_11__1_n_2;
  wire p_i_11__1_n_3;
  wire p_i_11__1_n_4;
  wire p_i_11__1_n_5;
  wire p_i_11__1_n_6;
  wire p_i_11__1_n_7;
  wire p_i_11__1_n_8;
  wire p_i_12__1_n_1;
  wire p_i_12__1_n_2;
  wire p_i_12__1_n_3;
  wire p_i_12__1_n_4;
  wire p_i_12__1_n_5;
  wire p_i_12__1_n_6;
  wire p_i_12__1_n_7;
  wire p_i_12__1_n_8;
  wire p_i_13__1_n_1;
  wire p_i_13__1_n_2;
  wire p_i_13__1_n_3;
  wire p_i_13__1_n_4;
  wire p_i_13__1_n_5;
  wire p_i_13__1_n_6;
  wire p_i_13__1_n_7;
  wire p_i_13__1_n_8;
  wire p_i_14__1_n_1;
  wire p_i_15__1_n_1;
  wire p_i_16__1_n_1;
  wire p_i_17__1_n_1;
  wire p_i_18__0_n_1;
  wire p_i_19__0_n_1;
  wire p_i_20__0_n_1;
  wire p_i_21__0_n_1;
  wire p_i_22__0_n_1;
  wire p_i_23__0_n_1;
  wire p_i_24__0_n_1;
  wire p_i_25__0_n_1;
  wire p_i_26__0_n_1;
  wire p_i_27__0_n_1;
  wire p_i_28_n_1;
  wire p_i_29_n_1;
  wire p_i_30_n_1;
  wire p_i_9__2_n_3;
  wire p_i_9__2_n_4;
  wire p_i_9__2_n_6;
  wire p_i_9__2_n_7;
  wire p_i_9__2_n_8;
  wire [7:0]right_border_buf_0_10_fu_290;
  wire [7:0]right_border_buf_0_11_fu_294;
  wire [7:0]right_border_buf_0_12_fu_298;
  wire [7:0]right_border_buf_0_13_fu_302;
  wire \right_border_buf_0_13_fu_302[7]_i_2_n_1 ;
  wire [7:0]right_border_buf_0_14_fu_306;
  wire [7:0]right_border_buf_0_1_fu_254;
  wire [7:0]right_border_buf_0_2_fu_258;
  wire [7:0]right_border_buf_0_3_fu_262;
  wire [7:0]right_border_buf_0_4_fu_266;
  wire [7:0]right_border_buf_0_5_fu_270;
  wire [7:0]right_border_buf_0_6_fu_274;
  wire [7:0]right_border_buf_0_7_fu_278;
  wire [7:0]right_border_buf_0_8_fu_282;
  wire [7:0]right_border_buf_0_9_fu_286;
  wire [7:0]right_border_buf_0_s_fu_250;
  wire [7:0]sel0;
  wire [7:0]src_kernel_win_0_va_10_fu_210;
  wire src_kernel_win_0_va_10_fu_2100;
  wire [7:0]src_kernel_win_0_va_11_fu_214;
  wire [7:0]src_kernel_win_0_va_12_fu_218;
  wire [7:0]src_kernel_win_0_va_13_fu_222;
  wire [7:0]src_kernel_win_0_va_14_fu_226;
  wire [7:0]src_kernel_win_0_va_15_fu_230;
  wire src_kernel_win_0_va_15_fu_2300;
  wire src_kernel_win_0_va_16_fu_2340;
  wire \src_kernel_win_0_va_16_fu_234_reg_n_1_[0] ;
  wire \src_kernel_win_0_va_16_fu_234_reg_n_1_[1] ;
  wire \src_kernel_win_0_va_16_fu_234_reg_n_1_[2] ;
  wire \src_kernel_win_0_va_16_fu_234_reg_n_1_[3] ;
  wire \src_kernel_win_0_va_16_fu_234_reg_n_1_[4] ;
  wire \src_kernel_win_0_va_16_fu_234_reg_n_1_[5] ;
  wire \src_kernel_win_0_va_16_fu_234_reg_n_1_[6] ;
  wire \src_kernel_win_0_va_16_fu_234_reg_n_1_[7] ;
  wire \src_kernel_win_0_va_17_fu_238_reg_n_1_[0] ;
  wire \src_kernel_win_0_va_17_fu_238_reg_n_1_[1] ;
  wire \src_kernel_win_0_va_17_fu_238_reg_n_1_[2] ;
  wire \src_kernel_win_0_va_17_fu_238_reg_n_1_[3] ;
  wire \src_kernel_win_0_va_17_fu_238_reg_n_1_[4] ;
  wire \src_kernel_win_0_va_17_fu_238_reg_n_1_[5] ;
  wire \src_kernel_win_0_va_17_fu_238_reg_n_1_[6] ;
  wire \src_kernel_win_0_va_17_fu_238_reg_n_1_[7] ;
  wire [7:0]src_kernel_win_0_va_18_fu_242;
  wire [7:0]src_kernel_win_0_va_19_fu_246;
  wire \src_kernel_win_0_va_1_fu_174_reg_n_1_[0] ;
  wire \src_kernel_win_0_va_1_fu_174_reg_n_1_[1] ;
  wire \src_kernel_win_0_va_1_fu_174_reg_n_1_[2] ;
  wire \src_kernel_win_0_va_1_fu_174_reg_n_1_[3] ;
  wire \src_kernel_win_0_va_1_fu_174_reg_n_1_[4] ;
  wire \src_kernel_win_0_va_1_fu_174_reg_n_1_[5] ;
  wire \src_kernel_win_0_va_1_fu_174_reg_n_1_[6] ;
  wire \src_kernel_win_0_va_1_fu_174_reg_n_1_[7] ;
  wire [7:0]src_kernel_win_0_va_20_fu_1340_p3;
  wire [7:0]src_kernel_win_0_va_20_reg_2433;
  wire [7:0]src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg;
  wire [7:0]src_kernel_win_0_va_21_fu_1362_p3;
  wire [7:0]src_kernel_win_0_va_21_reg_2439;
  wire [7:0]src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg;
  wire [7:0]src_kernel_win_0_va_22_fu_1384_p3;
  wire [7:0]src_kernel_win_0_va_22_reg_2445;
  wire \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[0] ;
  wire \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[1] ;
  wire \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[2] ;
  wire \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[3] ;
  wire \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[4] ;
  wire \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[5] ;
  wire \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[6] ;
  wire \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[7] ;
  wire [7:0]src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg;
  wire [7:0]src_kernel_win_0_va_23_reg_2451;
  wire \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[0] ;
  wire \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[1] ;
  wire \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[2] ;
  wire \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[3] ;
  wire \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[4] ;
  wire \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[5] ;
  wire \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[6] ;
  wire \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[7] ;
  wire [7:0]src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg;
  wire [7:0]src_kernel_win_0_va_24_fu_1428_p3;
  wire \src_kernel_win_0_va_24_reg_2457_reg_n_1_[0] ;
  wire \src_kernel_win_0_va_24_reg_2457_reg_n_1_[1] ;
  wire \src_kernel_win_0_va_24_reg_2457_reg_n_1_[2] ;
  wire \src_kernel_win_0_va_24_reg_2457_reg_n_1_[3] ;
  wire \src_kernel_win_0_va_24_reg_2457_reg_n_1_[4] ;
  wire \src_kernel_win_0_va_24_reg_2457_reg_n_1_[5] ;
  wire \src_kernel_win_0_va_24_reg_2457_reg_n_1_[6] ;
  wire \src_kernel_win_0_va_24_reg_2457_reg_n_1_[7] ;
  wire [7:0]src_kernel_win_0_va_2_fu_178;
  wire [7:0]src_kernel_win_0_va_4_fu_186;
  wire [7:0]src_kernel_win_0_va_5_fu_190;
  wire [7:0]src_kernel_win_0_va_6_fu_194;
  wire [7:0]src_kernel_win_0_va_7_fu_198;
  wire [7:0]src_kernel_win_0_va_8_fu_202;
  wire [7:0]src_kernel_win_0_va_9_fu_206;
  wire \src_kernel_win_0_va_fu_170_reg_n_1_[0] ;
  wire \src_kernel_win_0_va_fu_170_reg_n_1_[1] ;
  wire \src_kernel_win_0_va_fu_170_reg_n_1_[2] ;
  wire \src_kernel_win_0_va_fu_170_reg_n_1_[3] ;
  wire \src_kernel_win_0_va_fu_170_reg_n_1_[4] ;
  wire \src_kernel_win_0_va_fu_170_reg_n_1_[5] ;
  wire \src_kernel_win_0_va_fu_170_reg_n_1_[6] ;
  wire \src_kernel_win_0_va_fu_170_reg_n_1_[7] ;
  wire start_for_GaussianBlur_U0_empty_n;
  wire t_V_3_reg_445;
  wire t_V_3_reg_4450;
  wire \t_V_3_reg_445[9]_i_4_n_1 ;
  wire \t_V_3_reg_445_reg_n_1_[0] ;
  wire \t_V_3_reg_445_reg_n_1_[1] ;
  wire t_V_reg_434;
  wire \t_V_reg_434_reg_n_1_[0] ;
  wire \t_V_reg_434_reg_n_1_[1] ;
  wire \t_V_reg_434_reg_n_1_[2] ;
  wire \t_V_reg_434_reg_n_1_[3] ;
  wire \t_V_reg_434_reg_n_1_[4] ;
  wire \t_V_reg_434_reg_n_1_[5] ;
  wire \t_V_reg_434_reg_n_1_[6] ;
  wire \t_V_reg_434_reg_n_1_[7] ;
  wire \t_V_reg_434_reg_n_1_[8] ;
  wire tmp_27_fu_1845_p3;
  wire [7:0]tmp_8_reg_2417;
  wire tmp_8_reg_24170;
  wire \tmp_8_reg_2417[7]_i_1_n_1 ;
  wire [7:0]tmp_9_reg_2428;
  wire [9:1]trunc_ln458_fu_1046_p1;
  wire [2:0]trunc_ln458_reg_2369;
  wire we015_out;
  wire we09_out;
  wire we1;
  wire we111_out;
  wire [9:3]x_reg_2364;
  wire \x_reg_2364[4]_i_2_n_1 ;
  wire \x_reg_2364[4]_i_3_n_1 ;
  wire \x_reg_2364[5]_i_1_n_1 ;
  wire \x_reg_2364[5]_i_2_n_1 ;
  wire \x_reg_2364[5]_i_3_n_1 ;
  wire \x_reg_2364[5]_i_4_n_1 ;
  wire \x_reg_2364[7]_i_1_n_1 ;
  wire \x_reg_2364[9]_i_2_n_1 ;
  wire xor_ln457_fu_478_p2;
  wire xor_ln457_reg_2295;
  wire [1:1]xor_ln493_1_fu_764_p2;
  wire [2:1]xor_ln493_1_reg_2326;
  wire \xor_ln493_1_reg_2326[2]_i_1_n_1 ;
  wire [2:1]xor_ln493_2_fu_786_p2;
  wire [2:0]xor_ln493_2_reg_2331;
  wire \xor_ln493_2_reg_2331[1]_i_2_n_1 ;
  wire \xor_ln493_2_reg_2331[2]_i_2_n_1 ;
  wire \xor_ln493_2_reg_2331[2]_i_3_n_1 ;
  wire \xor_ln493_2_reg_2331[2]_i_4_n_1 ;
  wire \xor_ln493_2_reg_2331[2]_i_5_n_1 ;
  wire \xor_ln493_2_reg_2331[2]_i_6_n_1 ;
  wire [2:1]xor_ln493_3_fu_824_p2;
  wire [2:0]xor_ln493_3_reg_2336;
  wire [2:1]xor_ln493_4_fu_862_p2;
  wire [2:1]xor_ln493_4_reg_2341;
  wire [2:1]xor_ln493_5_fu_900_p2;
  wire [2:1]xor_ln493_5_reg_2346;
  wire [2:0]xor_ln493_reg_2392;
  wire [3:3]\NLW_add_ln703_15_reg_2518_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln703_22_reg_2523_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln703_22_reg_2523_reg[18]_i_1_O_UNCONNECTED ;
  wire NLW_add_ln703_6_reg_2478_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln703_6_reg_2478_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln703_6_reg_2478_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln703_6_reg_2478_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln703_6_reg_2478_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln703_6_reg_2478_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln703_6_reg_2478_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln703_6_reg_2478_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln703_6_reg_2478_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_add_ln703_6_reg_2478_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln703_6_reg_2478_reg_PCOUT_UNCONNECTED;
  wire NLW_grp_fu_1899_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_grp_fu_1899_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_grp_fu_1899_p2_OVERFLOW_UNCONNECTED;
  wire NLW_grp_fu_1899_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_grp_fu_1899_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_grp_fu_1899_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_grp_fu_1899_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_grp_fu_1899_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_grp_fu_1899_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_grp_fu_1899_p2_P_UNCONNECTED;
  wire [47:0]NLW_grp_fu_1899_p2_PCOUT_UNCONNECTED;
  wire NLW_grp_fu_1924_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_grp_fu_1924_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_grp_fu_1924_p2_OVERFLOW_UNCONNECTED;
  wire NLW_grp_fu_1924_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_grp_fu_1924_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_grp_fu_1924_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_grp_fu_1924_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_grp_fu_1924_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_grp_fu_1924_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_grp_fu_1924_p2_P_UNCONNECTED;
  wire [47:0]NLW_grp_fu_1924_p2_PCOUT_UNCONNECTED;
  wire NLW_grp_fu_1948_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_grp_fu_1948_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_grp_fu_1948_p2_OVERFLOW_UNCONNECTED;
  wire NLW_grp_fu_1948_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_grp_fu_1948_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_grp_fu_1948_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_grp_fu_1948_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_grp_fu_1948_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_grp_fu_1948_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_grp_fu_1948_p2_P_UNCONNECTED;
  wire [47:0]NLW_grp_fu_1948_p2_PCOUT_UNCONNECTED;
  wire NLW_grp_fu_1962_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_grp_fu_1962_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_grp_fu_1962_p2_OVERFLOW_UNCONNECTED;
  wire NLW_grp_fu_1962_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_grp_fu_1962_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_grp_fu_1962_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_grp_fu_1962_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_grp_fu_1962_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_grp_fu_1962_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_grp_fu_1962_p2_P_UNCONNECTED;
  wire [47:0]NLW_grp_fu_1962_p2_PCOUT_UNCONNECTED;
  wire NLW_mul_ln1118_10_reg_2488_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln1118_10_reg_2488_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln1118_10_reg_2488_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln1118_10_reg_2488_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln1118_10_reg_2488_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln1118_10_reg_2488_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln1118_10_reg_2488_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln1118_10_reg_2488_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln1118_10_reg_2488_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln1118_10_reg_2488_reg_P_UNCONNECTED;
  wire NLW_mul_ln1118_13_reg_2493_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln1118_13_reg_2493_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln1118_13_reg_2493_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln1118_13_reg_2493_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln1118_13_reg_2493_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln1118_13_reg_2493_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln1118_13_reg_2493_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln1118_13_reg_2493_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln1118_13_reg_2493_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_mul_ln1118_13_reg_2493_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln1118_13_reg_2493_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln1118_14_reg_2498_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln1118_14_reg_2498_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln1118_14_reg_2498_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln1118_14_reg_2498_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln1118_14_reg_2498_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln1118_14_reg_2498_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln1118_14_reg_2498_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln1118_14_reg_2498_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln1118_14_reg_2498_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_mul_ln1118_14_reg_2498_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln1118_14_reg_2498_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln703_2_reg_2508_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln703_2_reg_2508_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln703_2_reg_2508_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln703_2_reg_2508_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln703_2_reg_2508_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln703_2_reg_2508_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln703_2_reg_2508_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln703_2_reg_2508_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln703_2_reg_2508_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln703_2_reg_2508_reg_P_UNCONNECTED;
  wire [3:0]NLW_p_Val2_s_fu_1829_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_Val2_s_fu_1829_p2__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_Val2_s_fu_1829_p2__0_carry__1_O_UNCONNECTED;
  wire [0:0]NLW_p_Val2_s_fu_1829_p2__0_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_p_Val2_s_fu_1829_p2__0_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_p_Val2_s_fu_1829_p2__0_carry__4_O_UNCONNECTED;
  wire [3:2]NLW_p_i_9__2_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_9__2_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(Q[1]),
        .I1(and_ln512_reg_2383_pp0_iter6_reg),
        .I2(ap_enable_reg_pp0_iter7_reg_n_1),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .O(ce));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[11]_i_10 
       (.I0(filter_mac_muladdtde_U54_n_11),
        .I1(filter_mac_muladdudo_U55_n_13),
        .O(\add_ln703_12_reg_2513[11]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[11]_i_2 
       (.I0(filter_mac_muladdncg_U56_n_9),
        .I1(add_ln703_10_fu_1654_p2[11]),
        .O(\add_ln703_12_reg_2513[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[11]_i_3 
       (.I0(filter_mac_muladdncg_U56_n_10),
        .I1(add_ln703_10_fu_1654_p2[10]),
        .O(\add_ln703_12_reg_2513[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[11]_i_4 
       (.I0(filter_mac_muladdncg_U56_n_11),
        .I1(add_ln703_10_fu_1654_p2[9]),
        .O(\add_ln703_12_reg_2513[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[11]_i_5 
       (.I0(filter_mac_muladdncg_U56_n_12),
        .I1(add_ln703_10_fu_1654_p2[8]),
        .O(\add_ln703_12_reg_2513[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[11]_i_7 
       (.I0(filter_mac_muladdtde_U54_n_8),
        .I1(filter_mac_muladdudo_U55_n_10),
        .O(\add_ln703_12_reg_2513[11]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[11]_i_8 
       (.I0(filter_mac_muladdtde_U54_n_9),
        .I1(filter_mac_muladdudo_U55_n_11),
        .O(\add_ln703_12_reg_2513[11]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[11]_i_9 
       (.I0(filter_mac_muladdtde_U54_n_10),
        .I1(filter_mac_muladdudo_U55_n_12),
        .O(\add_ln703_12_reg_2513[11]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[15]_i_10 
       (.I0(filter_mac_muladdtde_U54_n_7),
        .I1(filter_mac_muladdudo_U55_n_9),
        .O(\add_ln703_12_reg_2513[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[15]_i_2 
       (.I0(filter_mac_muladdncg_U56_n_5),
        .I1(add_ln703_10_fu_1654_p2[15]),
        .O(\add_ln703_12_reg_2513[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[15]_i_3 
       (.I0(filter_mac_muladdncg_U56_n_6),
        .I1(add_ln703_10_fu_1654_p2[14]),
        .O(\add_ln703_12_reg_2513[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[15]_i_4 
       (.I0(filter_mac_muladdncg_U56_n_7),
        .I1(add_ln703_10_fu_1654_p2[13]),
        .O(\add_ln703_12_reg_2513[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[15]_i_5 
       (.I0(filter_mac_muladdncg_U56_n_8),
        .I1(add_ln703_10_fu_1654_p2[12]),
        .O(\add_ln703_12_reg_2513[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[15]_i_7 
       (.I0(filter_mac_muladdtde_U54_n_4),
        .I1(filter_mac_muladdudo_U55_n_6),
        .O(\add_ln703_12_reg_2513[15]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[15]_i_8 
       (.I0(filter_mac_muladdtde_U54_n_5),
        .I1(filter_mac_muladdudo_U55_n_7),
        .O(\add_ln703_12_reg_2513[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[15]_i_9 
       (.I0(filter_mac_muladdtde_U54_n_6),
        .I1(filter_mac_muladdudo_U55_n_8),
        .O(\add_ln703_12_reg_2513[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[19]_i_2 
       (.I0(filter_mac_muladdncg_U56_n_1),
        .I1(add_ln703_10_fu_1654_p2[19]),
        .O(\add_ln703_12_reg_2513[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[19]_i_3 
       (.I0(filter_mac_muladdncg_U56_n_2),
        .I1(add_ln703_10_fu_1654_p2[18]),
        .O(\add_ln703_12_reg_2513[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[19]_i_4 
       (.I0(filter_mac_muladdncg_U56_n_3),
        .I1(add_ln703_10_fu_1654_p2[17]),
        .O(\add_ln703_12_reg_2513[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[19]_i_5 
       (.I0(filter_mac_muladdncg_U56_n_4),
        .I1(add_ln703_10_fu_1654_p2[16]),
        .O(\add_ln703_12_reg_2513[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln703_12_reg_2513[21]_i_1 
       (.I0(and_ln512_reg_2383_pp0_iter4_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(add_ln703_12_reg_25130));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[21]_i_5 
       (.I0(filter_mac_muladdtde_U54_n_1),
        .I1(filter_mac_muladdudo_U55_n_3),
        .O(\add_ln703_12_reg_2513[21]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[21]_i_6 
       (.I0(filter_mac_muladdtde_U54_n_2),
        .I1(filter_mac_muladdudo_U55_n_4),
        .O(\add_ln703_12_reg_2513[21]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[21]_i_7 
       (.I0(filter_mac_muladdtde_U54_n_3),
        .I1(filter_mac_muladdudo_U55_n_5),
        .O(\add_ln703_12_reg_2513[21]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[3]_i_10 
       (.I0(filter_mac_muladdtde_U54_n_19),
        .I1(filter_mac_muladdudo_U55_n_21),
        .O(\add_ln703_12_reg_2513[3]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[3]_i_2 
       (.I0(filter_mac_muladdncg_U56_n_17),
        .I1(add_ln703_10_fu_1654_p2[3]),
        .O(\add_ln703_12_reg_2513[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[3]_i_3 
       (.I0(filter_mac_muladdncg_U56_n_18),
        .I1(add_ln703_10_fu_1654_p2[2]),
        .O(\add_ln703_12_reg_2513[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[3]_i_4 
       (.I0(filter_mac_muladdncg_U56_n_19),
        .I1(add_ln703_10_fu_1654_p2[1]),
        .O(\add_ln703_12_reg_2513[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[3]_i_5 
       (.I0(filter_mac_muladdncg_U56_n_20),
        .I1(add_ln703_10_fu_1654_p2[0]),
        .O(\add_ln703_12_reg_2513[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[3]_i_7 
       (.I0(filter_mac_muladdtde_U54_n_16),
        .I1(filter_mac_muladdudo_U55_n_18),
        .O(\add_ln703_12_reg_2513[3]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[3]_i_8 
       (.I0(filter_mac_muladdtde_U54_n_17),
        .I1(filter_mac_muladdudo_U55_n_19),
        .O(\add_ln703_12_reg_2513[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[3]_i_9 
       (.I0(filter_mac_muladdtde_U54_n_18),
        .I1(filter_mac_muladdudo_U55_n_20),
        .O(\add_ln703_12_reg_2513[3]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[7]_i_10 
       (.I0(filter_mac_muladdtde_U54_n_15),
        .I1(filter_mac_muladdudo_U55_n_17),
        .O(\add_ln703_12_reg_2513[7]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[7]_i_2 
       (.I0(filter_mac_muladdncg_U56_n_13),
        .I1(add_ln703_10_fu_1654_p2[7]),
        .O(\add_ln703_12_reg_2513[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[7]_i_3 
       (.I0(filter_mac_muladdncg_U56_n_14),
        .I1(add_ln703_10_fu_1654_p2[6]),
        .O(\add_ln703_12_reg_2513[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[7]_i_4 
       (.I0(filter_mac_muladdncg_U56_n_15),
        .I1(add_ln703_10_fu_1654_p2[5]),
        .O(\add_ln703_12_reg_2513[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[7]_i_5 
       (.I0(filter_mac_muladdncg_U56_n_16),
        .I1(add_ln703_10_fu_1654_p2[4]),
        .O(\add_ln703_12_reg_2513[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[7]_i_7 
       (.I0(filter_mac_muladdtde_U54_n_12),
        .I1(filter_mac_muladdudo_U55_n_14),
        .O(\add_ln703_12_reg_2513[7]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[7]_i_8 
       (.I0(filter_mac_muladdtde_U54_n_13),
        .I1(filter_mac_muladdudo_U55_n_15),
        .O(\add_ln703_12_reg_2513[7]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2513[7]_i_9 
       (.I0(filter_mac_muladdtde_U54_n_14),
        .I1(filter_mac_muladdudo_U55_n_16),
        .O(\add_ln703_12_reg_2513[7]_i_9_n_1 ));
  FDRE \add_ln703_12_reg_2513_reg[0] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[0]),
        .Q(add_ln703_12_reg_2513[0]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[10] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[10]),
        .Q(add_ln703_12_reg_2513[10]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[11] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[11]),
        .Q(add_ln703_12_reg_2513[11]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[12] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[12]),
        .Q(add_ln703_12_reg_2513[12]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[13] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[13]),
        .Q(add_ln703_12_reg_2513[13]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[14] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[14]),
        .Q(add_ln703_12_reg_2513[14]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[15] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[15]),
        .Q(add_ln703_12_reg_2513[15]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[16] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[16]),
        .Q(add_ln703_12_reg_2513[16]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[17] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[17]),
        .Q(add_ln703_12_reg_2513[17]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[18] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[18]),
        .Q(add_ln703_12_reg_2513[18]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[19] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[19]),
        .Q(add_ln703_12_reg_2513[19]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[1] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[1]),
        .Q(add_ln703_12_reg_2513[1]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[20] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[20]),
        .Q(add_ln703_12_reg_2513[20]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[21] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[21]),
        .Q(add_ln703_12_reg_2513[21]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[2] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[2]),
        .Q(add_ln703_12_reg_2513[2]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[3] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[3]),
        .Q(add_ln703_12_reg_2513[3]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[4] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[4]),
        .Q(add_ln703_12_reg_2513[4]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[5] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[5]),
        .Q(add_ln703_12_reg_2513[5]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[6] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[6]),
        .Q(add_ln703_12_reg_2513[6]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[7] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[7]),
        .Q(add_ln703_12_reg_2513[7]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[8] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[8]),
        .Q(add_ln703_12_reg_2513[8]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2513_reg[9] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_12_fu_1689_p2[9]),
        .Q(add_ln703_12_reg_2513[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[11]_i_2 
       (.I0(grp_fu_2033_p3[11]),
        .I1(filter_mac_muladdvdy_U57_n_9),
        .O(\add_ln703_15_reg_2518[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[11]_i_3 
       (.I0(grp_fu_2033_p3[10]),
        .I1(filter_mac_muladdvdy_U57_n_10),
        .O(\add_ln703_15_reg_2518[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[11]_i_4 
       (.I0(grp_fu_2033_p3[9]),
        .I1(filter_mac_muladdvdy_U57_n_11),
        .O(\add_ln703_15_reg_2518[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[11]_i_5 
       (.I0(grp_fu_2033_p3[8]),
        .I1(filter_mac_muladdvdy_U57_n_12),
        .O(\add_ln703_15_reg_2518[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[15]_i_2 
       (.I0(grp_fu_2033_p3[15]),
        .I1(filter_mac_muladdvdy_U57_n_5),
        .O(\add_ln703_15_reg_2518[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[15]_i_3 
       (.I0(grp_fu_2033_p3[14]),
        .I1(filter_mac_muladdvdy_U57_n_6),
        .O(\add_ln703_15_reg_2518[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[15]_i_4 
       (.I0(grp_fu_2033_p3[13]),
        .I1(filter_mac_muladdvdy_U57_n_7),
        .O(\add_ln703_15_reg_2518[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[15]_i_5 
       (.I0(grp_fu_2033_p3[12]),
        .I1(filter_mac_muladdvdy_U57_n_8),
        .O(\add_ln703_15_reg_2518[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[19]_i_2 
       (.I0(grp_fu_2033_p3[18]),
        .I1(filter_mac_muladdvdy_U57_n_2),
        .O(\add_ln703_15_reg_2518[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[19]_i_3 
       (.I0(grp_fu_2033_p3[17]),
        .I1(filter_mac_muladdvdy_U57_n_3),
        .O(\add_ln703_15_reg_2518[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[19]_i_4 
       (.I0(grp_fu_2033_p3[16]),
        .I1(filter_mac_muladdvdy_U57_n_4),
        .O(\add_ln703_15_reg_2518[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[3]_i_2 
       (.I0(grp_fu_2033_p3[3]),
        .I1(filter_mac_muladdvdy_U57_n_17),
        .O(\add_ln703_15_reg_2518[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[3]_i_3 
       (.I0(grp_fu_2033_p3[2]),
        .I1(filter_mac_muladdvdy_U57_n_18),
        .O(\add_ln703_15_reg_2518[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[3]_i_4 
       (.I0(grp_fu_2033_p3[1]),
        .I1(filter_mac_muladdvdy_U57_n_19),
        .O(\add_ln703_15_reg_2518[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[3]_i_5 
       (.I0(grp_fu_2033_p3[0]),
        .I1(filter_mac_muladdvdy_U57_n_20),
        .O(\add_ln703_15_reg_2518[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[7]_i_2 
       (.I0(grp_fu_2033_p3[7]),
        .I1(filter_mac_muladdvdy_U57_n_13),
        .O(\add_ln703_15_reg_2518[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[7]_i_3 
       (.I0(grp_fu_2033_p3[6]),
        .I1(filter_mac_muladdvdy_U57_n_14),
        .O(\add_ln703_15_reg_2518[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[7]_i_4 
       (.I0(grp_fu_2033_p3[5]),
        .I1(filter_mac_muladdvdy_U57_n_15),
        .O(\add_ln703_15_reg_2518[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2518[7]_i_5 
       (.I0(grp_fu_2033_p3[4]),
        .I1(filter_mac_muladdvdy_U57_n_16),
        .O(\add_ln703_15_reg_2518[7]_i_5_n_1 ));
  FDRE \add_ln703_15_reg_2518_reg[0] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[0]),
        .Q(add_ln703_15_reg_2518[0]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[10] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[10]),
        .Q(add_ln703_15_reg_2518[10]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[11] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[11]),
        .Q(add_ln703_15_reg_2518[11]),
        .R(1'b0));
  CARRY4 \add_ln703_15_reg_2518_reg[11]_i_1 
       (.CI(\add_ln703_15_reg_2518_reg[7]_i_1_n_1 ),
        .CO({\add_ln703_15_reg_2518_reg[11]_i_1_n_1 ,\add_ln703_15_reg_2518_reg[11]_i_1_n_2 ,\add_ln703_15_reg_2518_reg[11]_i_1_n_3 ,\add_ln703_15_reg_2518_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(grp_fu_2033_p3[11:8]),
        .O(add_ln703_15_fu_1698_p2[11:8]),
        .S({\add_ln703_15_reg_2518[11]_i_2_n_1 ,\add_ln703_15_reg_2518[11]_i_3_n_1 ,\add_ln703_15_reg_2518[11]_i_4_n_1 ,\add_ln703_15_reg_2518[11]_i_5_n_1 }));
  FDRE \add_ln703_15_reg_2518_reg[12] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[12]),
        .Q(add_ln703_15_reg_2518[12]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[13] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[13]),
        .Q(add_ln703_15_reg_2518[13]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[14] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[14]),
        .Q(add_ln703_15_reg_2518[14]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[15] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[15]),
        .Q(add_ln703_15_reg_2518[15]),
        .R(1'b0));
  CARRY4 \add_ln703_15_reg_2518_reg[15]_i_1 
       (.CI(\add_ln703_15_reg_2518_reg[11]_i_1_n_1 ),
        .CO({\add_ln703_15_reg_2518_reg[15]_i_1_n_1 ,\add_ln703_15_reg_2518_reg[15]_i_1_n_2 ,\add_ln703_15_reg_2518_reg[15]_i_1_n_3 ,\add_ln703_15_reg_2518_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(grp_fu_2033_p3[15:12]),
        .O(add_ln703_15_fu_1698_p2[15:12]),
        .S({\add_ln703_15_reg_2518[15]_i_2_n_1 ,\add_ln703_15_reg_2518[15]_i_3_n_1 ,\add_ln703_15_reg_2518[15]_i_4_n_1 ,\add_ln703_15_reg_2518[15]_i_5_n_1 }));
  FDRE \add_ln703_15_reg_2518_reg[16] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[16]),
        .Q(add_ln703_15_reg_2518[16]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[17] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[17]),
        .Q(add_ln703_15_reg_2518[17]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[18] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[18]),
        .Q(add_ln703_15_reg_2518[18]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[19] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[19]),
        .Q(add_ln703_15_reg_2518[19]),
        .R(1'b0));
  CARRY4 \add_ln703_15_reg_2518_reg[19]_i_1 
       (.CI(\add_ln703_15_reg_2518_reg[15]_i_1_n_1 ),
        .CO({\NLW_add_ln703_15_reg_2518_reg[19]_i_1_CO_UNCONNECTED [3],\add_ln703_15_reg_2518_reg[19]_i_1_n_2 ,\add_ln703_15_reg_2518_reg[19]_i_1_n_3 ,\add_ln703_15_reg_2518_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,grp_fu_2033_p3[18:16]}),
        .O(add_ln703_15_fu_1698_p2[19:16]),
        .S({filter_mac_muladdvdy_U57_n_1,\add_ln703_15_reg_2518[19]_i_2_n_1 ,\add_ln703_15_reg_2518[19]_i_3_n_1 ,\add_ln703_15_reg_2518[19]_i_4_n_1 }));
  FDRE \add_ln703_15_reg_2518_reg[1] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[1]),
        .Q(add_ln703_15_reg_2518[1]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[2] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[2]),
        .Q(add_ln703_15_reg_2518[2]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[3] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[3]),
        .Q(add_ln703_15_reg_2518[3]),
        .R(1'b0));
  CARRY4 \add_ln703_15_reg_2518_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln703_15_reg_2518_reg[3]_i_1_n_1 ,\add_ln703_15_reg_2518_reg[3]_i_1_n_2 ,\add_ln703_15_reg_2518_reg[3]_i_1_n_3 ,\add_ln703_15_reg_2518_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(grp_fu_2033_p3[3:0]),
        .O(add_ln703_15_fu_1698_p2[3:0]),
        .S({\add_ln703_15_reg_2518[3]_i_2_n_1 ,\add_ln703_15_reg_2518[3]_i_3_n_1 ,\add_ln703_15_reg_2518[3]_i_4_n_1 ,\add_ln703_15_reg_2518[3]_i_5_n_1 }));
  FDRE \add_ln703_15_reg_2518_reg[4] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[4]),
        .Q(add_ln703_15_reg_2518[4]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[5] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[5]),
        .Q(add_ln703_15_reg_2518[5]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[6] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[6]),
        .Q(add_ln703_15_reg_2518[6]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[7] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[7]),
        .Q(add_ln703_15_reg_2518[7]),
        .R(1'b0));
  CARRY4 \add_ln703_15_reg_2518_reg[7]_i_1 
       (.CI(\add_ln703_15_reg_2518_reg[3]_i_1_n_1 ),
        .CO({\add_ln703_15_reg_2518_reg[7]_i_1_n_1 ,\add_ln703_15_reg_2518_reg[7]_i_1_n_2 ,\add_ln703_15_reg_2518_reg[7]_i_1_n_3 ,\add_ln703_15_reg_2518_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(grp_fu_2033_p3[7:4]),
        .O(add_ln703_15_fu_1698_p2[7:4]),
        .S({\add_ln703_15_reg_2518[7]_i_2_n_1 ,\add_ln703_15_reg_2518[7]_i_3_n_1 ,\add_ln703_15_reg_2518[7]_i_4_n_1 ,\add_ln703_15_reg_2518[7]_i_5_n_1 }));
  FDRE \add_ln703_15_reg_2518_reg[8] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[8]),
        .Q(add_ln703_15_reg_2518[8]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2518_reg[9] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_15_fu_1698_p2[9]),
        .Q(add_ln703_15_reg_2518[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[11]_i_2 
       (.I0(filter_ama_addmulxdS_U60_n_7),
        .I1(grp_fu_2024_p3[11]),
        .O(\add_ln703_22_reg_2523[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[11]_i_3 
       (.I0(filter_ama_addmulxdS_U60_n_8),
        .I1(grp_fu_2024_p3[10]),
        .O(\add_ln703_22_reg_2523[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[11]_i_4 
       (.I0(filter_ama_addmulxdS_U60_n_9),
        .I1(grp_fu_2024_p3[9]),
        .O(\add_ln703_22_reg_2523[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[11]_i_5 
       (.I0(filter_ama_addmulxdS_U60_n_10),
        .I1(grp_fu_2024_p3[8]),
        .O(\add_ln703_22_reg_2523[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[15]_i_2 
       (.I0(filter_ama_addmulxdS_U60_n_3),
        .I1(grp_fu_2024_p3[15]),
        .O(\add_ln703_22_reg_2523[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[15]_i_3 
       (.I0(filter_ama_addmulxdS_U60_n_4),
        .I1(grp_fu_2024_p3[14]),
        .O(\add_ln703_22_reg_2523[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[15]_i_4 
       (.I0(filter_ama_addmulxdS_U60_n_5),
        .I1(grp_fu_2024_p3[13]),
        .O(\add_ln703_22_reg_2523[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[15]_i_5 
       (.I0(filter_ama_addmulxdS_U60_n_6),
        .I1(grp_fu_2024_p3[12]),
        .O(\add_ln703_22_reg_2523[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[18]_i_2 
       (.I0(filter_ama_addmulxdS_U60_n_1),
        .I1(grp_fu_2024_p3[17]),
        .O(\add_ln703_22_reg_2523[18]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[18]_i_3 
       (.I0(filter_ama_addmulxdS_U60_n_2),
        .I1(grp_fu_2024_p3[16]),
        .O(\add_ln703_22_reg_2523[18]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[3]_i_2 
       (.I0(filter_ama_addmulxdS_U60_n_15),
        .I1(grp_fu_2024_p3[3]),
        .O(\add_ln703_22_reg_2523[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[3]_i_3 
       (.I0(filter_ama_addmulxdS_U60_n_16),
        .I1(grp_fu_2024_p3[2]),
        .O(\add_ln703_22_reg_2523[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[3]_i_4 
       (.I0(filter_ama_addmulxdS_U60_n_17),
        .I1(grp_fu_2024_p3[1]),
        .O(\add_ln703_22_reg_2523[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[3]_i_5 
       (.I0(filter_ama_addmulxdS_U60_n_18),
        .I1(grp_fu_2024_p3[0]),
        .O(\add_ln703_22_reg_2523[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[7]_i_2 
       (.I0(filter_ama_addmulxdS_U60_n_11),
        .I1(grp_fu_2024_p3[7]),
        .O(\add_ln703_22_reg_2523[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[7]_i_3 
       (.I0(filter_ama_addmulxdS_U60_n_12),
        .I1(grp_fu_2024_p3[6]),
        .O(\add_ln703_22_reg_2523[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[7]_i_4 
       (.I0(filter_ama_addmulxdS_U60_n_13),
        .I1(grp_fu_2024_p3[5]),
        .O(\add_ln703_22_reg_2523[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2523[7]_i_5 
       (.I0(filter_ama_addmulxdS_U60_n_14),
        .I1(grp_fu_2024_p3[4]),
        .O(\add_ln703_22_reg_2523[7]_i_5_n_1 ));
  FDRE \add_ln703_22_reg_2523_reg[0] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[0]),
        .Q(add_ln703_22_reg_2523[0]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[10] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[10]),
        .Q(add_ln703_22_reg_2523[10]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[11] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[11]),
        .Q(add_ln703_22_reg_2523[11]),
        .R(1'b0));
  CARRY4 \add_ln703_22_reg_2523_reg[11]_i_1 
       (.CI(\add_ln703_22_reg_2523_reg[7]_i_1_n_1 ),
        .CO({\add_ln703_22_reg_2523_reg[11]_i_1_n_1 ,\add_ln703_22_reg_2523_reg[11]_i_1_n_2 ,\add_ln703_22_reg_2523_reg[11]_i_1_n_3 ,\add_ln703_22_reg_2523_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({filter_ama_addmulxdS_U60_n_7,filter_ama_addmulxdS_U60_n_8,filter_ama_addmulxdS_U60_n_9,filter_ama_addmulxdS_U60_n_10}),
        .O(add_ln703_22_fu_1709_p2[11:8]),
        .S({\add_ln703_22_reg_2523[11]_i_2_n_1 ,\add_ln703_22_reg_2523[11]_i_3_n_1 ,\add_ln703_22_reg_2523[11]_i_4_n_1 ,\add_ln703_22_reg_2523[11]_i_5_n_1 }));
  FDRE \add_ln703_22_reg_2523_reg[12] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[12]),
        .Q(add_ln703_22_reg_2523[12]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[13] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[13]),
        .Q(add_ln703_22_reg_2523[13]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[14] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[14]),
        .Q(add_ln703_22_reg_2523[14]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[15] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[15]),
        .Q(add_ln703_22_reg_2523[15]),
        .R(1'b0));
  CARRY4 \add_ln703_22_reg_2523_reg[15]_i_1 
       (.CI(\add_ln703_22_reg_2523_reg[11]_i_1_n_1 ),
        .CO({\add_ln703_22_reg_2523_reg[15]_i_1_n_1 ,\add_ln703_22_reg_2523_reg[15]_i_1_n_2 ,\add_ln703_22_reg_2523_reg[15]_i_1_n_3 ,\add_ln703_22_reg_2523_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({filter_ama_addmulxdS_U60_n_3,filter_ama_addmulxdS_U60_n_4,filter_ama_addmulxdS_U60_n_5,filter_ama_addmulxdS_U60_n_6}),
        .O(add_ln703_22_fu_1709_p2[15:12]),
        .S({\add_ln703_22_reg_2523[15]_i_2_n_1 ,\add_ln703_22_reg_2523[15]_i_3_n_1 ,\add_ln703_22_reg_2523[15]_i_4_n_1 ,\add_ln703_22_reg_2523[15]_i_5_n_1 }));
  FDRE \add_ln703_22_reg_2523_reg[16] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[16]),
        .Q(add_ln703_22_reg_2523[16]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[17] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[17]),
        .Q(add_ln703_22_reg_2523[17]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[18] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[18]),
        .Q(add_ln703_22_reg_2523[18]),
        .R(1'b0));
  CARRY4 \add_ln703_22_reg_2523_reg[18]_i_1 
       (.CI(\add_ln703_22_reg_2523_reg[15]_i_1_n_1 ),
        .CO({\NLW_add_ln703_22_reg_2523_reg[18]_i_1_CO_UNCONNECTED [3:2],\add_ln703_22_reg_2523_reg[18]_i_1_n_3 ,\add_ln703_22_reg_2523_reg[18]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,filter_ama_addmulxdS_U60_n_1,filter_ama_addmulxdS_U60_n_2}),
        .O({\NLW_add_ln703_22_reg_2523_reg[18]_i_1_O_UNCONNECTED [3],add_ln703_22_fu_1709_p2[18:16]}),
        .S({1'b0,grp_fu_2024_p3[18],\add_ln703_22_reg_2523[18]_i_2_n_1 ,\add_ln703_22_reg_2523[18]_i_3_n_1 }));
  FDRE \add_ln703_22_reg_2523_reg[1] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[1]),
        .Q(add_ln703_22_reg_2523[1]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[2] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[2]),
        .Q(add_ln703_22_reg_2523[2]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[3] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[3]),
        .Q(add_ln703_22_reg_2523[3]),
        .R(1'b0));
  CARRY4 \add_ln703_22_reg_2523_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln703_22_reg_2523_reg[3]_i_1_n_1 ,\add_ln703_22_reg_2523_reg[3]_i_1_n_2 ,\add_ln703_22_reg_2523_reg[3]_i_1_n_3 ,\add_ln703_22_reg_2523_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({filter_ama_addmulxdS_U60_n_15,filter_ama_addmulxdS_U60_n_16,filter_ama_addmulxdS_U60_n_17,filter_ama_addmulxdS_U60_n_18}),
        .O(add_ln703_22_fu_1709_p2[3:0]),
        .S({\add_ln703_22_reg_2523[3]_i_2_n_1 ,\add_ln703_22_reg_2523[3]_i_3_n_1 ,\add_ln703_22_reg_2523[3]_i_4_n_1 ,\add_ln703_22_reg_2523[3]_i_5_n_1 }));
  FDRE \add_ln703_22_reg_2523_reg[4] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[4]),
        .Q(add_ln703_22_reg_2523[4]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[5] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[5]),
        .Q(add_ln703_22_reg_2523[5]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[6] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[6]),
        .Q(add_ln703_22_reg_2523[6]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[7] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[7]),
        .Q(add_ln703_22_reg_2523[7]),
        .R(1'b0));
  CARRY4 \add_ln703_22_reg_2523_reg[7]_i_1 
       (.CI(\add_ln703_22_reg_2523_reg[3]_i_1_n_1 ),
        .CO({\add_ln703_22_reg_2523_reg[7]_i_1_n_1 ,\add_ln703_22_reg_2523_reg[7]_i_1_n_2 ,\add_ln703_22_reg_2523_reg[7]_i_1_n_3 ,\add_ln703_22_reg_2523_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({filter_ama_addmulxdS_U60_n_11,filter_ama_addmulxdS_U60_n_12,filter_ama_addmulxdS_U60_n_13,filter_ama_addmulxdS_U60_n_14}),
        .O(add_ln703_22_fu_1709_p2[7:4]),
        .S({\add_ln703_22_reg_2523[7]_i_2_n_1 ,\add_ln703_22_reg_2523[7]_i_3_n_1 ,\add_ln703_22_reg_2523[7]_i_4_n_1 ,\add_ln703_22_reg_2523[7]_i_5_n_1 }));
  FDRE \add_ln703_22_reg_2523_reg[8] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[8]),
        .Q(add_ln703_22_reg_2523[8]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2523_reg[9] 
       (.C(ap_clk),
        .CE(add_ln703_12_reg_25130),
        .D(add_ln703_22_fu_1709_p2[9]),
        .Q(add_ln703_22_reg_2523[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln703_6_reg_2478_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln703_6_reg_2478_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1940_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln703_6_reg_2478_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln703_6_reg_2478_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln703_6_reg_2478_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln703_17_reg_25030),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln703_6_reg_2478_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln703_6_reg_2478_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln703_6_reg_2478_reg_P_UNCONNECTED[47:20],add_ln703_6_reg_2478_reg_n_87,add_ln703_6_reg_2478_reg_n_88,add_ln703_6_reg_2478_reg_n_89,add_ln703_6_reg_2478_reg_n_90,add_ln703_6_reg_2478_reg_n_91,add_ln703_6_reg_2478_reg_n_92,add_ln703_6_reg_2478_reg_n_93,add_ln703_6_reg_2478_reg_n_94,add_ln703_6_reg_2478_reg_n_95,add_ln703_6_reg_2478_reg_n_96,add_ln703_6_reg_2478_reg_n_97,add_ln703_6_reg_2478_reg_n_98,add_ln703_6_reg_2478_reg_n_99,add_ln703_6_reg_2478_reg_n_100,add_ln703_6_reg_2478_reg_n_101,add_ln703_6_reg_2478_reg_n_102,add_ln703_6_reg_2478_reg_n_103,add_ln703_6_reg_2478_reg_n_104,add_ln703_6_reg_2478_reg_n_105,add_ln703_6_reg_2478_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln703_6_reg_2478_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln703_6_reg_2478_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({filter_mac_muladdmb6_U46_n_1,filter_mac_muladdmb6_U46_n_2,filter_mac_muladdmb6_U46_n_3,filter_mac_muladdmb6_U46_n_4,filter_mac_muladdmb6_U46_n_5,filter_mac_muladdmb6_U46_n_6,filter_mac_muladdmb6_U46_n_7,filter_mac_muladdmb6_U46_n_8,filter_mac_muladdmb6_U46_n_9,filter_mac_muladdmb6_U46_n_10,filter_mac_muladdmb6_U46_n_11,filter_mac_muladdmb6_U46_n_12,filter_mac_muladdmb6_U46_n_13,filter_mac_muladdmb6_U46_n_14,filter_mac_muladdmb6_U46_n_15,filter_mac_muladdmb6_U46_n_16,filter_mac_muladdmb6_U46_n_17,filter_mac_muladdmb6_U46_n_18,filter_mac_muladdmb6_U46_n_19,filter_mac_muladdmb6_U46_n_20,filter_mac_muladdmb6_U46_n_21,filter_mac_muladdmb6_U46_n_22,filter_mac_muladdmb6_U46_n_23,filter_mac_muladdmb6_U46_n_24,filter_mac_muladdmb6_U46_n_25,filter_mac_muladdmb6_U46_n_26,filter_mac_muladdmb6_U46_n_27,filter_mac_muladdmb6_U46_n_28,filter_mac_muladdmb6_U46_n_29,filter_mac_muladdmb6_U46_n_30,filter_mac_muladdmb6_U46_n_31,filter_mac_muladdmb6_U46_n_32,filter_mac_muladdmb6_U46_n_33,filter_mac_muladdmb6_U46_n_34,filter_mac_muladdmb6_U46_n_35,filter_mac_muladdmb6_U46_n_36,filter_mac_muladdmb6_U46_n_37,filter_mac_muladdmb6_U46_n_38,filter_mac_muladdmb6_U46_n_39,filter_mac_muladdmb6_U46_n_40,filter_mac_muladdmb6_U46_n_41,filter_mac_muladdmb6_U46_n_42,filter_mac_muladdmb6_U46_n_43,filter_mac_muladdmb6_U46_n_44,filter_mac_muladdmb6_U46_n_45,filter_mac_muladdmb6_U46_n_46,filter_mac_muladdmb6_U46_n_47,filter_mac_muladdmb6_U46_n_48}),
        .PCOUT(NLW_add_ln703_6_reg_2478_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln703_6_reg_2478_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2478_reg_i_1
       (.I0(src_kernel_win_0_va_12_fu_218[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_13_fu_222[7]),
        .O(grp_fu_1940_p1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2478_reg_i_2
       (.I0(src_kernel_win_0_va_12_fu_218[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_13_fu_222[6]),
        .O(grp_fu_1940_p1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2478_reg_i_3
       (.I0(src_kernel_win_0_va_12_fu_218[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_13_fu_222[5]),
        .O(grp_fu_1940_p1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2478_reg_i_4
       (.I0(src_kernel_win_0_va_12_fu_218[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_13_fu_222[4]),
        .O(grp_fu_1940_p1[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2478_reg_i_5
       (.I0(src_kernel_win_0_va_12_fu_218[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_13_fu_222[3]),
        .O(grp_fu_1940_p1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2478_reg_i_6
       (.I0(src_kernel_win_0_va_12_fu_218[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_13_fu_222[2]),
        .O(grp_fu_1940_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2478_reg_i_7
       (.I0(src_kernel_win_0_va_12_fu_218[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_13_fu_222[1]),
        .O(grp_fu_1940_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2478_reg_i_8
       (.I0(src_kernel_win_0_va_12_fu_218[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_13_fu_222[0]),
        .O(grp_fu_1940_p1[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \and_ln118_reg_2360[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln444_fu_910_p2),
        .O(and_ln118_reg_23600));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h1511FEFF)) 
    \and_ln118_reg_2360[0]_i_2 
       (.I0(sel0[6]),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(\and_ln118_reg_2360[0]_i_3_n_1 ),
        .I4(sel0[7]),
        .O(\and_ln118_reg_2360[0]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \and_ln118_reg_2360[0]_i_3 
       (.I0(\t_V_3_reg_445_reg_n_1_[1] ),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .O(\and_ln118_reg_2360[0]_i_3_n_1 ));
  FDRE \and_ln118_reg_2360_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln118_reg_2360_pp0_iter1_reg0),
        .D(and_ln118_reg_2360),
        .Q(and_ln118_reg_2360_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln118_reg_2360_reg[0] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(\and_ln118_reg_2360[0]_i_2_n_1 ),
        .Q(and_ln118_reg_2360),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \and_ln512_reg_2383[0]_i_1 
       (.I0(\icmp_ln899_reg_2300_reg_n_1_[0] ),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(\and_ln512_reg_2383[0]_i_2_n_1 ),
        .O(and_ln512_fu_1055_p2));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln512_reg_2383[0]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .O(\and_ln512_reg_2383[0]_i_2_n_1 ));
  FDRE \and_ln512_reg_2383_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln118_reg_2360_pp0_iter1_reg0),
        .D(and_ln512_reg_2383),
        .Q(and_ln512_reg_2383_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln512_reg_2383_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(and_ln512_reg_2383_pp0_iter1_reg),
        .Q(and_ln512_reg_2383_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln512_reg_2383_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(and_ln512_reg_2383_pp0_iter2_reg),
        .Q(and_ln512_reg_2383_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln512_reg_2383_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(and_ln512_reg_2383_pp0_iter3_reg),
        .Q(and_ln512_reg_2383_pp0_iter4_reg),
        .R(1'b0));
  FDRE \and_ln512_reg_2383_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(and_ln512_reg_2383_pp0_iter4_reg),
        .Q(and_ln512_reg_2383_pp0_iter5_reg),
        .R(1'b0));
  FDRE \and_ln512_reg_2383_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(and_ln512_reg_2383_pp0_iter5_reg),
        .Q(and_ln512_reg_2383_pp0_iter6_reg),
        .R(1'b0));
  FDRE \and_ln512_reg_2383_reg[0] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(and_ln512_fu_1055_p2),
        .Q(and_ln512_reg_2383),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_Filter2D_fu_40_ap_start_reg_reg),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h55555555CCCC00C0)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(start_for_GaussianBlur_U0_empty_n),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_Filter2D_fu_40_ap_start_reg_reg),
        .I4(\ap_CS_fsm[1]_i_2__1_n_1 ),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\t_V_reg_434_reg_n_1_[3] ),
        .I1(\t_V_reg_434_reg_n_1_[4] ),
        .I2(\t_V_reg_434_reg_n_1_[2] ),
        .I3(\t_V_reg_434_reg_n_1_[1] ),
        .I4(\t_V_reg_434_reg_n_1_[0] ),
        .I5(xor_ln457_fu_478_p2),
        .O(\ap_CS_fsm[0]_i_2__0_n_1 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state11),
        .I1(grp_Filter2D_fu_40_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hBABBFFFF10115555)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[1]_i_2__1_n_1 ),
        .I2(grp_Filter2D_fu_40_ap_start_reg_reg),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(Q[1]),
        .I5(start_for_GaussianBlur_U0_empty_n),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(xor_ln457_fu_478_p2),
        .I2(\i_V_reg_2286[6]_i_2_n_1 ),
        .I3(\t_V_reg_434_reg_n_1_[2] ),
        .I4(\t_V_reg_434_reg_n_1_[4] ),
        .I5(\t_V_reg_434_reg_n_1_[3] ),
        .O(\ap_CS_fsm[1]_i_2__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .I1(\ap_CS_fsm[3]_i_2__0_n_1 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__0_n_1 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter7_reg_n_1),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ce113_out),
        .O(\ap_CS_fsm[3]_i_2__0_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state11),
        .R(SS));
  LUT6 #(
    .INIT(64'h7F007F007F000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(icmp_ln444_fu_910_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ap_rst_n),
        .I4(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_1),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  LUT5 #(
    .INIT(32'hC044C000)) 
    ap_enable_reg_pp0_iter7_i_1
       (.I0(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .I4(ap_enable_reg_pp0_iter7_reg_n_1),
        .O(ap_enable_reg_pp0_iter7_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter7_reg_n_1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_ama_addmulxdS filter_ama_addmulxdS_U60
       (.PCOUT({mul_ln703_2_reg_2508_reg_n_107,mul_ln703_2_reg_2508_reg_n_108,mul_ln703_2_reg_2508_reg_n_109,mul_ln703_2_reg_2508_reg_n_110,mul_ln703_2_reg_2508_reg_n_111,mul_ln703_2_reg_2508_reg_n_112,mul_ln703_2_reg_2508_reg_n_113,mul_ln703_2_reg_2508_reg_n_114,mul_ln703_2_reg_2508_reg_n_115,mul_ln703_2_reg_2508_reg_n_116,mul_ln703_2_reg_2508_reg_n_117,mul_ln703_2_reg_2508_reg_n_118,mul_ln703_2_reg_2508_reg_n_119,mul_ln703_2_reg_2508_reg_n_120,mul_ln703_2_reg_2508_reg_n_121,mul_ln703_2_reg_2508_reg_n_122,mul_ln703_2_reg_2508_reg_n_123,mul_ln703_2_reg_2508_reg_n_124,mul_ln703_2_reg_2508_reg_n_125,mul_ln703_2_reg_2508_reg_n_126,mul_ln703_2_reg_2508_reg_n_127,mul_ln703_2_reg_2508_reg_n_128,mul_ln703_2_reg_2508_reg_n_129,mul_ln703_2_reg_2508_reg_n_130,mul_ln703_2_reg_2508_reg_n_131,mul_ln703_2_reg_2508_reg_n_132,mul_ln703_2_reg_2508_reg_n_133,mul_ln703_2_reg_2508_reg_n_134,mul_ln703_2_reg_2508_reg_n_135,mul_ln703_2_reg_2508_reg_n_136,mul_ln703_2_reg_2508_reg_n_137,mul_ln703_2_reg_2508_reg_n_138,mul_ln703_2_reg_2508_reg_n_139,mul_ln703_2_reg_2508_reg_n_140,mul_ln703_2_reg_2508_reg_n_141,mul_ln703_2_reg_2508_reg_n_142,mul_ln703_2_reg_2508_reg_n_143,mul_ln703_2_reg_2508_reg_n_144,mul_ln703_2_reg_2508_reg_n_145,mul_ln703_2_reg_2508_reg_n_146,mul_ln703_2_reg_2508_reg_n_147,mul_ln703_2_reg_2508_reg_n_148,mul_ln703_2_reg_2508_reg_n_149,mul_ln703_2_reg_2508_reg_n_150,mul_ln703_2_reg_2508_reg_n_151,mul_ln703_2_reg_2508_reg_n_152,mul_ln703_2_reg_2508_reg_n_153,mul_ln703_2_reg_2508_reg_n_154}),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p({\src_kernel_win_0_va_1_fu_174_reg_n_1_[7] ,\src_kernel_win_0_va_1_fu_174_reg_n_1_[6] ,\src_kernel_win_0_va_1_fu_174_reg_n_1_[5] ,\src_kernel_win_0_va_1_fu_174_reg_n_1_[4] ,\src_kernel_win_0_va_1_fu_174_reg_n_1_[3] ,\src_kernel_win_0_va_1_fu_174_reg_n_1_[2] ,\src_kernel_win_0_va_1_fu_174_reg_n_1_[1] ,\src_kernel_win_0_va_1_fu_174_reg_n_1_[0] }),
        .p_0_in({filter_ama_addmulxdS_U60_n_1,filter_ama_addmulxdS_U60_n_2,filter_ama_addmulxdS_U60_n_3,filter_ama_addmulxdS_U60_n_4,filter_ama_addmulxdS_U60_n_5,filter_ama_addmulxdS_U60_n_6,filter_ama_addmulxdS_U60_n_7,filter_ama_addmulxdS_U60_n_8,filter_ama_addmulxdS_U60_n_9,filter_ama_addmulxdS_U60_n_10,filter_ama_addmulxdS_U60_n_11,filter_ama_addmulxdS_U60_n_12,filter_ama_addmulxdS_U60_n_13,filter_ama_addmulxdS_U60_n_14,filter_ama_addmulxdS_U60_n_15,filter_ama_addmulxdS_U60_n_16,filter_ama_addmulxdS_U60_n_17,filter_ama_addmulxdS_U60_n_18}),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdjbC filter_mac_muladdjbC_U42
       (.P(grp_fu_1899_p3),
        .Q(src_kernel_win_0_va_18_fu_242),
        .and_ln512_reg_2383_pp0_iter1_reg(and_ln512_reg_2383_pp0_iter1_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .icmp_ln444_reg_2351_pp0_iter2_reg(icmp_ln444_reg_2351_pp0_iter2_reg),
        .p({grp_fu_1899_p2_n_90,grp_fu_1899_p2_n_91,grp_fu_1899_p2_n_92,grp_fu_1899_p2_n_93,grp_fu_1899_p2_n_94,grp_fu_1899_p2_n_95,grp_fu_1899_p2_n_96,grp_fu_1899_p2_n_97,grp_fu_1899_p2_n_98,grp_fu_1899_p2_n_99,grp_fu_1899_p2_n_100,grp_fu_1899_p2_n_101,grp_fu_1899_p2_n_102,grp_fu_1899_p2_n_103,grp_fu_1899_p2_n_104,grp_fu_1899_p2_n_105,grp_fu_1899_p2_n_106}),
        .p_0(src_kernel_win_0_va_19_fu_246));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdjbC_21 filter_mac_muladdjbC_U45
       (.D(src_kernel_win_0_va_24_fu_1428_p3),
        .P({grp_fu_1924_p2_n_90,grp_fu_1924_p2_n_91,grp_fu_1924_p2_n_92,grp_fu_1924_p2_n_93,grp_fu_1924_p2_n_94,grp_fu_1924_p2_n_95,grp_fu_1924_p2_n_96,grp_fu_1924_p2_n_97,grp_fu_1924_p2_n_98,grp_fu_1924_p2_n_99,grp_fu_1924_p2_n_100,grp_fu_1924_p2_n_101,grp_fu_1924_p2_n_102,grp_fu_1924_p2_n_103,grp_fu_1924_p2_n_104,grp_fu_1924_p2_n_105,grp_fu_1924_p2_n_106}),
        .add_ln703_2_reg_24680(add_ln703_2_reg_24680),
        .add_ln703_3_reg_2473(add_ln703_3_reg_2473),
        .and_ln512_reg_2383_pp0_iter2_reg(and_ln512_reg_2383_pp0_iter2_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdkbM filter_mac_muladdkbM_U43
       (.P(grp_fu_1907_p3),
        .Q({\src_kernel_win_0_va_24_reg_2457_reg_n_1_[7] ,\src_kernel_win_0_va_24_reg_2457_reg_n_1_[6] ,\src_kernel_win_0_va_24_reg_2457_reg_n_1_[5] ,\src_kernel_win_0_va_24_reg_2457_reg_n_1_[4] ,\src_kernel_win_0_va_24_reg_2457_reg_n_1_[3] ,\src_kernel_win_0_va_24_reg_2457_reg_n_1_[2] ,\src_kernel_win_0_va_24_reg_2457_reg_n_1_[1] ,\src_kernel_win_0_va_24_reg_2457_reg_n_1_[0] }),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .icmp_ln444_reg_2351_pp0_iter2_reg(icmp_ln444_reg_2351_pp0_iter2_reg),
        .p(grp_fu_1899_p3),
        .src_kernel_win_0_va_16_fu_2340(src_kernel_win_0_va_16_fu_2340));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW filter_mac_muladdlbW_U44
       (.D(src_kernel_win_0_va_24_fu_1428_p3),
        .E(src_kernel_win_0_va_16_fu_2340),
        .P(add_ln703_2_reg_2468),
        .Q({right_border_buf_0_s_fu_250[7],right_border_buf_0_s_fu_250[5],right_border_buf_0_s_fu_250[2],right_border_buf_0_s_fu_250[0]}),
        .add_ln703_2_reg_24680(add_ln703_2_reg_24680),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p(grp_fu_1907_p3),
        .\right_border_buf_0_5_fu_270_reg[0] (filter_mac_muladdlbW_U44_n_27),
        .\right_border_buf_0_5_fu_270_reg[0]_0 (xor_ln493_reg_2392),
        .\right_border_buf_0_5_fu_270_reg[2] (filter_mac_muladdlbW_U44_n_25),
        .\right_border_buf_0_5_fu_270_reg[5] (filter_mac_muladdlbW_U44_n_23),
        .\right_border_buf_0_5_fu_270_reg[7] (filter_mac_muladdlbW_U44_n_21),
        .\right_border_buf_0_5_fu_270_reg[7]_0 ({right_border_buf_0_5_fu_270[7],right_border_buf_0_5_fu_270[5],right_border_buf_0_5_fu_270[2],right_border_buf_0_5_fu_270[0]}),
        .\right_border_buf_0_5_fu_270_reg[7]_1 ({right_border_buf_0_6_fu_274[7],right_border_buf_0_6_fu_274[5],right_border_buf_0_6_fu_274[2],right_border_buf_0_6_fu_274[0]}),
        .\right_border_buf_0_5_fu_270_reg[7]_2 ({right_border_buf_0_7_fu_278[7],right_border_buf_0_7_fu_278[5],right_border_buf_0_7_fu_278[2],right_border_buf_0_7_fu_278[0]}),
        .\right_border_buf_0_s_fu_250_reg[0] (filter_mac_muladdlbW_U44_n_26),
        .\right_border_buf_0_s_fu_250_reg[2] (filter_mac_muladdlbW_U44_n_24),
        .\right_border_buf_0_s_fu_250_reg[5] (filter_mac_muladdlbW_U44_n_22),
        .\right_border_buf_0_s_fu_250_reg[7] (filter_mac_muladdlbW_U44_n_20),
        .\src_kernel_win_0_va_20_reg_2433_reg[7] ({right_border_buf_0_1_fu_254[7],right_border_buf_0_1_fu_254[5],right_border_buf_0_1_fu_254[2],right_border_buf_0_1_fu_254[0]}),
        .\src_kernel_win_0_va_20_reg_2433_reg[7]_0 ({right_border_buf_0_2_fu_258[7],right_border_buf_0_2_fu_258[5],right_border_buf_0_2_fu_258[2],right_border_buf_0_2_fu_258[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW_22 filter_mac_muladdlbW_U58
       (.P(grp_fu_2024_p3),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .p(grp_fu_1962_p3),
        .p_0(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdmb6 filter_mac_muladdmb6_U46
       (.D(grp_fu_1932_p1),
        .PCOUT({filter_mac_muladdmb6_U46_n_1,filter_mac_muladdmb6_U46_n_2,filter_mac_muladdmb6_U46_n_3,filter_mac_muladdmb6_U46_n_4,filter_mac_muladdmb6_U46_n_5,filter_mac_muladdmb6_U46_n_6,filter_mac_muladdmb6_U46_n_7,filter_mac_muladdmb6_U46_n_8,filter_mac_muladdmb6_U46_n_9,filter_mac_muladdmb6_U46_n_10,filter_mac_muladdmb6_U46_n_11,filter_mac_muladdmb6_U46_n_12,filter_mac_muladdmb6_U46_n_13,filter_mac_muladdmb6_U46_n_14,filter_mac_muladdmb6_U46_n_15,filter_mac_muladdmb6_U46_n_16,filter_mac_muladdmb6_U46_n_17,filter_mac_muladdmb6_U46_n_18,filter_mac_muladdmb6_U46_n_19,filter_mac_muladdmb6_U46_n_20,filter_mac_muladdmb6_U46_n_21,filter_mac_muladdmb6_U46_n_22,filter_mac_muladdmb6_U46_n_23,filter_mac_muladdmb6_U46_n_24,filter_mac_muladdmb6_U46_n_25,filter_mac_muladdmb6_U46_n_26,filter_mac_muladdmb6_U46_n_27,filter_mac_muladdmb6_U46_n_28,filter_mac_muladdmb6_U46_n_29,filter_mac_muladdmb6_U46_n_30,filter_mac_muladdmb6_U46_n_31,filter_mac_muladdmb6_U46_n_32,filter_mac_muladdmb6_U46_n_33,filter_mac_muladdmb6_U46_n_34,filter_mac_muladdmb6_U46_n_35,filter_mac_muladdmb6_U46_n_36,filter_mac_muladdmb6_U46_n_37,filter_mac_muladdmb6_U46_n_38,filter_mac_muladdmb6_U46_n_39,filter_mac_muladdmb6_U46_n_40,filter_mac_muladdmb6_U46_n_41,filter_mac_muladdmb6_U46_n_42,filter_mac_muladdmb6_U46_n_43,filter_mac_muladdmb6_U46_n_44,filter_mac_muladdmb6_U46_n_45,filter_mac_muladdmb6_U46_n_46,filter_mac_muladdmb6_U46_n_47,filter_mac_muladdmb6_U46_n_48}),
        .Q(src_kernel_win_0_va_13_fu_222),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .p(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .p0({p_i_9__2_n_6,p_i_9__2_n_7,p_i_9__2_n_8,p_i_10__1_n_5,p_i_10__1_n_6,p_i_10__1_n_7,p_i_10__1_n_8,p_i_11__1_n_5,p_i_11__1_n_6,p_i_11__1_n_7,p_i_11__1_n_8,p_i_12__1_n_5,p_i_12__1_n_6,p_i_12__1_n_7,p_i_12__1_n_8,p_i_13__1_n_5,p_i_13__1_n_6,p_i_13__1_n_7,p_i_13__1_n_8}),
        .p_0(src_kernel_win_0_va_14_fu_226));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdncg filter_mac_muladdncg_U56
       (.D(add_ln703_12_fu_1689_p2),
        .O(add_ln703_10_fu_1654_p2[20]),
        .P({filter_mac_muladdncg_U56_n_1,filter_mac_muladdncg_U56_n_2,filter_mac_muladdncg_U56_n_3,filter_mac_muladdncg_U56_n_4,filter_mac_muladdncg_U56_n_5,filter_mac_muladdncg_U56_n_6,filter_mac_muladdncg_U56_n_7,filter_mac_muladdncg_U56_n_8,filter_mac_muladdncg_U56_n_9,filter_mac_muladdncg_U56_n_10,filter_mac_muladdncg_U56_n_11,filter_mac_muladdncg_U56_n_12,filter_mac_muladdncg_U56_n_13,filter_mac_muladdncg_U56_n_14,filter_mac_muladdncg_U56_n_15,filter_mac_muladdncg_U56_n_16,filter_mac_muladdncg_U56_n_17,filter_mac_muladdncg_U56_n_18,filter_mac_muladdncg_U56_n_19,filter_mac_muladdncg_U56_n_20}),
        .PCOUT({mul_ln1118_10_reg_2488_reg_n_107,mul_ln1118_10_reg_2488_reg_n_108,mul_ln1118_10_reg_2488_reg_n_109,mul_ln1118_10_reg_2488_reg_n_110,mul_ln1118_10_reg_2488_reg_n_111,mul_ln1118_10_reg_2488_reg_n_112,mul_ln1118_10_reg_2488_reg_n_113,mul_ln1118_10_reg_2488_reg_n_114,mul_ln1118_10_reg_2488_reg_n_115,mul_ln1118_10_reg_2488_reg_n_116,mul_ln1118_10_reg_2488_reg_n_117,mul_ln1118_10_reg_2488_reg_n_118,mul_ln1118_10_reg_2488_reg_n_119,mul_ln1118_10_reg_2488_reg_n_120,mul_ln1118_10_reg_2488_reg_n_121,mul_ln1118_10_reg_2488_reg_n_122,mul_ln1118_10_reg_2488_reg_n_123,mul_ln1118_10_reg_2488_reg_n_124,mul_ln1118_10_reg_2488_reg_n_125,mul_ln1118_10_reg_2488_reg_n_126,mul_ln1118_10_reg_2488_reg_n_127,mul_ln1118_10_reg_2488_reg_n_128,mul_ln1118_10_reg_2488_reg_n_129,mul_ln1118_10_reg_2488_reg_n_130,mul_ln1118_10_reg_2488_reg_n_131,mul_ln1118_10_reg_2488_reg_n_132,mul_ln1118_10_reg_2488_reg_n_133,mul_ln1118_10_reg_2488_reg_n_134,mul_ln1118_10_reg_2488_reg_n_135,mul_ln1118_10_reg_2488_reg_n_136,mul_ln1118_10_reg_2488_reg_n_137,mul_ln1118_10_reg_2488_reg_n_138,mul_ln1118_10_reg_2488_reg_n_139,mul_ln1118_10_reg_2488_reg_n_140,mul_ln1118_10_reg_2488_reg_n_141,mul_ln1118_10_reg_2488_reg_n_142,mul_ln1118_10_reg_2488_reg_n_143,mul_ln1118_10_reg_2488_reg_n_144,mul_ln1118_10_reg_2488_reg_n_145,mul_ln1118_10_reg_2488_reg_n_146,mul_ln1118_10_reg_2488_reg_n_147,mul_ln1118_10_reg_2488_reg_n_148,mul_ln1118_10_reg_2488_reg_n_149,mul_ln1118_10_reg_2488_reg_n_150,mul_ln1118_10_reg_2488_reg_n_151,mul_ln1118_10_reg_2488_reg_n_152,mul_ln1118_10_reg_2488_reg_n_153,mul_ln1118_10_reg_2488_reg_n_154}),
        .Q({\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[7] ,\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[6] ,\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[5] ,\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[4] ,\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[3] ,\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[2] ,\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[1] ,\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[0] }),
        .S({\add_ln703_12_reg_2513[3]_i_2_n_1 ,\add_ln703_12_reg_2513[3]_i_3_n_1 ,\add_ln703_12_reg_2513[3]_i_4_n_1 ,\add_ln703_12_reg_2513[3]_i_5_n_1 }),
        .\add_ln703_12_reg_2513_reg[11] ({\add_ln703_12_reg_2513[11]_i_2_n_1 ,\add_ln703_12_reg_2513[11]_i_3_n_1 ,\add_ln703_12_reg_2513[11]_i_4_n_1 ,\add_ln703_12_reg_2513[11]_i_5_n_1 }),
        .\add_ln703_12_reg_2513_reg[15] ({\add_ln703_12_reg_2513[15]_i_2_n_1 ,\add_ln703_12_reg_2513[15]_i_3_n_1 ,\add_ln703_12_reg_2513[15]_i_4_n_1 ,\add_ln703_12_reg_2513[15]_i_5_n_1 }),
        .\add_ln703_12_reg_2513_reg[19] ({\add_ln703_12_reg_2513[19]_i_2_n_1 ,\add_ln703_12_reg_2513[19]_i_3_n_1 ,\add_ln703_12_reg_2513[19]_i_4_n_1 ,\add_ln703_12_reg_2513[19]_i_5_n_1 }),
        .\add_ln703_12_reg_2513_reg[7] ({\add_ln703_12_reg_2513[7]_i_2_n_1 ,\add_ln703_12_reg_2513[7]_i_3_n_1 ,\add_ln703_12_reg_2513[7]_i_4_n_1 ,\add_ln703_12_reg_2513[7]_i_5_n_1 }),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdocq filter_mac_muladdocq_U48
       (.P(grp_fu_1948_p3),
        .Q(src_kernel_win_0_va_10_fu_210),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .p({grp_fu_1948_p2_n_90,grp_fu_1948_p2_n_91,grp_fu_1948_p2_n_92,grp_fu_1948_p2_n_93,grp_fu_1948_p2_n_94,grp_fu_1948_p2_n_95,grp_fu_1948_p2_n_96,grp_fu_1948_p2_n_97,grp_fu_1948_p2_n_98,grp_fu_1948_p2_n_99,grp_fu_1948_p2_n_100,grp_fu_1948_p2_n_101,grp_fu_1948_p2_n_102,grp_fu_1948_p2_n_103,grp_fu_1948_p2_n_104,grp_fu_1948_p2_n_105,grp_fu_1948_p2_n_106}),
        .p_0(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .p_1(src_kernel_win_0_va_11_fu_214));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdocq_23 filter_mac_muladdocq_U50
       (.D(src_kernel_win_0_va_22_fu_1384_p3),
        .P({grp_fu_1962_p2_n_90,grp_fu_1962_p2_n_91,grp_fu_1962_p2_n_92,grp_fu_1962_p2_n_93,grp_fu_1962_p2_n_94,grp_fu_1962_p2_n_95,grp_fu_1962_p2_n_96,grp_fu_1962_p2_n_97,grp_fu_1962_p2_n_98,grp_fu_1962_p2_n_99,grp_fu_1962_p2_n_100,grp_fu_1962_p2_n_101,grp_fu_1962_p2_n_102,grp_fu_1962_p2_n_103,grp_fu_1962_p2_n_104,grp_fu_1962_p2_n_105,grp_fu_1962_p2_n_106}),
        .Q(right_border_buf_0_10_fu_290),
        .add_ln703_17_reg_25030(add_ln703_17_reg_25030),
        .and_ln512_reg_2383_pp0_iter3_reg(and_ln512_reg_2383_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .p(grp_fu_1962_p3),
        .\right_border_buf_0_10_fu_290_reg[0] (filter_mac_muladdocq_U50_n_35),
        .\right_border_buf_0_10_fu_290_reg[0]_0 (xor_ln493_reg_2392),
        .\right_border_buf_0_10_fu_290_reg[1] (filter_mac_muladdocq_U50_n_34),
        .\right_border_buf_0_10_fu_290_reg[2] (filter_mac_muladdocq_U50_n_31),
        .\right_border_buf_0_10_fu_290_reg[3] (filter_mac_muladdocq_U50_n_30),
        .\right_border_buf_0_10_fu_290_reg[4] (filter_mac_muladdocq_U50_n_27),
        .\right_border_buf_0_10_fu_290_reg[5] (filter_mac_muladdocq_U50_n_24),
        .\right_border_buf_0_10_fu_290_reg[6] (filter_mac_muladdocq_U50_n_23),
        .\right_border_buf_0_10_fu_290_reg[7] (filter_mac_muladdocq_U50_n_20),
        .\right_border_buf_0_10_fu_290_reg[7]_0 (right_border_buf_0_11_fu_294),
        .\right_border_buf_0_10_fu_290_reg[7]_1 (right_border_buf_0_12_fu_298),
        .\right_border_buf_0_5_fu_270_reg[1] (filter_mac_muladdocq_U50_n_33),
        .\right_border_buf_0_5_fu_270_reg[3] (filter_mac_muladdocq_U50_n_29),
        .\right_border_buf_0_5_fu_270_reg[4] (filter_mac_muladdocq_U50_n_26),
        .\right_border_buf_0_5_fu_270_reg[6] (filter_mac_muladdocq_U50_n_22),
        .\right_border_buf_0_5_fu_270_reg[6]_0 ({right_border_buf_0_5_fu_270[6],right_border_buf_0_5_fu_270[4:3],right_border_buf_0_5_fu_270[1]}),
        .\right_border_buf_0_5_fu_270_reg[6]_1 ({right_border_buf_0_6_fu_274[6],right_border_buf_0_6_fu_274[4:3],right_border_buf_0_6_fu_274[1]}),
        .\right_border_buf_0_5_fu_270_reg[6]_2 ({right_border_buf_0_7_fu_278[6],right_border_buf_0_7_fu_278[4:3],right_border_buf_0_7_fu_278[1]}),
        .\right_border_buf_0_s_fu_250_reg[1] (filter_mac_muladdocq_U50_n_32),
        .\right_border_buf_0_s_fu_250_reg[3] (filter_mac_muladdocq_U50_n_28),
        .\right_border_buf_0_s_fu_250_reg[4] (filter_mac_muladdocq_U50_n_25),
        .\right_border_buf_0_s_fu_250_reg[6] (filter_mac_muladdocq_U50_n_21),
        .\right_border_buf_0_s_fu_250_reg[6]_0 ({right_border_buf_0_s_fu_250[6],right_border_buf_0_s_fu_250[4:3],right_border_buf_0_s_fu_250[1]}),
        .\right_border_buf_0_s_fu_250_reg[6]_1 ({right_border_buf_0_1_fu_254[6],right_border_buf_0_1_fu_254[4:3],right_border_buf_0_1_fu_254[1]}),
        .\right_border_buf_0_s_fu_250_reg[6]_2 ({right_border_buf_0_2_fu_258[6],right_border_buf_0_2_fu_258[4:3],right_border_buf_0_2_fu_258[1]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdtde filter_mac_muladdtde_U54
       (.P({filter_mac_muladdtde_U54_n_1,filter_mac_muladdtde_U54_n_2,filter_mac_muladdtde_U54_n_3,filter_mac_muladdtde_U54_n_4,filter_mac_muladdtde_U54_n_5,filter_mac_muladdtde_U54_n_6,filter_mac_muladdtde_U54_n_7,filter_mac_muladdtde_U54_n_8,filter_mac_muladdtde_U54_n_9,filter_mac_muladdtde_U54_n_10,filter_mac_muladdtde_U54_n_11,filter_mac_muladdtde_U54_n_12,filter_mac_muladdtde_U54_n_13,filter_mac_muladdtde_U54_n_14,filter_mac_muladdtde_U54_n_15,filter_mac_muladdtde_U54_n_16,filter_mac_muladdtde_U54_n_17,filter_mac_muladdtde_U54_n_18,filter_mac_muladdtde_U54_n_19}),
        .Q({\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[7] ,\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[6] ,\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[5] ,\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[4] ,\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[3] ,\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[2] ,\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[1] ,\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[0] }),
        .S({\add_ln703_12_reg_2513[3]_i_7_n_1 ,\add_ln703_12_reg_2513[3]_i_8_n_1 ,\add_ln703_12_reg_2513[3]_i_9_n_1 ,\add_ln703_12_reg_2513[3]_i_10_n_1 }),
        .add_ln703_10_fu_1654_p2(add_ln703_10_fu_1654_p2),
        .\add_ln703_12_reg_2513[11]_i_5 ({\add_ln703_12_reg_2513[11]_i_7_n_1 ,\add_ln703_12_reg_2513[11]_i_8_n_1 ,\add_ln703_12_reg_2513[11]_i_9_n_1 ,\add_ln703_12_reg_2513[11]_i_10_n_1 }),
        .\add_ln703_12_reg_2513[15]_i_5 ({\add_ln703_12_reg_2513[15]_i_7_n_1 ,\add_ln703_12_reg_2513[15]_i_8_n_1 ,\add_ln703_12_reg_2513[15]_i_9_n_1 ,\add_ln703_12_reg_2513[15]_i_10_n_1 }),
        .\add_ln703_12_reg_2513[19]_i_5 ({filter_mac_muladdudo_U55_n_2,\add_ln703_12_reg_2513[21]_i_5_n_1 ,\add_ln703_12_reg_2513[21]_i_6_n_1 ,\add_ln703_12_reg_2513[21]_i_7_n_1 }),
        .\add_ln703_12_reg_2513[7]_i_5 ({\add_ln703_12_reg_2513[7]_i_7_n_1 ,\add_ln703_12_reg_2513[7]_i_8_n_1 ,\add_ln703_12_reg_2513[7]_i_9_n_1 ,\add_ln703_12_reg_2513[7]_i_10_n_1 }),
        .\add_ln703_12_reg_2513_reg[21] (filter_mac_muladdudo_U55_n_1),
        .add_ln703_17_reg_25030(add_ln703_17_reg_25030),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p(grp_fu_1948_p3),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdudo filter_mac_muladdudo_U55
       (.P({filter_mac_muladdudo_U55_n_1,filter_mac_muladdudo_U55_n_2,filter_mac_muladdudo_U55_n_3,filter_mac_muladdudo_U55_n_4,filter_mac_muladdudo_U55_n_5,filter_mac_muladdudo_U55_n_6,filter_mac_muladdudo_U55_n_7,filter_mac_muladdudo_U55_n_8,filter_mac_muladdudo_U55_n_9,filter_mac_muladdudo_U55_n_10,filter_mac_muladdudo_U55_n_11,filter_mac_muladdudo_U55_n_12,filter_mac_muladdudo_U55_n_13,filter_mac_muladdudo_U55_n_14,filter_mac_muladdudo_U55_n_15,filter_mac_muladdudo_U55_n_16,filter_mac_muladdudo_U55_n_17,filter_mac_muladdudo_U55_n_18,filter_mac_muladdudo_U55_n_19,filter_mac_muladdudo_U55_n_20,filter_mac_muladdudo_U55_n_21}),
        .Q(src_kernel_win_0_va_8_fu_202),
        .ap_clk(ap_clk),
        .p({add_ln703_6_reg_2478_reg_n_87,add_ln703_6_reg_2478_reg_n_88,add_ln703_6_reg_2478_reg_n_89,add_ln703_6_reg_2478_reg_n_90,add_ln703_6_reg_2478_reg_n_91,add_ln703_6_reg_2478_reg_n_92,add_ln703_6_reg_2478_reg_n_93,add_ln703_6_reg_2478_reg_n_94,add_ln703_6_reg_2478_reg_n_95,add_ln703_6_reg_2478_reg_n_96,add_ln703_6_reg_2478_reg_n_97,add_ln703_6_reg_2478_reg_n_98,add_ln703_6_reg_2478_reg_n_99,add_ln703_6_reg_2478_reg_n_100,add_ln703_6_reg_2478_reg_n_101,add_ln703_6_reg_2478_reg_n_102,add_ln703_6_reg_2478_reg_n_103,add_ln703_6_reg_2478_reg_n_104,add_ln703_6_reg_2478_reg_n_105,add_ln703_6_reg_2478_reg_n_106}),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdvdy filter_mac_muladdvdy_U57
       (.P({filter_mac_muladdvdy_U57_n_1,filter_mac_muladdvdy_U57_n_2,filter_mac_muladdvdy_U57_n_3,filter_mac_muladdvdy_U57_n_4,filter_mac_muladdvdy_U57_n_5,filter_mac_muladdvdy_U57_n_6,filter_mac_muladdvdy_U57_n_7,filter_mac_muladdvdy_U57_n_8,filter_mac_muladdvdy_U57_n_9,filter_mac_muladdvdy_U57_n_10,filter_mac_muladdvdy_U57_n_11,filter_mac_muladdvdy_U57_n_12,filter_mac_muladdvdy_U57_n_13,filter_mac_muladdvdy_U57_n_14,filter_mac_muladdvdy_U57_n_15,filter_mac_muladdvdy_U57_n_16,filter_mac_muladdvdy_U57_n_17,filter_mac_muladdvdy_U57_n_18,filter_mac_muladdvdy_U57_n_19,filter_mac_muladdvdy_U57_n_20}),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p({mul_ln1118_14_reg_2498_reg_n_88,mul_ln1118_14_reg_2498_reg_n_89,mul_ln1118_14_reg_2498_reg_n_90,mul_ln1118_14_reg_2498_reg_n_91,mul_ln1118_14_reg_2498_reg_n_92,mul_ln1118_14_reg_2498_reg_n_93,mul_ln1118_14_reg_2498_reg_n_94,mul_ln1118_14_reg_2498_reg_n_95,mul_ln1118_14_reg_2498_reg_n_96,mul_ln1118_14_reg_2498_reg_n_97,mul_ln1118_14_reg_2498_reg_n_98,mul_ln1118_14_reg_2498_reg_n_99,mul_ln1118_14_reg_2498_reg_n_100,mul_ln1118_14_reg_2498_reg_n_101,mul_ln1118_14_reg_2498_reg_n_102,mul_ln1118_14_reg_2498_reg_n_103,mul_ln1118_14_reg_2498_reg_n_104,mul_ln1118_14_reg_2498_reg_n_105,mul_ln1118_14_reg_2498_reg_n_106}),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdwdI filter_mac_muladdwdI_U59
       (.P(mul_ln1118_13_reg_2493),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .dout(grp_fu_2033_p3),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    grp_Filter2D_fu_40_ap_start_reg_i_1
       (.I0(start_for_GaussianBlur_U0_empty_n),
        .I1(Q[0]),
        .I2(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .I3(ap_CS_fsm_state2),
        .I4(grp_Filter2D_fu_40_ap_start_reg_reg),
        .O(internal_empty_n_reg_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    grp_fu_1899_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1899_p2_i_1_n_1,grp_fu_1899_p2_i_2_n_1,grp_fu_1899_p2_i_3_n_1,grp_fu_1899_p2_i_4_n_1,grp_fu_1899_p2_i_5_n_1,grp_fu_1899_p2_i_6_n_1,grp_fu_1899_p2_i_7_n_1,grp_fu_1899_p2_i_8_n_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_grp_fu_1899_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_grp_fu_1899_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_grp_fu_1899_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_grp_fu_1899_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_grp_fu_1899_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_grp_fu_1899_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_grp_fu_1899_p2_P_UNCONNECTED[47:17],grp_fu_1899_p2_n_90,grp_fu_1899_p2_n_91,grp_fu_1899_p2_n_92,grp_fu_1899_p2_n_93,grp_fu_1899_p2_n_94,grp_fu_1899_p2_n_95,grp_fu_1899_p2_n_96,grp_fu_1899_p2_n_97,grp_fu_1899_p2_n_98,grp_fu_1899_p2_n_99,grp_fu_1899_p2_n_100,grp_fu_1899_p2_n_101,grp_fu_1899_p2_n_102,grp_fu_1899_p2_n_103,grp_fu_1899_p2_n_104,grp_fu_1899_p2_n_105,grp_fu_1899_p2_n_106}),
        .PATTERNBDETECT(NLW_grp_fu_1899_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_grp_fu_1899_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_grp_fu_1899_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_grp_fu_1899_p2_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1899_p2_i_1
       (.I0(\src_kernel_win_0_va_17_fu_238_reg_n_1_[7] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(src_kernel_win_0_va_18_fu_242[7]),
        .O(grp_fu_1899_p2_i_1_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1899_p2_i_2
       (.I0(\src_kernel_win_0_va_17_fu_238_reg_n_1_[6] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(src_kernel_win_0_va_18_fu_242[6]),
        .O(grp_fu_1899_p2_i_2_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1899_p2_i_3
       (.I0(\src_kernel_win_0_va_17_fu_238_reg_n_1_[5] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(src_kernel_win_0_va_18_fu_242[5]),
        .O(grp_fu_1899_p2_i_3_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1899_p2_i_4
       (.I0(\src_kernel_win_0_va_17_fu_238_reg_n_1_[4] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(src_kernel_win_0_va_18_fu_242[4]),
        .O(grp_fu_1899_p2_i_4_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1899_p2_i_5
       (.I0(\src_kernel_win_0_va_17_fu_238_reg_n_1_[3] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(src_kernel_win_0_va_18_fu_242[3]),
        .O(grp_fu_1899_p2_i_5_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1899_p2_i_6
       (.I0(\src_kernel_win_0_va_17_fu_238_reg_n_1_[2] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(src_kernel_win_0_va_18_fu_242[2]),
        .O(grp_fu_1899_p2_i_6_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1899_p2_i_7
       (.I0(\src_kernel_win_0_va_17_fu_238_reg_n_1_[1] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(src_kernel_win_0_va_18_fu_242[1]),
        .O(grp_fu_1899_p2_i_7_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1899_p2_i_8
       (.I0(\src_kernel_win_0_va_17_fu_238_reg_n_1_[0] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(src_kernel_win_0_va_18_fu_242[0]),
        .O(grp_fu_1899_p2_i_8_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    grp_fu_1924_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1924_p2_i_1_n_1,grp_fu_1924_p2_i_2_n_1,grp_fu_1924_p2_i_3_n_1,grp_fu_1924_p2_i_4_n_1,grp_fu_1924_p2_i_5_n_1,grp_fu_1924_p2_i_6_n_1,grp_fu_1924_p2_i_7_n_1,grp_fu_1924_p2_i_8_n_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_grp_fu_1924_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_grp_fu_1924_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_grp_fu_1924_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_grp_fu_1924_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_grp_fu_1924_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_grp_fu_1924_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_grp_fu_1924_p2_P_UNCONNECTED[47:17],grp_fu_1924_p2_n_90,grp_fu_1924_p2_n_91,grp_fu_1924_p2_n_92,grp_fu_1924_p2_n_93,grp_fu_1924_p2_n_94,grp_fu_1924_p2_n_95,grp_fu_1924_p2_n_96,grp_fu_1924_p2_n_97,grp_fu_1924_p2_n_98,grp_fu_1924_p2_n_99,grp_fu_1924_p2_n_100,grp_fu_1924_p2_n_101,grp_fu_1924_p2_n_102,grp_fu_1924_p2_n_103,grp_fu_1924_p2_n_104,grp_fu_1924_p2_n_105,grp_fu_1924_p2_n_106}),
        .PATTERNBDETECT(NLW_grp_fu_1924_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_grp_fu_1924_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_grp_fu_1924_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_grp_fu_1924_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_1924_p2_i_1
       (.I0(src_kernel_win_0_va_15_fu_230[7]),
        .I1(icmp_ln444_reg_2351_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_222[7]),
        .I4(grp_fu_1924_p2_i_9_n_1),
        .I5(src_kernel_win_0_va_14_fu_226[7]),
        .O(grp_fu_1924_p2_i_1_n_1));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_1924_p2_i_2
       (.I0(src_kernel_win_0_va_15_fu_230[6]),
        .I1(icmp_ln444_reg_2351_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_222[6]),
        .I4(grp_fu_1924_p2_i_9_n_1),
        .I5(src_kernel_win_0_va_14_fu_226[6]),
        .O(grp_fu_1924_p2_i_2_n_1));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_1924_p2_i_3
       (.I0(src_kernel_win_0_va_15_fu_230[5]),
        .I1(icmp_ln444_reg_2351_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_222[5]),
        .I4(grp_fu_1924_p2_i_9_n_1),
        .I5(src_kernel_win_0_va_14_fu_226[5]),
        .O(grp_fu_1924_p2_i_3_n_1));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_1924_p2_i_4
       (.I0(src_kernel_win_0_va_15_fu_230[4]),
        .I1(icmp_ln444_reg_2351_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_222[4]),
        .I4(grp_fu_1924_p2_i_9_n_1),
        .I5(src_kernel_win_0_va_14_fu_226[4]),
        .O(grp_fu_1924_p2_i_4_n_1));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_1924_p2_i_5
       (.I0(src_kernel_win_0_va_15_fu_230[3]),
        .I1(icmp_ln444_reg_2351_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_222[3]),
        .I4(grp_fu_1924_p2_i_9_n_1),
        .I5(src_kernel_win_0_va_14_fu_226[3]),
        .O(grp_fu_1924_p2_i_5_n_1));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_1924_p2_i_6
       (.I0(src_kernel_win_0_va_15_fu_230[2]),
        .I1(icmp_ln444_reg_2351_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_222[2]),
        .I4(grp_fu_1924_p2_i_9_n_1),
        .I5(src_kernel_win_0_va_14_fu_226[2]),
        .O(grp_fu_1924_p2_i_6_n_1));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_1924_p2_i_7
       (.I0(src_kernel_win_0_va_15_fu_230[1]),
        .I1(icmp_ln444_reg_2351_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_222[1]),
        .I4(grp_fu_1924_p2_i_9_n_1),
        .I5(src_kernel_win_0_va_14_fu_226[1]),
        .O(grp_fu_1924_p2_i_7_n_1));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_1924_p2_i_8
       (.I0(src_kernel_win_0_va_15_fu_230[0]),
        .I1(icmp_ln444_reg_2351_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_222[0]),
        .I4(grp_fu_1924_p2_i_9_n_1),
        .I5(src_kernel_win_0_va_14_fu_226[0]),
        .O(grp_fu_1924_p2_i_8_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    grp_fu_1924_p2_i_9
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .O(grp_fu_1924_p2_i_9_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    grp_fu_1948_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,k_buf_0_val_9_U_n_23,k_buf_0_val_8_U_n_42,k_buf_0_val_8_U_n_43,k_buf_0_val_8_U_n_44,k_buf_0_val_8_U_n_45,k_buf_0_val_8_U_n_46,k_buf_0_val_8_U_n_47,k_buf_0_val_9_U_n_24}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_grp_fu_1948_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_grp_fu_1948_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_grp_fu_1948_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_grp_fu_1948_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone0_in),
        .CEA2(ap_block_pp0_stage0_subdone0_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_grp_fu_1948_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_grp_fu_1948_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_grp_fu_1948_p2_P_UNCONNECTED[47:17],grp_fu_1948_p2_n_90,grp_fu_1948_p2_n_91,grp_fu_1948_p2_n_92,grp_fu_1948_p2_n_93,grp_fu_1948_p2_n_94,grp_fu_1948_p2_n_95,grp_fu_1948_p2_n_96,grp_fu_1948_p2_n_97,grp_fu_1948_p2_n_98,grp_fu_1948_p2_n_99,grp_fu_1948_p2_n_100,grp_fu_1948_p2_n_101,grp_fu_1948_p2_n_102,grp_fu_1948_p2_n_103,grp_fu_1948_p2_n_104,grp_fu_1948_p2_n_105,grp_fu_1948_p2_n_106}),
        .PATTERNBDETECT(NLW_grp_fu_1948_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_grp_fu_1948_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_grp_fu_1948_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_grp_fu_1948_p2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    grp_fu_1962_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1962_p2_i_1_n_1,grp_fu_1962_p2_i_2_n_1,grp_fu_1962_p2_i_3_n_1,grp_fu_1962_p2_i_4_n_1,grp_fu_1962_p2_i_5_n_1,grp_fu_1962_p2_i_6_n_1,grp_fu_1962_p2_i_7_n_1,grp_fu_1962_p2_i_8_n_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_grp_fu_1962_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_grp_fu_1962_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_grp_fu_1962_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_grp_fu_1962_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_grp_fu_1962_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_grp_fu_1962_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_grp_fu_1962_p2_P_UNCONNECTED[47:17],grp_fu_1962_p2_n_90,grp_fu_1962_p2_n_91,grp_fu_1962_p2_n_92,grp_fu_1962_p2_n_93,grp_fu_1962_p2_n_94,grp_fu_1962_p2_n_95,grp_fu_1962_p2_n_96,grp_fu_1962_p2_n_97,grp_fu_1962_p2_n_98,grp_fu_1962_p2_n_99,grp_fu_1962_p2_n_100,grp_fu_1962_p2_n_101,grp_fu_1962_p2_n_102,grp_fu_1962_p2_n_103,grp_fu_1962_p2_n_104,grp_fu_1962_p2_n_105,grp_fu_1962_p2_n_106}),
        .PATTERNBDETECT(NLW_grp_fu_1962_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_grp_fu_1962_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_grp_fu_1962_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_grp_fu_1962_p2_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1962_p2_i_1
       (.I0(\src_kernel_win_0_va_1_fu_174_reg_n_1_[7] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_2_fu_178[7]),
        .O(grp_fu_1962_p2_i_1_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1962_p2_i_2
       (.I0(\src_kernel_win_0_va_1_fu_174_reg_n_1_[6] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_2_fu_178[6]),
        .O(grp_fu_1962_p2_i_2_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1962_p2_i_3
       (.I0(\src_kernel_win_0_va_1_fu_174_reg_n_1_[5] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_2_fu_178[5]),
        .O(grp_fu_1962_p2_i_3_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1962_p2_i_4
       (.I0(\src_kernel_win_0_va_1_fu_174_reg_n_1_[4] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_2_fu_178[4]),
        .O(grp_fu_1962_p2_i_4_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1962_p2_i_5
       (.I0(\src_kernel_win_0_va_1_fu_174_reg_n_1_[3] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_2_fu_178[3]),
        .O(grp_fu_1962_p2_i_5_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1962_p2_i_6
       (.I0(\src_kernel_win_0_va_1_fu_174_reg_n_1_[2] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_2_fu_178[2]),
        .O(grp_fu_1962_p2_i_6_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1962_p2_i_7
       (.I0(\src_kernel_win_0_va_1_fu_174_reg_n_1_[1] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_2_fu_178[1]),
        .O(grp_fu_1962_p2_i_7_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_1962_p2_i_8
       (.I0(\src_kernel_win_0_va_1_fu_174_reg_n_1_[0] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_2_fu_178[0]),
        .O(grp_fu_1962_p2_i_8_n_1));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_2286[0]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[0] ),
        .O(i_V_fu_466_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_2286[1]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[0] ),
        .I1(\t_V_reg_434_reg_n_1_[1] ),
        .O(i_V_fu_466_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_2286[2]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[2] ),
        .I1(\t_V_reg_434_reg_n_1_[0] ),
        .I2(\t_V_reg_434_reg_n_1_[1] ),
        .O(i_V_fu_466_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_2286[3]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[3] ),
        .I1(\t_V_reg_434_reg_n_1_[2] ),
        .I2(\t_V_reg_434_reg_n_1_[1] ),
        .I3(\t_V_reg_434_reg_n_1_[0] ),
        .O(i_V_fu_466_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_2286[4]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[4] ),
        .I1(\t_V_reg_434_reg_n_1_[0] ),
        .I2(\t_V_reg_434_reg_n_1_[1] ),
        .I3(\t_V_reg_434_reg_n_1_[2] ),
        .I4(\t_V_reg_434_reg_n_1_[3] ),
        .O(i_V_fu_466_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_2286[5]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[5] ),
        .I1(\t_V_reg_434_reg_n_1_[3] ),
        .I2(\t_V_reg_434_reg_n_1_[2] ),
        .I3(\t_V_reg_434_reg_n_1_[1] ),
        .I4(\t_V_reg_434_reg_n_1_[0] ),
        .I5(\t_V_reg_434_reg_n_1_[4] ),
        .O(i_V_fu_466_p2[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_2286[6]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[6] ),
        .I1(\t_V_reg_434_reg_n_1_[4] ),
        .I2(\i_V_reg_2286[6]_i_2_n_1 ),
        .I3(\t_V_reg_434_reg_n_1_[2] ),
        .I4(\t_V_reg_434_reg_n_1_[3] ),
        .I5(\t_V_reg_434_reg_n_1_[5] ),
        .O(i_V_fu_466_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_V_reg_2286[6]_i_2 
       (.I0(\t_V_reg_434_reg_n_1_[1] ),
        .I1(\t_V_reg_434_reg_n_1_[0] ),
        .O(\i_V_reg_2286[6]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_2286[7]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[7] ),
        .I1(\i_V_reg_2286[8]_i_2_n_1 ),
        .I2(\t_V_reg_434_reg_n_1_[6] ),
        .O(i_V_fu_466_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_2286[8]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[8] ),
        .I1(\t_V_reg_434_reg_n_1_[6] ),
        .I2(\i_V_reg_2286[8]_i_2_n_1 ),
        .I3(\t_V_reg_434_reg_n_1_[7] ),
        .O(i_V_fu_466_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_2286[8]_i_2 
       (.I0(\t_V_reg_434_reg_n_1_[5] ),
        .I1(\t_V_reg_434_reg_n_1_[3] ),
        .I2(\t_V_reg_434_reg_n_1_[2] ),
        .I3(\t_V_reg_434_reg_n_1_[1] ),
        .I4(\t_V_reg_434_reg_n_1_[0] ),
        .I5(\t_V_reg_434_reg_n_1_[4] ),
        .O(\i_V_reg_2286[8]_i_2_n_1 ));
  FDRE \i_V_reg_2286_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_466_p2[0]),
        .Q(i_V_reg_2286[0]),
        .R(1'b0));
  FDRE \i_V_reg_2286_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_466_p2[1]),
        .Q(i_V_reg_2286[1]),
        .R(1'b0));
  FDRE \i_V_reg_2286_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_466_p2[2]),
        .Q(i_V_reg_2286[2]),
        .R(1'b0));
  FDRE \i_V_reg_2286_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_466_p2[3]),
        .Q(i_V_reg_2286[3]),
        .R(1'b0));
  FDRE \i_V_reg_2286_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_466_p2[4]),
        .Q(i_V_reg_2286[4]),
        .R(1'b0));
  FDRE \i_V_reg_2286_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_466_p2[5]),
        .Q(i_V_reg_2286[5]),
        .R(1'b0));
  FDRE \i_V_reg_2286_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_466_p2[6]),
        .Q(i_V_reg_2286[6]),
        .R(1'b0));
  FDRE \i_V_reg_2286_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_466_p2[7]),
        .Q(i_V_reg_2286[7]),
        .R(1'b0));
  FDRE \i_V_reg_2286_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_466_p2[8]),
        .Q(i_V_reg_2286[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln444_reg_2351[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(and_ln118_reg_2360_pp0_iter1_reg0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \icmp_ln444_reg_2351[0]_i_2 
       (.I0(\icmp_ln444_reg_2351[0]_i_3_n_1 ),
        .I1(\icmp_ln444_reg_2351[0]_i_4_n_1 ),
        .I2(sel0[7]),
        .I3(\t_V_3_reg_445_reg_n_1_[0] ),
        .I4(sel0[5]),
        .O(icmp_ln444_fu_910_p2));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln444_reg_2351[0]_i_3 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .O(\icmp_ln444_reg_2351[0]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_ln444_reg_2351[0]_i_4 
       (.I0(sel0[0]),
        .I1(\t_V_3_reg_445_reg_n_1_[1] ),
        .I2(sel0[6]),
        .I3(sel0[4]),
        .O(\icmp_ln444_reg_2351[0]_i_4_n_1 ));
  FDRE \icmp_ln444_reg_2351_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln118_reg_2360_pp0_iter1_reg0),
        .D(\icmp_ln444_reg_2351_reg_n_1_[0] ),
        .Q(icmp_ln444_reg_2351_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln444_reg_2351_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(icmp_ln444_reg_2351_pp0_iter1_reg),
        .Q(icmp_ln444_reg_2351_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln444_reg_2351_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(icmp_ln444_reg_2351_pp0_iter2_reg),
        .Q(icmp_ln444_reg_2351_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln444_reg_2351_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(icmp_ln444_reg_2351_pp0_iter3_reg),
        .Q(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \icmp_ln444_reg_2351_reg[0] 
       (.C(ap_clk),
        .CE(and_ln118_reg_2360_pp0_iter1_reg0),
        .D(icmp_ln444_fu_910_p2),
        .Q(\icmp_ln444_reg_2351_reg_n_1_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00001100F0F0F0F0)) 
    \icmp_ln879_1_reg_2309[0]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[2] ),
        .I1(\icmp_ln899_reg_2300[0]_i_3_n_1 ),
        .I2(\icmp_ln879_1_reg_2309_reg_n_1_[0] ),
        .I3(\t_V_reg_434_reg_n_1_[0] ),
        .I4(\t_V_reg_434_reg_n_1_[1] ),
        .I5(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .O(\icmp_ln879_1_reg_2309[0]_i_1_n_1 ));
  FDRE \icmp_ln879_1_reg_2309_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln879_1_reg_2309[0]_i_1_n_1 ),
        .Q(\icmp_ln879_1_reg_2309_reg_n_1_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000011F0F0F0F0)) 
    \icmp_ln879_2_reg_2313[0]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[2] ),
        .I1(\icmp_ln899_reg_2300[0]_i_3_n_1 ),
        .I2(\icmp_ln879_2_reg_2313_reg_n_1_[0] ),
        .I3(\t_V_reg_434_reg_n_1_[0] ),
        .I4(\t_V_reg_434_reg_n_1_[1] ),
        .I5(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .O(\icmp_ln879_2_reg_2313[0]_i_1_n_1 ));
  FDRE \icmp_ln879_2_reg_2313_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln879_2_reg_2313[0]_i_1_n_1 ),
        .Q(\icmp_ln879_2_reg_2313_reg_n_1_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00110000F0F0F0F0)) 
    \icmp_ln879_reg_2305[0]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[2] ),
        .I1(\icmp_ln899_reg_2300[0]_i_3_n_1 ),
        .I2(\icmp_ln879_reg_2305_reg_n_1_[0] ),
        .I3(\t_V_reg_434_reg_n_1_[0] ),
        .I4(\t_V_reg_434_reg_n_1_[1] ),
        .I5(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .O(\icmp_ln879_reg_2305[0]_i_1_n_1 ));
  FDRE \icmp_ln879_reg_2305_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln879_reg_2305[0]_i_1_n_1 ),
        .Q(\icmp_ln879_reg_2305_reg_n_1_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \icmp_ln887_reg_2291[0]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[6] ),
        .I1(\t_V_reg_434_reg_n_1_[8] ),
        .I2(\t_V_reg_434_reg_n_1_[5] ),
        .I3(\t_V_reg_434_reg_n_1_[7] ),
        .O(icmp_ln887_fu_472_p2));
  FDRE \icmp_ln887_reg_2291_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(icmp_ln887_fu_472_p2),
        .Q(icmp_ln887_reg_2291),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \icmp_ln899_1_reg_2317[0]_i_1 
       (.I0(xor_ln457_fu_478_p2),
        .I1(\t_V_reg_434_reg_n_1_[1] ),
        .I2(\t_V_reg_434_reg_n_1_[0] ),
        .I3(\t_V_reg_434_reg_n_1_[2] ),
        .I4(\t_V_reg_434_reg_n_1_[4] ),
        .I5(\t_V_reg_434_reg_n_1_[3] ),
        .O(\icmp_ln899_1_reg_2317[0]_i_1_n_1 ));
  FDRE \icmp_ln899_1_reg_2317_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(\icmp_ln899_1_reg_2317[0]_i_1_n_1 ),
        .Q(icmp_ln899_1_reg_2317),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA2A)) 
    \icmp_ln899_reg_2300[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(xor_ln457_fu_478_p2),
        .I2(\i_V_reg_2286[6]_i_2_n_1 ),
        .I3(\t_V_reg_434_reg_n_1_[2] ),
        .I4(\t_V_reg_434_reg_n_1_[4] ),
        .I5(\t_V_reg_434_reg_n_1_[3] ),
        .O(\icmp_ln899_reg_2300[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \icmp_ln899_reg_2300[0]_i_2 
       (.I0(\icmp_ln899_reg_2300[0]_i_3_n_1 ),
        .I1(\t_V_reg_434_reg_n_1_[1] ),
        .I2(\t_V_reg_434_reg_n_1_[0] ),
        .I3(\t_V_reg_434_reg_n_1_[2] ),
        .O(icmp_ln899_fu_484_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln899_reg_2300[0]_i_3 
       (.I0(\t_V_reg_434_reg_n_1_[6] ),
        .I1(\t_V_reg_434_reg_n_1_[5] ),
        .I2(\t_V_reg_434_reg_n_1_[8] ),
        .I3(\t_V_reg_434_reg_n_1_[7] ),
        .I4(\t_V_reg_434_reg_n_1_[3] ),
        .I5(\t_V_reg_434_reg_n_1_[4] ),
        .O(\icmp_ln899_reg_2300[0]_i_3_n_1 ));
  FDRE \icmp_ln899_reg_2300_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(icmp_ln899_fu_484_p2),
        .Q(\icmp_ln899_reg_2300_reg_n_1_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg k_buf_0_val_5_U
       (.ADDRARDADDR({x_reg_2364,trunc_ln458_reg_2369}),
        .D(din0),
        .DIADI(DIADI),
        .DOADO(k_buf_0_val_5_q0),
        .E(we111_out),
        .Q(ap_CS_fsm_pp0_stage0),
        .WEA(we015_out),
        .WEBWE(ce113_out),
        .and_ln118_reg_2360(and_ln118_reg_2360),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ce0(ce0),
        .din1(din1[2]),
        .icmp_ln887_reg_2291(icmp_ln887_reg_2291),
        .icmp_ln899_1_reg_2317(icmp_ln899_1_reg_2317),
        .or_ln457_reg_2374_pp0_iter1_reg(or_ln457_reg_2374_pp0_iter1_reg),
        .\or_ln457_reg_2374_pp0_iter1_reg_reg[0] ({src_kernel_win_0_va_20_fu_1340_p3[7],src_kernel_win_0_va_20_fu_1340_p3[3],src_kernel_win_0_va_20_fu_1340_p3[1:0]}),
        .ram_reg(\icmp_ln444_reg_2351_reg_n_1_[0] ),
        .ram_reg_0(\icmp_ln899_reg_2300_reg_n_1_[0] ),
        .\right_border_buf_0_s_fu_250_reg[2] (filter_mac_muladdlbW_U44_n_24),
        .\right_border_buf_0_s_fu_250_reg[4] (filter_mac_muladdocq_U50_n_25),
        .\right_border_buf_0_s_fu_250_reg[5] (filter_mac_muladdlbW_U44_n_22),
        .\right_border_buf_0_s_fu_250_reg[6] (filter_mac_muladdocq_U50_n_21),
        .\src_kernel_win_0_va_20_reg_2433_reg[0] (filter_mac_muladdlbW_U44_n_26),
        .\src_kernel_win_0_va_20_reg_2433_reg[0]_0 (k_buf_0_val_9_U_n_53),
        .\src_kernel_win_0_va_20_reg_2433_reg[1] (filter_mac_muladdocq_U50_n_32),
        .\src_kernel_win_0_va_20_reg_2433_reg[1]_0 (k_buf_0_val_9_U_n_52),
        .\src_kernel_win_0_va_20_reg_2433_reg[3] (filter_mac_muladdocq_U50_n_28),
        .\src_kernel_win_0_va_20_reg_2433_reg[3]_0 (k_buf_0_val_9_U_n_51),
        .\src_kernel_win_0_va_20_reg_2433_reg[7] (filter_mac_muladdlbW_U44_n_20),
        .\src_kernel_win_0_va_20_reg_2433_reg[7]_0 (k_buf_0_val_9_U_n_33),
        .xor_ln493_3_reg_2336(xor_ln493_3_reg_2336[0]),
        .\xor_ln493_3_reg_2336_reg[0] (k_buf_0_val_5_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_24 k_buf_0_val_6_U
       (.ADDRARDADDR({x_reg_2364,trunc_ln458_reg_2369}),
        .D({src_kernel_win_0_va_21_fu_1362_p3[7],src_kernel_win_0_va_21_fu_1362_p3[3],src_kernel_win_0_va_21_fu_1362_p3[0]}),
        .DIADI(DIADI),
        .DOADO(k_buf_0_val_6_q0),
        .Q(k_buf_0_val_9_addr_reg_2422),
        .WEA(we09_out),
        .WEBWE(ce1),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .din2({din2[7],din2[3],din2[0]}),
        .din3({din3[7],din3[3],din3[0]}),
        .din4({din4[7:6],din4[4:3],din4[0]}),
        .grp_fu_1948_p2(xor_ln493_4_reg_2341[1]),
        .icmp_ln899_1_reg_2317(icmp_ln899_1_reg_2317),
        .or_ln457_reg_2374_pp0_iter1_reg(or_ln457_reg_2374_pp0_iter1_reg),
        .\or_ln457_reg_2374_pp0_iter1_reg_reg[0] (din1),
        .p(filter_mac_muladdlbW_U44_n_20),
        .p_0(xor_ln493_5_reg_2346),
        .p_1(k_buf_0_val_8_U_n_48),
        .p_2(filter_mac_muladdocq_U50_n_21),
        .p_3(filter_mac_muladdlbW_U44_n_22),
        .p_4(k_buf_0_val_8_U_n_52),
        .p_5(filter_mac_muladdocq_U50_n_25),
        .p_6(filter_mac_muladdocq_U50_n_28),
        .p_7(k_buf_0_val_8_U_n_53),
        .p_8(filter_mac_muladdocq_U50_n_32),
        .p_9(filter_mac_muladdlbW_U44_n_26),
        .ram_reg(k_buf_0_val_6_U_n_21),
        .ram_reg_0(k_buf_0_val_6_U_n_25),
        .ram_reg_1(k_buf_0_val_6_U_n_26),
        .ram_reg_2(k_buf_0_val_6_U_n_27),
        .ram_reg_3(k_buf_0_val_6_U_n_28),
        .ram_reg_4(k_buf_0_val_6_U_n_29),
        .ram_reg_5(k_buf_0_val_6_U_n_30),
        .ram_reg_6(k_buf_0_val_6_U_n_31),
        .ram_reg_7(k_buf_0_val_6_U_n_33),
        .ram_reg_8(k_buf_0_val_5_q0),
        .\right_border_buf_0_5_fu_270_reg[0] (filter_mac_muladdlbW_U44_n_27),
        .\right_border_buf_0_5_fu_270_reg[1] (filter_mac_muladdocq_U50_n_33),
        .\right_border_buf_0_5_fu_270_reg[2] (filter_mac_muladdlbW_U44_n_25),
        .\right_border_buf_0_5_fu_270_reg[3] (filter_mac_muladdocq_U50_n_29),
        .\right_border_buf_0_5_fu_270_reg[4] (filter_mac_muladdocq_U50_n_26),
        .\right_border_buf_0_5_fu_270_reg[5] (filter_mac_muladdlbW_U44_n_23),
        .\right_border_buf_0_5_fu_270_reg[6] (filter_mac_muladdocq_U50_n_22),
        .\right_border_buf_0_5_fu_270_reg[7] (filter_mac_muladdlbW_U44_n_21),
        .we1(we1),
        .xor_ln493_2_reg_2331(xor_ln493_2_reg_2331),
        .xor_ln493_3_reg_2336(xor_ln493_3_reg_2336[0]),
        .\xor_ln493_4_reg_2341_reg[1] (k_buf_0_val_6_U_n_20),
        .\xor_ln493_4_reg_2341_reg[1]_0 (k_buf_0_val_6_U_n_32),
        .\xor_ln493_5_reg_2346_reg[1] ({src_kernel_win_0_va_24_fu_1428_p3[6],src_kernel_win_0_va_24_fu_1428_p3[4:3]}));
  FDRE \k_buf_0_val_6_addr_reg_2399_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(trunc_ln458_reg_2369[0]),
        .Q(k_buf_0_val_9_addr_reg_2422[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2399_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(trunc_ln458_reg_2369[1]),
        .Q(k_buf_0_val_9_addr_reg_2422[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2399_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(trunc_ln458_reg_2369[2]),
        .Q(k_buf_0_val_9_addr_reg_2422[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2399_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(x_reg_2364[3]),
        .Q(k_buf_0_val_9_addr_reg_2422[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2399_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(x_reg_2364[4]),
        .Q(k_buf_0_val_9_addr_reg_2422[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2399_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(x_reg_2364[5]),
        .Q(k_buf_0_val_9_addr_reg_2422[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2399_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(x_reg_2364[6]),
        .Q(k_buf_0_val_9_addr_reg_2422[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2399_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(x_reg_2364[7]),
        .Q(k_buf_0_val_9_addr_reg_2422[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2399_reg[8] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(x_reg_2364[8]),
        .Q(k_buf_0_val_9_addr_reg_2422[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2399_reg[9] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(x_reg_2364[9]),
        .Q(k_buf_0_val_9_addr_reg_2422[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_25 k_buf_0_val_7_U
       (.ADDRARDADDR({x_reg_2364,trunc_ln458_reg_2369}),
        .D(din2),
        .DIADI(DIADI),
        .DOADO(k_buf_0_val_7_q0),
        .Q(k_buf_0_val_9_addr_reg_2422),
        .WEBWE(ce1),
        .and_ln118_reg_2360(and_ln118_reg_2360),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .or_ln457_reg_2374_pp0_iter1_reg(or_ln457_reg_2374_pp0_iter1_reg),
        .ram_reg(k_buf_0_val_6_q0),
        .ram_reg_0(\icmp_ln444_reg_2351_reg_n_1_[0] ),
        .ram_reg_1(ce113_out),
        .ram_reg_2(\icmp_ln879_2_reg_2313_reg_n_1_[0] ),
        .ram_reg_3(\icmp_ln899_reg_2300_reg_n_1_[0] ),
        .\right_border_buf_0_10_fu_290_reg[0] (filter_mac_muladdocq_U50_n_35),
        .\right_border_buf_0_10_fu_290_reg[1] (filter_mac_muladdocq_U50_n_34),
        .\right_border_buf_0_10_fu_290_reg[2] (filter_mac_muladdocq_U50_n_31),
        .\right_border_buf_0_10_fu_290_reg[3] (filter_mac_muladdocq_U50_n_30),
        .\right_border_buf_0_10_fu_290_reg[4] (filter_mac_muladdocq_U50_n_27),
        .\right_border_buf_0_10_fu_290_reg[5] (filter_mac_muladdocq_U50_n_24),
        .\right_border_buf_0_10_fu_290_reg[6] (filter_mac_muladdocq_U50_n_23),
        .\right_border_buf_0_10_fu_290_reg[7] (filter_mac_muladdocq_U50_n_20),
        .we1(we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_26 k_buf_0_val_8_U
       (.ADDRARDADDR({x_reg_2364,trunc_ln458_reg_2369}),
        .D({k_buf_0_val_8_U_n_12,k_buf_0_val_8_U_n_13,k_buf_0_val_8_U_n_14,k_buf_0_val_8_U_n_15,k_buf_0_val_8_U_n_16,k_buf_0_val_8_U_n_17,k_buf_0_val_8_U_n_18,k_buf_0_val_8_U_n_19}),
        .DIADI(DIADI),
        .DOADO(k_buf_0_val_8_q0),
        .E(k_buf_0_val_6_addr_reg_23990),
        .Q(k_buf_0_val_9_addr_reg_2422),
        .WEA(we09_out),
        .WEBWE(ce1),
        .and_ln118_reg_2360(and_ln118_reg_2360),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ce0(ce0),
        .din4(din4),
        .grp_fu_1948_p2(din2[6:1]),
        .grp_fu_1948_p2_0({din1[6:4],din1[2]}),
        .grp_fu_1948_p2_1({din0[6:4],din0[2]}),
        .grp_fu_1948_p2_2(xor_ln493_4_reg_2341),
        .grp_fu_1948_p2_3(k_buf_0_val_6_U_n_28),
        .grp_fu_1948_p2_4(k_buf_0_val_6_U_n_30),
        .icmp_ln899_1_reg_2317(icmp_ln899_1_reg_2317),
        .or_ln457_reg_2374_pp0_iter1_reg(or_ln457_reg_2374_pp0_iter1_reg),
        .p(xor_ln493_5_reg_2346),
        .p_0(k_buf_0_val_6_U_n_21),
        .p_1(filter_mac_muladdocq_U50_n_20),
        .p_10(filter_mac_muladdocq_U50_n_34),
        .p_11(k_buf_0_val_6_U_n_33),
        .p_12(filter_mac_muladdocq_U50_n_35),
        .p_2(filter_mac_muladdocq_U50_n_23),
        .p_3(k_buf_0_val_6_U_n_26),
        .p_4(filter_mac_muladdocq_U50_n_24),
        .p_5(filter_mac_muladdocq_U50_n_27),
        .p_6(filter_mac_muladdocq_U50_n_30),
        .p_7(k_buf_0_val_5_U_n_19),
        .p_8(filter_mac_muladdocq_U50_n_31),
        .p_9(k_buf_0_val_6_U_n_31),
        .ram_reg(k_buf_0_val_8_U_n_32),
        .ram_reg_0(din3),
        .ram_reg_1(k_buf_0_val_8_U_n_48),
        .ram_reg_10(ap_CS_fsm_pp0_stage0),
        .ram_reg_11(\icmp_ln444_reg_2351_reg_n_1_[0] ),
        .ram_reg_2(k_buf_0_val_8_U_n_49),
        .ram_reg_3(k_buf_0_val_8_U_n_52),
        .ram_reg_4(k_buf_0_val_8_U_n_53),
        .ram_reg_5(k_buf_0_val_8_U_n_58),
        .ram_reg_6(k_buf_0_val_8_U_n_59),
        .ram_reg_7(k_buf_0_val_7_q0),
        .ram_reg_8(\icmp_ln879_1_reg_2309_reg_n_1_[0] ),
        .ram_reg_9(\icmp_ln899_reg_2300_reg_n_1_[0] ),
        .\right_border_buf_0_13_fu_302_reg[0] (k_buf_0_val_8_U_n_11),
        .\right_border_buf_0_13_fu_302_reg[1] (k_buf_0_val_8_U_n_20),
        .\right_border_buf_0_13_fu_302_reg[2] (k_buf_0_val_8_U_n_21),
        .\right_border_buf_0_13_fu_302_reg[3] (k_buf_0_val_8_U_n_22),
        .\right_border_buf_0_13_fu_302_reg[4] (k_buf_0_val_8_U_n_23),
        .\right_border_buf_0_13_fu_302_reg[5] (k_buf_0_val_8_U_n_24),
        .\right_border_buf_0_13_fu_302_reg[6] (k_buf_0_val_8_U_n_25),
        .\right_border_buf_0_13_fu_302_reg[7] (k_buf_0_val_8_U_n_26),
        .\right_border_buf_0_13_fu_302_reg[7]_0 (right_border_buf_0_14_fu_306),
        .\right_border_buf_0_13_fu_302_reg[7]_1 (\right_border_buf_0_13_fu_302[7]_i_2_n_1 ),
        .\src_kernel_win_0_va_20_reg_2433_reg[2] (xor_ln493_1_reg_2326[1]),
        .tmp_8_reg_2417(tmp_8_reg_2417),
        .\tmp_8_reg_2417_reg[7] (right_border_buf_0_13_fu_302),
        .\tmp_8_reg_2417_reg[7]_0 (right_border_buf_0_9_fu_286),
        .we1(we1),
        .\xor_ln493_1_reg_2326_reg[1] (k_buf_0_val_8_U_n_54),
        .xor_ln493_2_reg_2331(xor_ln493_2_reg_2331[1:0]),
        .\xor_ln493_2_reg_2331_reg[0] (k_buf_0_val_8_U_n_57),
        .\xor_ln493_2_reg_2331_reg[1] (k_buf_0_val_8_U_n_41),
        .\xor_ln493_2_reg_2331_reg[1]_0 (k_buf_0_val_8_U_n_50),
        .\xor_ln493_2_reg_2331_reg[1]_1 (k_buf_0_val_8_U_n_51),
        .\xor_ln493_2_reg_2331_reg[1]_2 (k_buf_0_val_8_U_n_56),
        .xor_ln493_3_reg_2336(xor_ln493_3_reg_2336[1:0]),
        .\xor_ln493_3_reg_2336_reg[1] (k_buf_0_val_8_U_n_55),
        .\xor_ln493_4_reg_2341_reg[2] ({k_buf_0_val_8_U_n_42,k_buf_0_val_8_U_n_43,k_buf_0_val_8_U_n_44,k_buf_0_val_8_U_n_45,k_buf_0_val_8_U_n_46,k_buf_0_val_8_U_n_47}),
        .\xor_ln493_5_reg_2346_reg[1] ({src_kernel_win_0_va_24_fu_1428_p3[7],src_kernel_win_0_va_24_fu_1428_p3[5],src_kernel_win_0_va_24_fu_1428_p3[2:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_27 k_buf_0_val_9_U
       (.ADDRARDADDR({x_reg_2364,trunc_ln458_reg_2369}),
        .D({k_buf_0_val_9_U_n_8,k_buf_0_val_9_U_n_9,k_buf_0_val_9_U_n_10,k_buf_0_val_9_U_n_11,k_buf_0_val_9_U_n_12,k_buf_0_val_9_U_n_13,k_buf_0_val_9_U_n_14,k_buf_0_val_9_U_n_15}),
        .DIADI(DIADI),
        .DOADO(k_buf_0_val_8_q0),
        .E(k_buf_0_val_6_addr_reg_23990),
        .Q(k_buf_0_val_9_addr_reg_2422),
        .WEA(we015_out),
        .WEBWE(ce1),
        .and_ln118_reg_2360(and_ln118_reg_2360),
        .and_ln118_reg_2360_pp0_iter1_reg(and_ln118_reg_2360_pp0_iter1_reg),
        .and_ln512_reg_2383_pp0_iter6_reg(and_ln512_reg_2383_pp0_iter6_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .din4(din4),
        .grp_fu_1948_p2(xor_ln493_4_reg_2341[2]),
        .grp_fu_1948_p2_0(k_buf_0_val_6_U_n_20),
        .grp_fu_1948_p2_1({din3[7],din3[0]}),
        .grp_fu_1948_p2_2(k_buf_0_val_6_U_n_32),
        .icmp_ln887_reg_2291(icmp_ln887_reg_2291),
        .\icmp_ln887_reg_2291_reg[0] (k_buf_0_val_9_U_n_6),
        .icmp_ln899_1_reg_2317(icmp_ln899_1_reg_2317),
        .\icmp_ln899_1_reg_2317_reg[0] (src_kernel_win_0_va_22_fu_1384_p3),
        .\icmp_ln899_1_reg_2317_reg[0]_0 ({src_kernel_win_0_va_20_fu_1340_p3[6:4],src_kernel_win_0_va_20_fu_1340_p3[2]}),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .\k_buf_0_val_6_addr_reg_2399_reg[0] (ap_CS_fsm_pp0_stage0),
        .\k_buf_0_val_6_addr_reg_2399_reg[0]_0 (\icmp_ln444_reg_2351_reg_n_1_[0] ),
        .mul_ln703_2_reg_2508_reg(xor_ln493_2_reg_2331[2]),
        .mul_ln703_2_reg_2508_reg_0(k_buf_0_val_8_U_n_41),
        .mul_ln703_2_reg_2508_reg_1({din1[6:4],din1[2:1]}),
        .mul_ln703_2_reg_2508_reg_2(k_buf_0_val_8_U_n_50),
        .mul_ln703_2_reg_2508_reg_3(k_buf_0_val_8_U_n_51),
        .mul_ln703_2_reg_2508_reg_4(k_buf_0_val_8_U_n_56),
        .mul_ln703_2_reg_2508_reg_5(k_buf_0_val_8_U_n_57),
        .or_ln457_reg_2374(or_ln457_reg_2374),
        .or_ln457_reg_2374_pp0_iter1_reg(or_ln457_reg_2374_pp0_iter1_reg),
        .p(ap_enable_reg_pp0_iter7_reg_n_1),
        .p_0(k_buf_0_val_8_U_n_32),
        .p_1(k_buf_0_val_6_U_n_21),
        .p_10(k_buf_0_val_8_U_n_53),
        .p_11(k_buf_0_val_6_U_n_29),
        .p_12(k_buf_0_val_8_U_n_55),
        .p_13(k_buf_0_val_8_U_n_58),
        .p_14(k_buf_0_val_6_U_n_31),
        .p_15(k_buf_0_val_8_U_n_59),
        .p_16(k_buf_0_val_6_U_n_33),
        .p_2(din2),
        .p_3(xor_ln493_3_reg_2336[2:1]),
        .p_4(k_buf_0_val_8_U_n_48),
        .p_5(k_buf_0_val_6_U_n_25),
        .p_6(k_buf_0_val_8_U_n_49),
        .p_7(k_buf_0_val_6_U_n_26),
        .p_8(k_buf_0_val_8_U_n_52),
        .p_9(k_buf_0_val_6_U_n_27),
        .ram_reg(\icmp_ln879_reg_2305_reg_n_1_[0] ),
        .ram_reg_0(\icmp_ln899_reg_2300_reg_n_1_[0] ),
        .\right_border_buf_0_4_fu_266_reg[0] (k_buf_0_val_9_U_n_7),
        .\right_border_buf_0_4_fu_266_reg[1] (k_buf_0_val_9_U_n_16),
        .\right_border_buf_0_4_fu_266_reg[2] (k_buf_0_val_9_U_n_17),
        .\right_border_buf_0_4_fu_266_reg[3] (k_buf_0_val_9_U_n_18),
        .\right_border_buf_0_4_fu_266_reg[4] (k_buf_0_val_9_U_n_19),
        .\right_border_buf_0_4_fu_266_reg[5] (k_buf_0_val_9_U_n_20),
        .\right_border_buf_0_4_fu_266_reg[6] (k_buf_0_val_9_U_n_21),
        .\right_border_buf_0_4_fu_266_reg[7] (k_buf_0_val_9_U_n_22),
        .\right_border_buf_0_4_fu_266_reg[7]_0 (right_border_buf_0_8_fu_282),
        .\right_border_buf_0_4_fu_266_reg[7]_1 (\right_border_buf_0_13_fu_302[7]_i_2_n_1 ),
        .\src_kernel_win_0_va_20_reg_2433_reg[2] (xor_ln493_1_reg_2326),
        .\src_kernel_win_0_va_20_reg_2433_reg[2]_0 (k_buf_0_val_8_U_n_54),
        .\src_kernel_win_0_va_20_reg_2433_reg[6] ({din0[6:4],din0[2]}),
        .tmp_9_reg_2428(tmp_9_reg_2428),
        .\tmp_9_reg_2428_reg[7] (right_border_buf_0_4_fu_266),
        .\tmp_9_reg_2428_reg[7]_0 (right_border_buf_0_3_fu_262),
        .we1(we1),
        .\xor_ln493_1_reg_2326_reg[2] (k_buf_0_val_9_U_n_33),
        .\xor_ln493_1_reg_2326_reg[2]_0 (k_buf_0_val_9_U_n_51),
        .\xor_ln493_1_reg_2326_reg[2]_1 (k_buf_0_val_9_U_n_52),
        .\xor_ln493_1_reg_2326_reg[2]_2 (k_buf_0_val_9_U_n_53),
        .\xor_ln493_2_reg_2331_reg[2] ({src_kernel_win_0_va_21_fu_1362_p3[6:4],src_kernel_win_0_va_21_fu_1362_p3[2:1]}),
        .\xor_ln493_4_reg_2341_reg[2] ({k_buf_0_val_9_U_n_23,k_buf_0_val_9_U_n_24}));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(ce_0),
        .I2(mOutPtr),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[1]_i_2__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(img_1_data_stream_0_empty_n),
        .I4(Q[1]),
        .I5(k_buf_0_val_9_U_n_6),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h80AA808000000000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(start_for_GaussianBlur_U0_empty_n),
        .I1(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .I2(ap_CS_fsm_state2),
        .I3(grp_Filter2D_fu_40_ap_start_reg_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(Q[1]),
        .O(internal_empty_n_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln1118_10_reg_2488_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln1118_10_reg_2488_reg_i_2_n_1,mul_ln1118_10_reg_2488_reg_i_3_n_1,mul_ln1118_10_reg_2488_reg_i_4_n_1,mul_ln1118_10_reg_2488_reg_i_5_n_1,mul_ln1118_10_reg_2488_reg_i_6_n_1,mul_ln1118_10_reg_2488_reg_i_7_n_1,mul_ln1118_10_reg_2488_reg_i_8_n_1,mul_ln1118_10_reg_2488_reg_i_9_n_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln1118_10_reg_2488_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln1118_10_reg_2488_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln1118_10_reg_2488_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln1118_10_reg_2488_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln1118_10_reg_24880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln1118_10_reg_2488_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln1118_10_reg_2488_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln1118_10_reg_2488_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln1118_10_reg_2488_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln1118_10_reg_2488_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln1118_10_reg_2488_reg_n_107,mul_ln1118_10_reg_2488_reg_n_108,mul_ln1118_10_reg_2488_reg_n_109,mul_ln1118_10_reg_2488_reg_n_110,mul_ln1118_10_reg_2488_reg_n_111,mul_ln1118_10_reg_2488_reg_n_112,mul_ln1118_10_reg_2488_reg_n_113,mul_ln1118_10_reg_2488_reg_n_114,mul_ln1118_10_reg_2488_reg_n_115,mul_ln1118_10_reg_2488_reg_n_116,mul_ln1118_10_reg_2488_reg_n_117,mul_ln1118_10_reg_2488_reg_n_118,mul_ln1118_10_reg_2488_reg_n_119,mul_ln1118_10_reg_2488_reg_n_120,mul_ln1118_10_reg_2488_reg_n_121,mul_ln1118_10_reg_2488_reg_n_122,mul_ln1118_10_reg_2488_reg_n_123,mul_ln1118_10_reg_2488_reg_n_124,mul_ln1118_10_reg_2488_reg_n_125,mul_ln1118_10_reg_2488_reg_n_126,mul_ln1118_10_reg_2488_reg_n_127,mul_ln1118_10_reg_2488_reg_n_128,mul_ln1118_10_reg_2488_reg_n_129,mul_ln1118_10_reg_2488_reg_n_130,mul_ln1118_10_reg_2488_reg_n_131,mul_ln1118_10_reg_2488_reg_n_132,mul_ln1118_10_reg_2488_reg_n_133,mul_ln1118_10_reg_2488_reg_n_134,mul_ln1118_10_reg_2488_reg_n_135,mul_ln1118_10_reg_2488_reg_n_136,mul_ln1118_10_reg_2488_reg_n_137,mul_ln1118_10_reg_2488_reg_n_138,mul_ln1118_10_reg_2488_reg_n_139,mul_ln1118_10_reg_2488_reg_n_140,mul_ln1118_10_reg_2488_reg_n_141,mul_ln1118_10_reg_2488_reg_n_142,mul_ln1118_10_reg_2488_reg_n_143,mul_ln1118_10_reg_2488_reg_n_144,mul_ln1118_10_reg_2488_reg_n_145,mul_ln1118_10_reg_2488_reg_n_146,mul_ln1118_10_reg_2488_reg_n_147,mul_ln1118_10_reg_2488_reg_n_148,mul_ln1118_10_reg_2488_reg_n_149,mul_ln1118_10_reg_2488_reg_n_150,mul_ln1118_10_reg_2488_reg_n_151,mul_ln1118_10_reg_2488_reg_n_152,mul_ln1118_10_reg_2488_reg_n_153,mul_ln1118_10_reg_2488_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln1118_10_reg_2488_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln1118_10_reg_2488_reg_i_1
       (.I0(and_ln512_reg_2383_pp0_iter3_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(mul_ln1118_10_reg_24880));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2488_reg_i_2
       (.I0(src_kernel_win_0_va_8_fu_202[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_9_fu_206[7]),
        .O(mul_ln1118_10_reg_2488_reg_i_2_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2488_reg_i_3
       (.I0(src_kernel_win_0_va_8_fu_202[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_9_fu_206[6]),
        .O(mul_ln1118_10_reg_2488_reg_i_3_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2488_reg_i_4
       (.I0(src_kernel_win_0_va_8_fu_202[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_9_fu_206[5]),
        .O(mul_ln1118_10_reg_2488_reg_i_4_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2488_reg_i_5
       (.I0(src_kernel_win_0_va_8_fu_202[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_9_fu_206[4]),
        .O(mul_ln1118_10_reg_2488_reg_i_5_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2488_reg_i_6
       (.I0(src_kernel_win_0_va_8_fu_202[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_9_fu_206[3]),
        .O(mul_ln1118_10_reg_2488_reg_i_6_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2488_reg_i_7
       (.I0(src_kernel_win_0_va_8_fu_202[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_9_fu_206[2]),
        .O(mul_ln1118_10_reg_2488_reg_i_7_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2488_reg_i_8
       (.I0(src_kernel_win_0_va_8_fu_202[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_9_fu_206[1]),
        .O(mul_ln1118_10_reg_2488_reg_i_8_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2488_reg_i_9
       (.I0(src_kernel_win_0_va_8_fu_202[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_9_fu_206[0]),
        .O(mul_ln1118_10_reg_2488_reg_i_9_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln1118_13_reg_2493_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln1118_13_reg_2493_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln1118_13_reg_2493_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln1118_13_reg_2493_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln1118_13_reg_2493_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln1118_10_reg_24880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln1118_13_reg_2493_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln1118_13_reg_2493_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln1118_13_reg_2493_reg_P_UNCONNECTED[47:18],mul_ln1118_13_reg_2493}),
        .PATTERNBDETECT(NLW_mul_ln1118_13_reg_2493_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln1118_13_reg_2493_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln1118_13_reg_2493_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln1118_13_reg_2493_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2493_reg_i_1
       (.I0(src_kernel_win_0_va_5_fu_190[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_6_fu_194[7]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2493_reg_i_2
       (.I0(src_kernel_win_0_va_5_fu_190[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_6_fu_194[6]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2493_reg_i_3
       (.I0(src_kernel_win_0_va_5_fu_190[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_6_fu_194[5]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2493_reg_i_4
       (.I0(src_kernel_win_0_va_5_fu_190[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_6_fu_194[4]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2493_reg_i_5
       (.I0(src_kernel_win_0_va_5_fu_190[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_6_fu_194[3]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2493_reg_i_6
       (.I0(src_kernel_win_0_va_5_fu_190[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_6_fu_194[2]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2493_reg_i_7
       (.I0(src_kernel_win_0_va_5_fu_190[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_6_fu_194[1]),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2493_reg_i_8
       (.I0(src_kernel_win_0_va_5_fu_190[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_6_fu_194[0]),
        .O(B[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln1118_14_reg_2498_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln1118_14_reg_2498_reg_i_1_n_1,mul_ln1118_14_reg_2498_reg_i_2_n_1,mul_ln1118_14_reg_2498_reg_i_3_n_1,mul_ln1118_14_reg_2498_reg_i_4_n_1,mul_ln1118_14_reg_2498_reg_i_5_n_1,mul_ln1118_14_reg_2498_reg_i_6_n_1,mul_ln1118_14_reg_2498_reg_i_7_n_1,mul_ln1118_14_reg_2498_reg_i_8_n_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln1118_14_reg_2498_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln1118_14_reg_2498_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln1118_14_reg_2498_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln1118_14_reg_2498_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln1118_10_reg_24880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln1118_14_reg_2498_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln1118_14_reg_2498_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln1118_14_reg_2498_reg_P_UNCONNECTED[47:19],mul_ln1118_14_reg_2498_reg_n_88,mul_ln1118_14_reg_2498_reg_n_89,mul_ln1118_14_reg_2498_reg_n_90,mul_ln1118_14_reg_2498_reg_n_91,mul_ln1118_14_reg_2498_reg_n_92,mul_ln1118_14_reg_2498_reg_n_93,mul_ln1118_14_reg_2498_reg_n_94,mul_ln1118_14_reg_2498_reg_n_95,mul_ln1118_14_reg_2498_reg_n_96,mul_ln1118_14_reg_2498_reg_n_97,mul_ln1118_14_reg_2498_reg_n_98,mul_ln1118_14_reg_2498_reg_n_99,mul_ln1118_14_reg_2498_reg_n_100,mul_ln1118_14_reg_2498_reg_n_101,mul_ln1118_14_reg_2498_reg_n_102,mul_ln1118_14_reg_2498_reg_n_103,mul_ln1118_14_reg_2498_reg_n_104,mul_ln1118_14_reg_2498_reg_n_105,mul_ln1118_14_reg_2498_reg_n_106}),
        .PATTERNBDETECT(NLW_mul_ln1118_14_reg_2498_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln1118_14_reg_2498_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln1118_14_reg_2498_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln1118_14_reg_2498_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2498_reg_i_1
       (.I0(src_kernel_win_0_va_4_fu_186[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_5_fu_190[7]),
        .O(mul_ln1118_14_reg_2498_reg_i_1_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2498_reg_i_2
       (.I0(src_kernel_win_0_va_4_fu_186[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_5_fu_190[6]),
        .O(mul_ln1118_14_reg_2498_reg_i_2_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2498_reg_i_3
       (.I0(src_kernel_win_0_va_4_fu_186[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_5_fu_190[5]),
        .O(mul_ln1118_14_reg_2498_reg_i_3_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2498_reg_i_4
       (.I0(src_kernel_win_0_va_4_fu_186[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_5_fu_190[4]),
        .O(mul_ln1118_14_reg_2498_reg_i_4_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2498_reg_i_5
       (.I0(src_kernel_win_0_va_4_fu_186[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_5_fu_190[3]),
        .O(mul_ln1118_14_reg_2498_reg_i_5_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2498_reg_i_6
       (.I0(src_kernel_win_0_va_4_fu_186[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_5_fu_190[2]),
        .O(mul_ln1118_14_reg_2498_reg_i_6_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2498_reg_i_7
       (.I0(src_kernel_win_0_va_4_fu_186[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_5_fu_190[1]),
        .O(mul_ln1118_14_reg_2498_reg_i_7_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2498_reg_i_8
       (.I0(src_kernel_win_0_va_4_fu_186[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_5_fu_190[0]),
        .O(mul_ln1118_14_reg_2498_reg_i_8_n_1));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln703_2_reg_2508_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_21_fu_1362_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln703_2_reg_2508_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln703_2_reg_2508_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln703_2_reg_2508_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln703_2_reg_2508_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone0_in),
        .CEA2(ap_block_pp0_stage0_subdone0_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln703_17_reg_25030),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1982_p1}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln703_2_reg_2508_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln703_2_reg_2508_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln703_2_reg_2508_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln703_2_reg_2508_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln703_2_reg_2508_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln703_2_reg_2508_reg_n_107,mul_ln703_2_reg_2508_reg_n_108,mul_ln703_2_reg_2508_reg_n_109,mul_ln703_2_reg_2508_reg_n_110,mul_ln703_2_reg_2508_reg_n_111,mul_ln703_2_reg_2508_reg_n_112,mul_ln703_2_reg_2508_reg_n_113,mul_ln703_2_reg_2508_reg_n_114,mul_ln703_2_reg_2508_reg_n_115,mul_ln703_2_reg_2508_reg_n_116,mul_ln703_2_reg_2508_reg_n_117,mul_ln703_2_reg_2508_reg_n_118,mul_ln703_2_reg_2508_reg_n_119,mul_ln703_2_reg_2508_reg_n_120,mul_ln703_2_reg_2508_reg_n_121,mul_ln703_2_reg_2508_reg_n_122,mul_ln703_2_reg_2508_reg_n_123,mul_ln703_2_reg_2508_reg_n_124,mul_ln703_2_reg_2508_reg_n_125,mul_ln703_2_reg_2508_reg_n_126,mul_ln703_2_reg_2508_reg_n_127,mul_ln703_2_reg_2508_reg_n_128,mul_ln703_2_reg_2508_reg_n_129,mul_ln703_2_reg_2508_reg_n_130,mul_ln703_2_reg_2508_reg_n_131,mul_ln703_2_reg_2508_reg_n_132,mul_ln703_2_reg_2508_reg_n_133,mul_ln703_2_reg_2508_reg_n_134,mul_ln703_2_reg_2508_reg_n_135,mul_ln703_2_reg_2508_reg_n_136,mul_ln703_2_reg_2508_reg_n_137,mul_ln703_2_reg_2508_reg_n_138,mul_ln703_2_reg_2508_reg_n_139,mul_ln703_2_reg_2508_reg_n_140,mul_ln703_2_reg_2508_reg_n_141,mul_ln703_2_reg_2508_reg_n_142,mul_ln703_2_reg_2508_reg_n_143,mul_ln703_2_reg_2508_reg_n_144,mul_ln703_2_reg_2508_reg_n_145,mul_ln703_2_reg_2508_reg_n_146,mul_ln703_2_reg_2508_reg_n_147,mul_ln703_2_reg_2508_reg_n_148,mul_ln703_2_reg_2508_reg_n_149,mul_ln703_2_reg_2508_reg_n_150,mul_ln703_2_reg_2508_reg_n_151,mul_ln703_2_reg_2508_reg_n_152,mul_ln703_2_reg_2508_reg_n_153,mul_ln703_2_reg_2508_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln703_2_reg_2508_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2508_reg_i_1
       (.I0(src_kernel_win_0_va_6_fu_194[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_7_fu_198[7]),
        .O(grp_fu_1982_p1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2508_reg_i_2
       (.I0(src_kernel_win_0_va_6_fu_194[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_7_fu_198[6]),
        .O(grp_fu_1982_p1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2508_reg_i_3
       (.I0(src_kernel_win_0_va_6_fu_194[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_7_fu_198[5]),
        .O(grp_fu_1982_p1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2508_reg_i_4
       (.I0(src_kernel_win_0_va_6_fu_194[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_7_fu_198[4]),
        .O(grp_fu_1982_p1[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2508_reg_i_5
       (.I0(src_kernel_win_0_va_6_fu_194[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_7_fu_198[3]),
        .O(grp_fu_1982_p1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2508_reg_i_6
       (.I0(src_kernel_win_0_va_6_fu_194[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_7_fu_198[2]),
        .O(grp_fu_1982_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2508_reg_i_7
       (.I0(src_kernel_win_0_va_6_fu_194[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_7_fu_198[1]),
        .O(grp_fu_1982_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2508_reg_i_8
       (.I0(src_kernel_win_0_va_6_fu_194[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0] ),
        .I3(src_kernel_win_0_va_7_fu_198[0]),
        .O(grp_fu_1982_p1[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \or_ln457_reg_2374[0]_i_1 
       (.I0(xor_ln457_reg_2295),
        .I1(\or_ln457_reg_2374[0]_i_2_n_1 ),
        .O(or_ln457_fu_1050_p2));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hAAAAA200)) 
    \or_ln457_reg_2374[0]_i_2 
       (.I0(sel0[7]),
        .I1(\and_ln118_reg_2360[0]_i_3_n_1 ),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .I4(sel0[6]),
        .O(\or_ln457_reg_2374[0]_i_2_n_1 ));
  FDRE \or_ln457_reg_2374_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln118_reg_2360_pp0_iter1_reg0),
        .D(or_ln457_reg_2374),
        .Q(or_ln457_reg_2374_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_ln457_reg_2374_reg[0] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(or_ln457_fu_1050_p2),
        .Q(or_ln457_reg_2374),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_reg_2528[0]_i_1 
       (.I0(tmp_27_fu_1845_p3),
        .I1(p_Val2_1_fu_1835_p4[0]),
        .O(\p_Val2_4_reg_2528[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \p_Val2_4_reg_2528[1]_i_1 
       (.I0(p_Val2_1_fu_1835_p4[1]),
        .I1(p_Val2_1_fu_1835_p4[0]),
        .I2(tmp_27_fu_1845_p3),
        .O(\p_Val2_4_reg_2528[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \p_Val2_4_reg_2528[2]_i_1 
       (.I0(p_Val2_1_fu_1835_p4[2]),
        .I1(tmp_27_fu_1845_p3),
        .I2(p_Val2_1_fu_1835_p4[0]),
        .I3(p_Val2_1_fu_1835_p4[1]),
        .O(\p_Val2_4_reg_2528[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \p_Val2_4_reg_2528[3]_i_1 
       (.I0(p_Val2_1_fu_1835_p4[3]),
        .I1(p_Val2_1_fu_1835_p4[1]),
        .I2(p_Val2_1_fu_1835_p4[0]),
        .I3(tmp_27_fu_1845_p3),
        .I4(p_Val2_1_fu_1835_p4[2]),
        .O(\p_Val2_4_reg_2528[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \p_Val2_4_reg_2528[4]_i_1 
       (.I0(p_Val2_1_fu_1835_p4[4]),
        .I1(p_Val2_1_fu_1835_p4[2]),
        .I2(tmp_27_fu_1845_p3),
        .I3(p_Val2_1_fu_1835_p4[0]),
        .I4(p_Val2_1_fu_1835_p4[1]),
        .I5(p_Val2_1_fu_1835_p4[3]),
        .O(\p_Val2_4_reg_2528[4]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_reg_2528[5]_i_1 
       (.I0(p_Val2_1_fu_1835_p4[5]),
        .I1(\p_Val2_4_reg_2528[7]_i_4_n_1 ),
        .O(\p_Val2_4_reg_2528[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \p_Val2_4_reg_2528[6]_i_1 
       (.I0(p_Val2_1_fu_1835_p4[6]),
        .I1(\p_Val2_4_reg_2528[7]_i_4_n_1 ),
        .I2(p_Val2_1_fu_1835_p4[5]),
        .O(\p_Val2_4_reg_2528[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_Val2_4_reg_2528[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(and_ln512_reg_2383_pp0_iter5_reg),
        .I2(p_Val2_1_fu_1835_p4[6]),
        .I3(\p_Val2_4_reg_2528[7]_i_4_n_1 ),
        .I4(p_Val2_1_fu_1835_p4[5]),
        .I5(p_Val2_1_fu_1835_p4_0),
        .O(p_Val2_4_reg_2528));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_4_reg_2528[7]_i_2 
       (.I0(and_ln512_reg_2383_pp0_iter5_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(p_Val2_4_reg_25280));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \p_Val2_4_reg_2528[7]_i_3 
       (.I0(p_Val2_1_fu_1835_p4_0),
        .I1(p_Val2_1_fu_1835_p4[5]),
        .I2(\p_Val2_4_reg_2528[7]_i_4_n_1 ),
        .I3(p_Val2_1_fu_1835_p4[6]),
        .O(p_Val2_2_fu_1857_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_Val2_4_reg_2528[7]_i_4 
       (.I0(p_Val2_1_fu_1835_p4[4]),
        .I1(p_Val2_1_fu_1835_p4[2]),
        .I2(tmp_27_fu_1845_p3),
        .I3(p_Val2_1_fu_1835_p4[0]),
        .I4(p_Val2_1_fu_1835_p4[1]),
        .I5(p_Val2_1_fu_1835_p4[3]),
        .O(\p_Val2_4_reg_2528[7]_i_4_n_1 ));
  FDSE \p_Val2_4_reg_2528_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_reg_25280),
        .D(\p_Val2_4_reg_2528[0]_i_1_n_1 ),
        .Q(\p_Val2_4_reg_2528_reg[7]_0 [0]),
        .S(p_Val2_4_reg_2528));
  FDSE \p_Val2_4_reg_2528_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_reg_25280),
        .D(\p_Val2_4_reg_2528[1]_i_1_n_1 ),
        .Q(\p_Val2_4_reg_2528_reg[7]_0 [1]),
        .S(p_Val2_4_reg_2528));
  FDSE \p_Val2_4_reg_2528_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_reg_25280),
        .D(\p_Val2_4_reg_2528[2]_i_1_n_1 ),
        .Q(\p_Val2_4_reg_2528_reg[7]_0 [2]),
        .S(p_Val2_4_reg_2528));
  FDSE \p_Val2_4_reg_2528_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_reg_25280),
        .D(\p_Val2_4_reg_2528[3]_i_1_n_1 ),
        .Q(\p_Val2_4_reg_2528_reg[7]_0 [3]),
        .S(p_Val2_4_reg_2528));
  FDSE \p_Val2_4_reg_2528_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_reg_25280),
        .D(\p_Val2_4_reg_2528[4]_i_1_n_1 ),
        .Q(\p_Val2_4_reg_2528_reg[7]_0 [4]),
        .S(p_Val2_4_reg_2528));
  FDSE \p_Val2_4_reg_2528_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_reg_25280),
        .D(\p_Val2_4_reg_2528[5]_i_1_n_1 ),
        .Q(\p_Val2_4_reg_2528_reg[7]_0 [5]),
        .S(p_Val2_4_reg_2528));
  FDSE \p_Val2_4_reg_2528_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_reg_25280),
        .D(\p_Val2_4_reg_2528[6]_i_1_n_1 ),
        .Q(\p_Val2_4_reg_2528_reg[7]_0 [6]),
        .S(p_Val2_4_reg_2528));
  FDSE \p_Val2_4_reg_2528_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_reg_25280),
        .D(p_Val2_2_fu_1857_p2),
        .Q(\p_Val2_4_reg_2528_reg[7]_0 [7]),
        .S(p_Val2_4_reg_2528));
  CARRY4 p_Val2_s_fu_1829_p2__0_carry
       (.CI(1'b0),
        .CO({p_Val2_s_fu_1829_p2__0_carry_n_1,p_Val2_s_fu_1829_p2__0_carry_n_2,p_Val2_s_fu_1829_p2__0_carry_n_3,p_Val2_s_fu_1829_p2__0_carry_n_4}),
        .CYINIT(1'b0),
        .DI({p_Val2_s_fu_1829_p2__0_carry_i_1_n_1,p_Val2_s_fu_1829_p2__0_carry_i_2_n_1,p_Val2_s_fu_1829_p2__0_carry_i_3_n_1,1'b0}),
        .O(NLW_p_Val2_s_fu_1829_p2__0_carry_O_UNCONNECTED[3:0]),
        .S({p_Val2_s_fu_1829_p2__0_carry_i_4_n_1,p_Val2_s_fu_1829_p2__0_carry_i_5_n_1,p_Val2_s_fu_1829_p2__0_carry_i_6_n_1,p_Val2_s_fu_1829_p2__0_carry_i_7_n_1}));
  CARRY4 p_Val2_s_fu_1829_p2__0_carry__0
       (.CI(p_Val2_s_fu_1829_p2__0_carry_n_1),
        .CO({p_Val2_s_fu_1829_p2__0_carry__0_n_1,p_Val2_s_fu_1829_p2__0_carry__0_n_2,p_Val2_s_fu_1829_p2__0_carry__0_n_3,p_Val2_s_fu_1829_p2__0_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({p_Val2_s_fu_1829_p2__0_carry__0_i_1_n_1,p_Val2_s_fu_1829_p2__0_carry__0_i_2_n_1,p_Val2_s_fu_1829_p2__0_carry__0_i_3_n_1,p_Val2_s_fu_1829_p2__0_carry__0_i_4_n_1}),
        .O(NLW_p_Val2_s_fu_1829_p2__0_carry__0_O_UNCONNECTED[3:0]),
        .S({p_Val2_s_fu_1829_p2__0_carry__0_i_5_n_1,p_Val2_s_fu_1829_p2__0_carry__0_i_6_n_1,p_Val2_s_fu_1829_p2__0_carry__0_i_7_n_1,p_Val2_s_fu_1829_p2__0_carry__0_i_8_n_1}));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__0_i_1
       (.I0(add_ln703_12_reg_2513[6]),
        .I1(add_ln703_22_reg_2523[6]),
        .I2(add_ln703_15_reg_2518[6]),
        .O(p_Val2_s_fu_1829_p2__0_carry__0_i_1_n_1));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__0_i_2
       (.I0(add_ln703_12_reg_2513[5]),
        .I1(add_ln703_22_reg_2523[5]),
        .I2(add_ln703_15_reg_2518[5]),
        .O(p_Val2_s_fu_1829_p2__0_carry__0_i_2_n_1));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__0_i_3
       (.I0(add_ln703_12_reg_2513[4]),
        .I1(add_ln703_22_reg_2523[4]),
        .I2(add_ln703_15_reg_2518[4]),
        .O(p_Val2_s_fu_1829_p2__0_carry__0_i_3_n_1));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__0_i_4
       (.I0(add_ln703_12_reg_2513[3]),
        .I1(add_ln703_22_reg_2523[3]),
        .I2(add_ln703_15_reg_2518[3]),
        .O(p_Val2_s_fu_1829_p2__0_carry__0_i_4_n_1));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__0_i_5
       (.I0(add_ln703_12_reg_2513[7]),
        .I1(add_ln703_22_reg_2523[7]),
        .I2(add_ln703_15_reg_2518[7]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__0_i_1_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__0_i_5_n_1));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__0_i_6
       (.I0(add_ln703_12_reg_2513[6]),
        .I1(add_ln703_22_reg_2523[6]),
        .I2(add_ln703_15_reg_2518[6]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__0_i_2_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__0_i_6_n_1));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__0_i_7
       (.I0(add_ln703_12_reg_2513[5]),
        .I1(add_ln703_22_reg_2523[5]),
        .I2(add_ln703_15_reg_2518[5]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__0_i_3_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__0_i_7_n_1));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__0_i_8
       (.I0(add_ln703_12_reg_2513[4]),
        .I1(add_ln703_22_reg_2523[4]),
        .I2(add_ln703_15_reg_2518[4]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__0_i_4_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__0_i_8_n_1));
  CARRY4 p_Val2_s_fu_1829_p2__0_carry__1
       (.CI(p_Val2_s_fu_1829_p2__0_carry__0_n_1),
        .CO({p_Val2_s_fu_1829_p2__0_carry__1_n_1,p_Val2_s_fu_1829_p2__0_carry__1_n_2,p_Val2_s_fu_1829_p2__0_carry__1_n_3,p_Val2_s_fu_1829_p2__0_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({p_Val2_s_fu_1829_p2__0_carry__1_i_1_n_1,p_Val2_s_fu_1829_p2__0_carry__1_i_2_n_1,p_Val2_s_fu_1829_p2__0_carry__1_i_3_n_1,p_Val2_s_fu_1829_p2__0_carry__1_i_4_n_1}),
        .O(NLW_p_Val2_s_fu_1829_p2__0_carry__1_O_UNCONNECTED[3:0]),
        .S({p_Val2_s_fu_1829_p2__0_carry__1_i_5_n_1,p_Val2_s_fu_1829_p2__0_carry__1_i_6_n_1,p_Val2_s_fu_1829_p2__0_carry__1_i_7_n_1,p_Val2_s_fu_1829_p2__0_carry__1_i_8_n_1}));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__1_i_1
       (.I0(add_ln703_12_reg_2513[10]),
        .I1(add_ln703_22_reg_2523[10]),
        .I2(add_ln703_15_reg_2518[10]),
        .O(p_Val2_s_fu_1829_p2__0_carry__1_i_1_n_1));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__1_i_2
       (.I0(add_ln703_12_reg_2513[9]),
        .I1(add_ln703_22_reg_2523[9]),
        .I2(add_ln703_15_reg_2518[9]),
        .O(p_Val2_s_fu_1829_p2__0_carry__1_i_2_n_1));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__1_i_3
       (.I0(add_ln703_12_reg_2513[8]),
        .I1(add_ln703_22_reg_2523[8]),
        .I2(add_ln703_15_reg_2518[8]),
        .O(p_Val2_s_fu_1829_p2__0_carry__1_i_3_n_1));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__1_i_4
       (.I0(add_ln703_12_reg_2513[7]),
        .I1(add_ln703_22_reg_2523[7]),
        .I2(add_ln703_15_reg_2518[7]),
        .O(p_Val2_s_fu_1829_p2__0_carry__1_i_4_n_1));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__1_i_5
       (.I0(add_ln703_12_reg_2513[11]),
        .I1(add_ln703_22_reg_2523[11]),
        .I2(add_ln703_15_reg_2518[11]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__1_i_1_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__1_i_5_n_1));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__1_i_6
       (.I0(add_ln703_12_reg_2513[10]),
        .I1(add_ln703_22_reg_2523[10]),
        .I2(add_ln703_15_reg_2518[10]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__1_i_2_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__1_i_6_n_1));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__1_i_7
       (.I0(add_ln703_12_reg_2513[9]),
        .I1(add_ln703_22_reg_2523[9]),
        .I2(add_ln703_15_reg_2518[9]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__1_i_3_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__1_i_7_n_1));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__1_i_8
       (.I0(add_ln703_12_reg_2513[8]),
        .I1(add_ln703_22_reg_2523[8]),
        .I2(add_ln703_15_reg_2518[8]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__1_i_4_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__1_i_8_n_1));
  CARRY4 p_Val2_s_fu_1829_p2__0_carry__2
       (.CI(p_Val2_s_fu_1829_p2__0_carry__1_n_1),
        .CO({p_Val2_s_fu_1829_p2__0_carry__2_n_1,p_Val2_s_fu_1829_p2__0_carry__2_n_2,p_Val2_s_fu_1829_p2__0_carry__2_n_3,p_Val2_s_fu_1829_p2__0_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({p_Val2_s_fu_1829_p2__0_carry__2_i_1_n_1,p_Val2_s_fu_1829_p2__0_carry__2_i_2_n_1,p_Val2_s_fu_1829_p2__0_carry__2_i_3_n_1,p_Val2_s_fu_1829_p2__0_carry__2_i_4_n_1}),
        .O({p_Val2_1_fu_1835_p4[1:0],tmp_27_fu_1845_p3,NLW_p_Val2_s_fu_1829_p2__0_carry__2_O_UNCONNECTED[0]}),
        .S({p_Val2_s_fu_1829_p2__0_carry__2_i_5_n_1,p_Val2_s_fu_1829_p2__0_carry__2_i_6_n_1,p_Val2_s_fu_1829_p2__0_carry__2_i_7_n_1,p_Val2_s_fu_1829_p2__0_carry__2_i_8_n_1}));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__2_i_1
       (.I0(add_ln703_12_reg_2513[14]),
        .I1(add_ln703_22_reg_2523[14]),
        .I2(add_ln703_15_reg_2518[14]),
        .O(p_Val2_s_fu_1829_p2__0_carry__2_i_1_n_1));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__2_i_2
       (.I0(add_ln703_12_reg_2513[13]),
        .I1(add_ln703_22_reg_2523[13]),
        .I2(add_ln703_15_reg_2518[13]),
        .O(p_Val2_s_fu_1829_p2__0_carry__2_i_2_n_1));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__2_i_3
       (.I0(add_ln703_12_reg_2513[12]),
        .I1(add_ln703_22_reg_2523[12]),
        .I2(add_ln703_15_reg_2518[12]),
        .O(p_Val2_s_fu_1829_p2__0_carry__2_i_3_n_1));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__2_i_4
       (.I0(add_ln703_12_reg_2513[11]),
        .I1(add_ln703_22_reg_2523[11]),
        .I2(add_ln703_15_reg_2518[11]),
        .O(p_Val2_s_fu_1829_p2__0_carry__2_i_4_n_1));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__2_i_5
       (.I0(add_ln703_12_reg_2513[15]),
        .I1(add_ln703_22_reg_2523[15]),
        .I2(add_ln703_15_reg_2518[15]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__2_i_1_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__2_i_5_n_1));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__2_i_6
       (.I0(add_ln703_12_reg_2513[14]),
        .I1(add_ln703_22_reg_2523[14]),
        .I2(add_ln703_15_reg_2518[14]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__2_i_2_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__2_i_6_n_1));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__2_i_7
       (.I0(add_ln703_12_reg_2513[13]),
        .I1(add_ln703_22_reg_2523[13]),
        .I2(add_ln703_15_reg_2518[13]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__2_i_3_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__2_i_7_n_1));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__2_i_8
       (.I0(add_ln703_12_reg_2513[12]),
        .I1(add_ln703_22_reg_2523[12]),
        .I2(add_ln703_15_reg_2518[12]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__2_i_4_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__2_i_8_n_1));
  CARRY4 p_Val2_s_fu_1829_p2__0_carry__3
       (.CI(p_Val2_s_fu_1829_p2__0_carry__2_n_1),
        .CO({p_Val2_s_fu_1829_p2__0_carry__3_n_1,p_Val2_s_fu_1829_p2__0_carry__3_n_2,p_Val2_s_fu_1829_p2__0_carry__3_n_3,p_Val2_s_fu_1829_p2__0_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({p_Val2_s_fu_1829_p2__0_carry__3_i_1_n_1,p_Val2_s_fu_1829_p2__0_carry__3_i_2_n_1,p_Val2_s_fu_1829_p2__0_carry__3_i_3_n_1,p_Val2_s_fu_1829_p2__0_carry__3_i_4_n_1}),
        .O(p_Val2_1_fu_1835_p4[5:2]),
        .S({p_Val2_s_fu_1829_p2__0_carry__3_i_5_n_1,p_Val2_s_fu_1829_p2__0_carry__3_i_6_n_1,p_Val2_s_fu_1829_p2__0_carry__3_i_7_n_1,p_Val2_s_fu_1829_p2__0_carry__3_i_8_n_1}));
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__3_i_1
       (.I0(add_ln703_12_reg_2513[18]),
        .I1(add_ln703_22_reg_2523[18]),
        .I2(add_ln703_15_reg_2518[18]),
        .O(p_Val2_s_fu_1829_p2__0_carry__3_i_1_n_1));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__3_i_2
       (.I0(add_ln703_12_reg_2513[17]),
        .I1(add_ln703_22_reg_2523[17]),
        .I2(add_ln703_15_reg_2518[17]),
        .O(p_Val2_s_fu_1829_p2__0_carry__3_i_2_n_1));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__3_i_3
       (.I0(add_ln703_12_reg_2513[16]),
        .I1(add_ln703_22_reg_2523[16]),
        .I2(add_ln703_15_reg_2518[16]),
        .O(p_Val2_s_fu_1829_p2__0_carry__3_i_3_n_1));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry__3_i_4
       (.I0(add_ln703_12_reg_2513[15]),
        .I1(add_ln703_22_reg_2523[15]),
        .I2(add_ln703_15_reg_2518[15]),
        .O(p_Val2_s_fu_1829_p2__0_carry__3_i_4_n_1));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    p_Val2_s_fu_1829_p2__0_carry__3_i_5
       (.I0(add_ln703_15_reg_2518[18]),
        .I1(add_ln703_22_reg_2523[18]),
        .I2(add_ln703_12_reg_2513[18]),
        .I3(add_ln703_15_reg_2518[19]),
        .I4(add_ln703_12_reg_2513[19]),
        .O(p_Val2_s_fu_1829_p2__0_carry__3_i_5_n_1));
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__3_i_6
       (.I0(p_Val2_s_fu_1829_p2__0_carry__3_i_2_n_1),
        .I1(add_ln703_12_reg_2513[18]),
        .I2(add_ln703_22_reg_2523[18]),
        .I3(add_ln703_15_reg_2518[18]),
        .O(p_Val2_s_fu_1829_p2__0_carry__3_i_6_n_1));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__3_i_7
       (.I0(add_ln703_12_reg_2513[17]),
        .I1(add_ln703_22_reg_2523[17]),
        .I2(add_ln703_15_reg_2518[17]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__3_i_3_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__3_i_7_n_1));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry__3_i_8
       (.I0(add_ln703_12_reg_2513[16]),
        .I1(add_ln703_22_reg_2523[16]),
        .I2(add_ln703_15_reg_2518[16]),
        .I3(p_Val2_s_fu_1829_p2__0_carry__3_i_4_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry__3_i_8_n_1));
  CARRY4 p_Val2_s_fu_1829_p2__0_carry__4
       (.CI(p_Val2_s_fu_1829_p2__0_carry__3_n_1),
        .CO({NLW_p_Val2_s_fu_1829_p2__0_carry__4_CO_UNCONNECTED[3:1],p_Val2_s_fu_1829_p2__0_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln703_12_reg_2513[20]}),
        .O({NLW_p_Val2_s_fu_1829_p2__0_carry__4_O_UNCONNECTED[3:2],p_Val2_1_fu_1835_p4_0,p_Val2_1_fu_1835_p4[6]}),
        .S({1'b0,1'b0,add_ln703_12_reg_2513[21],p_Val2_s_fu_1829_p2__0_carry__4_i_1_n_1}));
  LUT3 #(
    .INIT(8'h78)) 
    p_Val2_s_fu_1829_p2__0_carry__4_i_1
       (.I0(add_ln703_15_reg_2518[19]),
        .I1(add_ln703_12_reg_2513[19]),
        .I2(add_ln703_12_reg_2513[20]),
        .O(p_Val2_s_fu_1829_p2__0_carry__4_i_1_n_1));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry_i_1
       (.I0(add_ln703_12_reg_2513[2]),
        .I1(add_ln703_22_reg_2523[2]),
        .I2(add_ln703_15_reg_2518[2]),
        .O(p_Val2_s_fu_1829_p2__0_carry_i_1_n_1));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry_i_2
       (.I0(add_ln703_12_reg_2513[1]),
        .I1(add_ln703_22_reg_2523[1]),
        .I2(add_ln703_15_reg_2518[1]),
        .O(p_Val2_s_fu_1829_p2__0_carry_i_2_n_1));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_s_fu_1829_p2__0_carry_i_3
       (.I0(add_ln703_22_reg_2523[0]),
        .I1(add_ln703_12_reg_2513[0]),
        .I2(add_ln703_15_reg_2518[0]),
        .O(p_Val2_s_fu_1829_p2__0_carry_i_3_n_1));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry_i_4
       (.I0(add_ln703_12_reg_2513[3]),
        .I1(add_ln703_22_reg_2523[3]),
        .I2(add_ln703_15_reg_2518[3]),
        .I3(p_Val2_s_fu_1829_p2__0_carry_i_1_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry_i_4_n_1));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry_i_5
       (.I0(add_ln703_12_reg_2513[2]),
        .I1(add_ln703_22_reg_2523[2]),
        .I2(add_ln703_15_reg_2518[2]),
        .I3(p_Val2_s_fu_1829_p2__0_carry_i_2_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry_i_5_n_1));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_s_fu_1829_p2__0_carry_i_6
       (.I0(add_ln703_12_reg_2513[1]),
        .I1(add_ln703_22_reg_2523[1]),
        .I2(add_ln703_15_reg_2518[1]),
        .I3(p_Val2_s_fu_1829_p2__0_carry_i_3_n_1),
        .O(p_Val2_s_fu_1829_p2__0_carry_i_6_n_1));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_s_fu_1829_p2__0_carry_i_7
       (.I0(add_ln703_22_reg_2523[0]),
        .I1(add_ln703_12_reg_2513[0]),
        .I2(add_ln703_15_reg_2518[0]),
        .O(p_Val2_s_fu_1829_p2__0_carry_i_7_n_1));
  CARRY4 p_i_10__1
       (.CI(p_i_11__1_n_1),
        .CO({p_i_10__1_n_1,p_i_10__1_n_2,p_i_10__1_n_3,p_i_10__1_n_4}),
        .CYINIT(1'b0),
        .DI(add_ln703_3_reg_2473[15:12]),
        .O({p_i_10__1_n_5,p_i_10__1_n_6,p_i_10__1_n_7,p_i_10__1_n_8}),
        .S({p_i_15__1_n_1,p_i_16__1_n_1,p_i_17__1_n_1,p_i_18__0_n_1}));
  CARRY4 p_i_11__1
       (.CI(p_i_12__1_n_1),
        .CO({p_i_11__1_n_1,p_i_11__1_n_2,p_i_11__1_n_3,p_i_11__1_n_4}),
        .CYINIT(1'b0),
        .DI(add_ln703_3_reg_2473[11:8]),
        .O({p_i_11__1_n_5,p_i_11__1_n_6,p_i_11__1_n_7,p_i_11__1_n_8}),
        .S({p_i_19__0_n_1,p_i_20__0_n_1,p_i_21__0_n_1,p_i_22__0_n_1}));
  CARRY4 p_i_12__1
       (.CI(p_i_13__1_n_1),
        .CO({p_i_12__1_n_1,p_i_12__1_n_2,p_i_12__1_n_3,p_i_12__1_n_4}),
        .CYINIT(1'b0),
        .DI(add_ln703_3_reg_2473[7:4]),
        .O({p_i_12__1_n_5,p_i_12__1_n_6,p_i_12__1_n_7,p_i_12__1_n_8}),
        .S({p_i_23__0_n_1,p_i_24__0_n_1,p_i_25__0_n_1,p_i_26__0_n_1}));
  CARRY4 p_i_13__1
       (.CI(1'b0),
        .CO({p_i_13__1_n_1,p_i_13__1_n_2,p_i_13__1_n_3,p_i_13__1_n_4}),
        .CYINIT(1'b0),
        .DI(add_ln703_3_reg_2473[3:0]),
        .O({p_i_13__1_n_5,p_i_13__1_n_6,p_i_13__1_n_7,p_i_13__1_n_8}),
        .S({p_i_27__0_n_1,p_i_28_n_1,p_i_29_n_1,p_i_30_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14__1
       (.I0(add_ln703_3_reg_2473[16]),
        .I1(add_ln703_2_reg_2468[16]),
        .O(p_i_14__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15__1
       (.I0(add_ln703_3_reg_2473[15]),
        .I1(add_ln703_2_reg_2468[15]),
        .O(p_i_15__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16__1
       (.I0(add_ln703_3_reg_2473[14]),
        .I1(add_ln703_2_reg_2468[14]),
        .O(p_i_16__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17__1
       (.I0(add_ln703_3_reg_2473[13]),
        .I1(add_ln703_2_reg_2468[13]),
        .O(p_i_17__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_18__0
       (.I0(add_ln703_3_reg_2473[12]),
        .I1(add_ln703_2_reg_2468[12]),
        .O(p_i_18__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_19__0
       (.I0(add_ln703_3_reg_2473[11]),
        .I1(add_ln703_2_reg_2468[11]),
        .O(p_i_19__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_20__0
       (.I0(add_ln703_3_reg_2473[10]),
        .I1(add_ln703_2_reg_2468[10]),
        .O(p_i_20__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21__0
       (.I0(add_ln703_3_reg_2473[9]),
        .I1(add_ln703_2_reg_2468[9]),
        .O(p_i_21__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22__0
       (.I0(add_ln703_3_reg_2473[8]),
        .I1(add_ln703_2_reg_2468[8]),
        .O(p_i_22__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_23__0
       (.I0(add_ln703_3_reg_2473[7]),
        .I1(add_ln703_2_reg_2468[7]),
        .O(p_i_23__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_24__0
       (.I0(add_ln703_3_reg_2473[6]),
        .I1(add_ln703_2_reg_2468[6]),
        .O(p_i_24__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_25__0
       (.I0(add_ln703_3_reg_2473[5]),
        .I1(add_ln703_2_reg_2468[5]),
        .O(p_i_25__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_26__0
       (.I0(add_ln703_3_reg_2473[4]),
        .I1(add_ln703_2_reg_2468[4]),
        .O(p_i_26__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_27__0
       (.I0(add_ln703_3_reg_2473[3]),
        .I1(add_ln703_2_reg_2468[3]),
        .O(p_i_27__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_28
       (.I0(add_ln703_3_reg_2473[2]),
        .I1(add_ln703_2_reg_2468[2]),
        .O(p_i_28_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_29
       (.I0(add_ln703_3_reg_2473[1]),
        .I1(add_ln703_2_reg_2468[1]),
        .O(p_i_29_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_30
       (.I0(add_ln703_3_reg_2473[0]),
        .I1(add_ln703_2_reg_2468[0]),
        .O(p_i_30_n_1));
  CARRY4 p_i_9__2
       (.CI(p_i_10__1_n_1),
        .CO({NLW_p_i_9__2_CO_UNCONNECTED[3:2],p_i_9__2_n_3,p_i_9__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln703_3_reg_2473[16]}),
        .O({NLW_p_i_9__2_O_UNCONNECTED[3],p_i_9__2_n_6,p_i_9__2_n_7,p_i_9__2_n_8}),
        .S({1'b0,add_ln703_2_reg_2468[18:17],p_i_14__1_n_1}));
  FDRE \right_border_buf_0_10_fu_290_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[0]),
        .Q(right_border_buf_0_10_fu_290[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_290_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[1]),
        .Q(right_border_buf_0_10_fu_290[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_290_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[2]),
        .Q(right_border_buf_0_10_fu_290[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_290_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[3]),
        .Q(right_border_buf_0_10_fu_290[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_290_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[4]),
        .Q(right_border_buf_0_10_fu_290[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_290_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[5]),
        .Q(right_border_buf_0_10_fu_290[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_290_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[6]),
        .Q(right_border_buf_0_10_fu_290[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_290_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[7]),
        .Q(right_border_buf_0_10_fu_290[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_294_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_290[0]),
        .Q(right_border_buf_0_11_fu_294[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_294_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_290[1]),
        .Q(right_border_buf_0_11_fu_294[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_294_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_290[2]),
        .Q(right_border_buf_0_11_fu_294[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_294_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_290[3]),
        .Q(right_border_buf_0_11_fu_294[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_294_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_290[4]),
        .Q(right_border_buf_0_11_fu_294[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_294_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_290[5]),
        .Q(right_border_buf_0_11_fu_294[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_294_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_290[6]),
        .Q(right_border_buf_0_11_fu_294[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_294_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_290[7]),
        .Q(right_border_buf_0_11_fu_294[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_298_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_294[0]),
        .Q(right_border_buf_0_12_fu_298[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_298_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_294[1]),
        .Q(right_border_buf_0_12_fu_298[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_298_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_294[2]),
        .Q(right_border_buf_0_12_fu_298[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_298_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_294[3]),
        .Q(right_border_buf_0_12_fu_298[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_298_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_294[4]),
        .Q(right_border_buf_0_12_fu_298[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_298_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_294[5]),
        .Q(right_border_buf_0_12_fu_298[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_298_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_294[6]),
        .Q(right_border_buf_0_12_fu_298[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_298_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_294[7]),
        .Q(right_border_buf_0_12_fu_298[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \right_border_buf_0_13_fu_302[7]_i_2 
       (.I0(icmp_ln887_reg_2291),
        .I1(\icmp_ln899_reg_2300_reg_n_1_[0] ),
        .I2(and_ln118_reg_2360_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\right_border_buf_0_13_fu_302[7]_i_2_n_1 ));
  FDRE \right_border_buf_0_13_fu_302_reg[0] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_8_U_n_19),
        .Q(right_border_buf_0_13_fu_302[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_302_reg[1] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_8_U_n_18),
        .Q(right_border_buf_0_13_fu_302[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_302_reg[2] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_8_U_n_17),
        .Q(right_border_buf_0_13_fu_302[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_302_reg[3] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_8_U_n_16),
        .Q(right_border_buf_0_13_fu_302[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_302_reg[4] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_8_U_n_15),
        .Q(right_border_buf_0_13_fu_302[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_302_reg[5] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_8_U_n_14),
        .Q(right_border_buf_0_13_fu_302[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_302_reg[6] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_8_U_n_13),
        .Q(right_border_buf_0_13_fu_302[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_302_reg[7] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_8_U_n_12),
        .Q(right_border_buf_0_13_fu_302[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_306_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[0]),
        .Q(right_border_buf_0_14_fu_306[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_306_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[1]),
        .Q(right_border_buf_0_14_fu_306[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_306_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[2]),
        .Q(right_border_buf_0_14_fu_306[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_306_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[3]),
        .Q(right_border_buf_0_14_fu_306[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_306_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[4]),
        .Q(right_border_buf_0_14_fu_306[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_306_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[5]),
        .Q(right_border_buf_0_14_fu_306[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_306_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[6]),
        .Q(right_border_buf_0_14_fu_306[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_306_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[7]),
        .Q(right_border_buf_0_14_fu_306[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_250[0]),
        .Q(right_border_buf_0_1_fu_254[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_250[1]),
        .Q(right_border_buf_0_1_fu_254[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_250[2]),
        .Q(right_border_buf_0_1_fu_254[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_250[3]),
        .Q(right_border_buf_0_1_fu_254[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_250[4]),
        .Q(right_border_buf_0_1_fu_254[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_250[5]),
        .Q(right_border_buf_0_1_fu_254[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_250[6]),
        .Q(right_border_buf_0_1_fu_254[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_250[7]),
        .Q(right_border_buf_0_1_fu_254[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_254[0]),
        .Q(right_border_buf_0_2_fu_258[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_254[1]),
        .Q(right_border_buf_0_2_fu_258[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_254[2]),
        .Q(right_border_buf_0_2_fu_258[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_254[3]),
        .Q(right_border_buf_0_2_fu_258[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_254[4]),
        .Q(right_border_buf_0_2_fu_258[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_254[5]),
        .Q(right_border_buf_0_2_fu_258[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_254[6]),
        .Q(right_border_buf_0_2_fu_258[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_254[7]),
        .Q(right_border_buf_0_2_fu_258[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_4_fu_266[0]),
        .Q(right_border_buf_0_3_fu_262[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_4_fu_266[1]),
        .Q(right_border_buf_0_3_fu_262[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_4_fu_266[2]),
        .Q(right_border_buf_0_3_fu_262[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_4_fu_266[3]),
        .Q(right_border_buf_0_3_fu_262[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_4_fu_266[4]),
        .Q(right_border_buf_0_3_fu_262[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_4_fu_266[5]),
        .Q(right_border_buf_0_3_fu_262[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_4_fu_266[6]),
        .Q(right_border_buf_0_3_fu_262[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_4_fu_266[7]),
        .Q(right_border_buf_0_3_fu_262[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_9_U_n_15),
        .Q(right_border_buf_0_4_fu_266[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_9_U_n_14),
        .Q(right_border_buf_0_4_fu_266[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_9_U_n_13),
        .Q(right_border_buf_0_4_fu_266[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_9_U_n_12),
        .Q(right_border_buf_0_4_fu_266[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_9_U_n_11),
        .Q(right_border_buf_0_4_fu_266[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_9_U_n_10),
        .Q(right_border_buf_0_4_fu_266[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_9_U_n_9),
        .Q(right_border_buf_0_4_fu_266[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(k_buf_0_val_9_U_n_8),
        .Q(right_border_buf_0_4_fu_266[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[0]),
        .Q(right_border_buf_0_5_fu_270[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[1]),
        .Q(right_border_buf_0_5_fu_270[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[2]),
        .Q(right_border_buf_0_5_fu_270[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[3]),
        .Q(right_border_buf_0_5_fu_270[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[4]),
        .Q(right_border_buf_0_5_fu_270[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[5]),
        .Q(right_border_buf_0_5_fu_270[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[6]),
        .Q(right_border_buf_0_5_fu_270[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[7]),
        .Q(right_border_buf_0_5_fu_270[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_270[0]),
        .Q(right_border_buf_0_6_fu_274[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_270[1]),
        .Q(right_border_buf_0_6_fu_274[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_270[2]),
        .Q(right_border_buf_0_6_fu_274[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_270[3]),
        .Q(right_border_buf_0_6_fu_274[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_270[4]),
        .Q(right_border_buf_0_6_fu_274[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_270[5]),
        .Q(right_border_buf_0_6_fu_274[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_270[6]),
        .Q(right_border_buf_0_6_fu_274[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_270[7]),
        .Q(right_border_buf_0_6_fu_274[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_278_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_274[0]),
        .Q(right_border_buf_0_7_fu_278[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_278_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_274[1]),
        .Q(right_border_buf_0_7_fu_278[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_278_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_274[2]),
        .Q(right_border_buf_0_7_fu_278[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_278_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_274[3]),
        .Q(right_border_buf_0_7_fu_278[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_278_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_274[4]),
        .Q(right_border_buf_0_7_fu_278[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_278_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_274[5]),
        .Q(right_border_buf_0_7_fu_278[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_278_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_274[6]),
        .Q(right_border_buf_0_7_fu_278[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_278_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_274[7]),
        .Q(right_border_buf_0_7_fu_278[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[0]),
        .Q(right_border_buf_0_8_fu_282[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[1]),
        .Q(right_border_buf_0_8_fu_282[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[2]),
        .Q(right_border_buf_0_8_fu_282[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_282_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[3]),
        .Q(right_border_buf_0_8_fu_282[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_282_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[4]),
        .Q(right_border_buf_0_8_fu_282[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_282_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[5]),
        .Q(right_border_buf_0_8_fu_282[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_282_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[6]),
        .Q(right_border_buf_0_8_fu_282[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_282_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[7]),
        .Q(right_border_buf_0_8_fu_282[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_286_reg[0] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_13_fu_302[0]),
        .Q(right_border_buf_0_9_fu_286[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_286_reg[1] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_13_fu_302[1]),
        .Q(right_border_buf_0_9_fu_286[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_286_reg[2] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_13_fu_302[2]),
        .Q(right_border_buf_0_9_fu_286[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_286_reg[3] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_13_fu_302[3]),
        .Q(right_border_buf_0_9_fu_286[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_286_reg[4] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_13_fu_302[4]),
        .Q(right_border_buf_0_9_fu_286[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_286_reg[5] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_13_fu_302[5]),
        .Q(right_border_buf_0_9_fu_286[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_286_reg[6] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_13_fu_302[6]),
        .Q(right_border_buf_0_9_fu_286[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_286_reg[7] 
       (.C(ap_clk),
        .CE(we111_out),
        .D(right_border_buf_0_13_fu_302[7]),
        .Q(right_border_buf_0_9_fu_286[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[0]),
        .Q(right_border_buf_0_s_fu_250[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[1]),
        .Q(right_border_buf_0_s_fu_250[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[2]),
        .Q(right_border_buf_0_s_fu_250[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[3]),
        .Q(right_border_buf_0_s_fu_250[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[4]),
        .Q(right_border_buf_0_s_fu_250[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[5]),
        .Q(right_border_buf_0_s_fu_250[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[6]),
        .Q(right_border_buf_0_s_fu_250[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[7]),
        .Q(right_border_buf_0_s_fu_250[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_210_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_9_fu_206[0]),
        .Q(src_kernel_win_0_va_10_fu_210[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_210_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_9_fu_206[1]),
        .Q(src_kernel_win_0_va_10_fu_210[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_210_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_9_fu_206[2]),
        .Q(src_kernel_win_0_va_10_fu_210[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_210_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_9_fu_206[3]),
        .Q(src_kernel_win_0_va_10_fu_210[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_210_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_9_fu_206[4]),
        .Q(src_kernel_win_0_va_10_fu_210[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_210_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_9_fu_206[5]),
        .Q(src_kernel_win_0_va_10_fu_210[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_210_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_9_fu_206[6]),
        .Q(src_kernel_win_0_va_10_fu_210[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_210_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_9_fu_206[7]),
        .Q(src_kernel_win_0_va_10_fu_210[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_214_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_10_fu_210[0]),
        .Q(src_kernel_win_0_va_11_fu_214[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_214_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_10_fu_210[1]),
        .Q(src_kernel_win_0_va_11_fu_214[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_214_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_10_fu_210[2]),
        .Q(src_kernel_win_0_va_11_fu_214[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_214_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_10_fu_210[3]),
        .Q(src_kernel_win_0_va_11_fu_214[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_214_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_10_fu_210[4]),
        .Q(src_kernel_win_0_va_11_fu_214[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_214_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_10_fu_210[5]),
        .Q(src_kernel_win_0_va_11_fu_214[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_214_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_10_fu_210[6]),
        .Q(src_kernel_win_0_va_11_fu_214[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_214_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_10_fu_210[7]),
        .Q(src_kernel_win_0_va_11_fu_214[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_218_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[0]),
        .Q(src_kernel_win_0_va_12_fu_218[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_218_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[1]),
        .Q(src_kernel_win_0_va_12_fu_218[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_218_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[2]),
        .Q(src_kernel_win_0_va_12_fu_218[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_218_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[3]),
        .Q(src_kernel_win_0_va_12_fu_218[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_218_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[4]),
        .Q(src_kernel_win_0_va_12_fu_218[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_218_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[5]),
        .Q(src_kernel_win_0_va_12_fu_218[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_218_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[6]),
        .Q(src_kernel_win_0_va_12_fu_218[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_218_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[7]),
        .Q(src_kernel_win_0_va_12_fu_218[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_222_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_12_fu_218[0]),
        .Q(src_kernel_win_0_va_13_fu_222[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_222_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_12_fu_218[1]),
        .Q(src_kernel_win_0_va_13_fu_222[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_222_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_12_fu_218[2]),
        .Q(src_kernel_win_0_va_13_fu_222[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_222_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_12_fu_218[3]),
        .Q(src_kernel_win_0_va_13_fu_222[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_222_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_12_fu_218[4]),
        .Q(src_kernel_win_0_va_13_fu_222[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_222_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_12_fu_218[5]),
        .Q(src_kernel_win_0_va_13_fu_222[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_222_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_12_fu_218[6]),
        .Q(src_kernel_win_0_va_13_fu_222[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_222_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_12_fu_218[7]),
        .Q(src_kernel_win_0_va_13_fu_222[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_13_fu_222[0]),
        .Q(src_kernel_win_0_va_14_fu_226[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_13_fu_222[1]),
        .Q(src_kernel_win_0_va_14_fu_226[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_13_fu_222[2]),
        .Q(src_kernel_win_0_va_14_fu_226[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_13_fu_222[3]),
        .Q(src_kernel_win_0_va_14_fu_226[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_13_fu_222[4]),
        .Q(src_kernel_win_0_va_14_fu_226[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_13_fu_222[5]),
        .Q(src_kernel_win_0_va_14_fu_226[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_226_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_13_fu_222[6]),
        .Q(src_kernel_win_0_va_14_fu_226[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_226_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_13_fu_222[7]),
        .Q(src_kernel_win_0_va_14_fu_226[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_kernel_win_0_va_15_fu_230[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln444_reg_2351_pp0_iter3_reg),
        .O(src_kernel_win_0_va_15_fu_2300));
  FDRE \src_kernel_win_0_va_15_fu_230_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2300),
        .D(grp_fu_1932_p1[0]),
        .Q(src_kernel_win_0_va_15_fu_230[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2300),
        .D(grp_fu_1932_p1[1]),
        .Q(src_kernel_win_0_va_15_fu_230[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2300),
        .D(grp_fu_1932_p1[2]),
        .Q(src_kernel_win_0_va_15_fu_230[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2300),
        .D(grp_fu_1932_p1[3]),
        .Q(src_kernel_win_0_va_15_fu_230[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_230_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2300),
        .D(grp_fu_1932_p1[4]),
        .Q(src_kernel_win_0_va_15_fu_230[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_230_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2300),
        .D(grp_fu_1932_p1[5]),
        .Q(src_kernel_win_0_va_15_fu_230[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_230_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2300),
        .D(grp_fu_1932_p1[6]),
        .Q(src_kernel_win_0_va_15_fu_230[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_230_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2300),
        .D(grp_fu_1932_p1[7]),
        .Q(src_kernel_win_0_va_15_fu_230[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[0] ),
        .Q(\src_kernel_win_0_va_16_fu_234_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_234_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[1] ),
        .Q(\src_kernel_win_0_va_16_fu_234_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_234_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[2] ),
        .Q(\src_kernel_win_0_va_16_fu_234_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_234_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[3] ),
        .Q(\src_kernel_win_0_va_16_fu_234_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_234_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[4] ),
        .Q(\src_kernel_win_0_va_16_fu_234_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_234_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[5] ),
        .Q(\src_kernel_win_0_va_16_fu_234_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_234_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[6] ),
        .Q(\src_kernel_win_0_va_16_fu_234_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_234_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[7] ),
        .Q(\src_kernel_win_0_va_16_fu_234_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_16_fu_234_reg_n_1_[0] ),
        .Q(\src_kernel_win_0_va_17_fu_238_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_238_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_16_fu_234_reg_n_1_[1] ),
        .Q(\src_kernel_win_0_va_17_fu_238_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_238_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_16_fu_234_reg_n_1_[2] ),
        .Q(\src_kernel_win_0_va_17_fu_238_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_238_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_16_fu_234_reg_n_1_[3] ),
        .Q(\src_kernel_win_0_va_17_fu_238_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_238_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_16_fu_234_reg_n_1_[4] ),
        .Q(\src_kernel_win_0_va_17_fu_238_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_238_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_16_fu_234_reg_n_1_[5] ),
        .Q(\src_kernel_win_0_va_17_fu_238_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_238_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_16_fu_234_reg_n_1_[6] ),
        .Q(\src_kernel_win_0_va_17_fu_238_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_238_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_16_fu_234_reg_n_1_[7] ),
        .Q(\src_kernel_win_0_va_17_fu_238_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_17_fu_238_reg_n_1_[0] ),
        .Q(src_kernel_win_0_va_18_fu_242[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_17_fu_238_reg_n_1_[1] ),
        .Q(src_kernel_win_0_va_18_fu_242[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_17_fu_238_reg_n_1_[2] ),
        .Q(src_kernel_win_0_va_18_fu_242[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_17_fu_238_reg_n_1_[3] ),
        .Q(src_kernel_win_0_va_18_fu_242[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_17_fu_238_reg_n_1_[4] ),
        .Q(src_kernel_win_0_va_18_fu_242[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_17_fu_238_reg_n_1_[5] ),
        .Q(src_kernel_win_0_va_18_fu_242[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_17_fu_238_reg_n_1_[6] ),
        .Q(src_kernel_win_0_va_18_fu_242[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(\src_kernel_win_0_va_17_fu_238_reg_n_1_[7] ),
        .Q(src_kernel_win_0_va_18_fu_242[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_246_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(src_kernel_win_0_va_18_fu_242[0]),
        .Q(src_kernel_win_0_va_19_fu_246[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_246_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(src_kernel_win_0_va_18_fu_242[1]),
        .Q(src_kernel_win_0_va_19_fu_246[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_246_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(src_kernel_win_0_va_18_fu_242[2]),
        .Q(src_kernel_win_0_va_19_fu_246[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_246_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(src_kernel_win_0_va_18_fu_242[3]),
        .Q(src_kernel_win_0_va_19_fu_246[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_246_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(src_kernel_win_0_va_18_fu_242[4]),
        .Q(src_kernel_win_0_va_19_fu_246[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_246_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(src_kernel_win_0_va_18_fu_242[5]),
        .Q(src_kernel_win_0_va_19_fu_246[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_246_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(src_kernel_win_0_va_18_fu_242[6]),
        .Q(src_kernel_win_0_va_19_fu_246[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_246_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2340),
        .D(src_kernel_win_0_va_18_fu_242[7]),
        .Q(src_kernel_win_0_va_19_fu_246[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_fu_170_reg_n_1_[0] ),
        .Q(\src_kernel_win_0_va_1_fu_174_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_fu_170_reg_n_1_[1] ),
        .Q(\src_kernel_win_0_va_1_fu_174_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_fu_170_reg_n_1_[2] ),
        .Q(\src_kernel_win_0_va_1_fu_174_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_fu_170_reg_n_1_[3] ),
        .Q(\src_kernel_win_0_va_1_fu_174_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_fu_170_reg_n_1_[4] ),
        .Q(\src_kernel_win_0_va_1_fu_174_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_fu_170_reg_n_1_[5] ),
        .Q(\src_kernel_win_0_va_1_fu_174_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_fu_170_reg_n_1_[6] ),
        .Q(\src_kernel_win_0_va_1_fu_174_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_fu_170_reg_n_1_[7] ),
        .Q(\src_kernel_win_0_va_1_fu_174_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433[0]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433[1]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433[2]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433[3]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433[4]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433[5]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433[6]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433[7]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1340_p3[0]),
        .Q(src_kernel_win_0_va_20_reg_2433[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1340_p3[1]),
        .Q(src_kernel_win_0_va_20_reg_2433[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1340_p3[2]),
        .Q(src_kernel_win_0_va_20_reg_2433[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1340_p3[3]),
        .Q(src_kernel_win_0_va_20_reg_2433[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1340_p3[4]),
        .Q(src_kernel_win_0_va_20_reg_2433[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1340_p3[5]),
        .Q(src_kernel_win_0_va_20_reg_2433[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1340_p3[6]),
        .Q(src_kernel_win_0_va_20_reg_2433[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2433_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1340_p3[7]),
        .Q(src_kernel_win_0_va_20_reg_2433[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439[0]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439[1]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439[2]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439[3]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439[4]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439[5]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439[6]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439[7]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1362_p3[0]),
        .Q(src_kernel_win_0_va_21_reg_2439[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1362_p3[1]),
        .Q(src_kernel_win_0_va_21_reg_2439[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1362_p3[2]),
        .Q(src_kernel_win_0_va_21_reg_2439[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1362_p3[3]),
        .Q(src_kernel_win_0_va_21_reg_2439[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1362_p3[4]),
        .Q(src_kernel_win_0_va_21_reg_2439[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1362_p3[5]),
        .Q(src_kernel_win_0_va_21_reg_2439[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1362_p3[6]),
        .Q(src_kernel_win_0_va_21_reg_2439[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2439_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1362_p3[7]),
        .Q(src_kernel_win_0_va_21_reg_2439[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2445[0]),
        .Q(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2445[1]),
        .Q(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2445[2]),
        .Q(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2445[3]),
        .Q(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2445[4]),
        .Q(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2445[5]),
        .Q(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2445[6]),
        .Q(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2445[7]),
        .Q(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[0] ),
        .Q(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[1] ),
        .Q(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[2] ),
        .Q(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[3] ),
        .Q(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[4] ),
        .Q(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[5] ),
        .Q(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[6] ),
        .Q(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[7] ),
        .Q(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1384_p3[0]),
        .Q(src_kernel_win_0_va_22_reg_2445[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1384_p3[1]),
        .Q(src_kernel_win_0_va_22_reg_2445[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1384_p3[2]),
        .Q(src_kernel_win_0_va_22_reg_2445[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1384_p3[3]),
        .Q(src_kernel_win_0_va_22_reg_2445[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1384_p3[4]),
        .Q(src_kernel_win_0_va_22_reg_2445[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1384_p3[5]),
        .Q(src_kernel_win_0_va_22_reg_2445[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1384_p3[6]),
        .Q(src_kernel_win_0_va_22_reg_2445[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2445_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1384_p3[7]),
        .Q(src_kernel_win_0_va_22_reg_2445[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2451[0]),
        .Q(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2451[1]),
        .Q(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2451[2]),
        .Q(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2451[3]),
        .Q(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2451[4]),
        .Q(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2451[5]),
        .Q(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2451[6]),
        .Q(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2451[7]),
        .Q(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[0] ),
        .Q(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[1] ),
        .Q(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[2] ),
        .Q(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[3] ),
        .Q(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[4] ),
        .Q(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[5] ),
        .Q(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[6] ),
        .Q(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[7] ),
        .Q(src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_9_U_n_24),
        .Q(src_kernel_win_0_va_23_reg_2451[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_8_U_n_47),
        .Q(src_kernel_win_0_va_23_reg_2451[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_8_U_n_46),
        .Q(src_kernel_win_0_va_23_reg_2451[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_8_U_n_45),
        .Q(src_kernel_win_0_va_23_reg_2451[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_8_U_n_44),
        .Q(src_kernel_win_0_va_23_reg_2451[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_8_U_n_43),
        .Q(src_kernel_win_0_va_23_reg_2451[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_8_U_n_42),
        .Q(src_kernel_win_0_va_23_reg_2451[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2451_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_9_U_n_23),
        .Q(src_kernel_win_0_va_23_reg_2451[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2457_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1428_p3[0]),
        .Q(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2457_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1428_p3[1]),
        .Q(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2457_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1428_p3[2]),
        .Q(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2457_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1428_p3[3]),
        .Q(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2457_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1428_p3[4]),
        .Q(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2457_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1428_p3[5]),
        .Q(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2457_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1428_p3[6]),
        .Q(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2457_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1428_p3[7]),
        .Q(\src_kernel_win_0_va_24_reg_2457_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_1_fu_174_reg_n_1_[0] ),
        .Q(src_kernel_win_0_va_2_fu_178[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_1_fu_174_reg_n_1_[1] ),
        .Q(src_kernel_win_0_va_2_fu_178[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_1_fu_174_reg_n_1_[2] ),
        .Q(src_kernel_win_0_va_2_fu_178[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_1_fu_174_reg_n_1_[3] ),
        .Q(src_kernel_win_0_va_2_fu_178[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_1_fu_174_reg_n_1_[4] ),
        .Q(src_kernel_win_0_va_2_fu_178[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_1_fu_174_reg_n_1_[5] ),
        .Q(src_kernel_win_0_va_2_fu_178[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_1_fu_174_reg_n_1_[6] ),
        .Q(src_kernel_win_0_va_2_fu_178[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(\src_kernel_win_0_va_1_fu_174_reg_n_1_[7] ),
        .Q(src_kernel_win_0_va_2_fu_178[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[0]),
        .Q(src_kernel_win_0_va_4_fu_186[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[1]),
        .Q(src_kernel_win_0_va_4_fu_186[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[2]),
        .Q(src_kernel_win_0_va_4_fu_186[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[3]),
        .Q(src_kernel_win_0_va_4_fu_186[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[4]),
        .Q(src_kernel_win_0_va_4_fu_186[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[5]),
        .Q(src_kernel_win_0_va_4_fu_186[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[6]),
        .Q(src_kernel_win_0_va_4_fu_186[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg[7]),
        .Q(src_kernel_win_0_va_4_fu_186[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_4_fu_186[0]),
        .Q(src_kernel_win_0_va_5_fu_190[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_4_fu_186[1]),
        .Q(src_kernel_win_0_va_5_fu_190[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_4_fu_186[2]),
        .Q(src_kernel_win_0_va_5_fu_190[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_4_fu_186[3]),
        .Q(src_kernel_win_0_va_5_fu_190[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_4_fu_186[4]),
        .Q(src_kernel_win_0_va_5_fu_190[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_4_fu_186[5]),
        .Q(src_kernel_win_0_va_5_fu_190[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_4_fu_186[6]),
        .Q(src_kernel_win_0_va_5_fu_190[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_4_fu_186[7]),
        .Q(src_kernel_win_0_va_5_fu_190[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_5_fu_190[0]),
        .Q(src_kernel_win_0_va_6_fu_194[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_5_fu_190[1]),
        .Q(src_kernel_win_0_va_6_fu_194[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_5_fu_190[2]),
        .Q(src_kernel_win_0_va_6_fu_194[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_5_fu_190[3]),
        .Q(src_kernel_win_0_va_6_fu_194[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_5_fu_190[4]),
        .Q(src_kernel_win_0_va_6_fu_194[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_5_fu_190[5]),
        .Q(src_kernel_win_0_va_6_fu_194[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_5_fu_190[6]),
        .Q(src_kernel_win_0_va_6_fu_194[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_5_fu_190[7]),
        .Q(src_kernel_win_0_va_6_fu_194[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_198_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_6_fu_194[0]),
        .Q(src_kernel_win_0_va_7_fu_198[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_198_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_6_fu_194[1]),
        .Q(src_kernel_win_0_va_7_fu_198[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_198_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_6_fu_194[2]),
        .Q(src_kernel_win_0_va_7_fu_198[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_198_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_6_fu_194[3]),
        .Q(src_kernel_win_0_va_7_fu_198[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_198_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_6_fu_194[4]),
        .Q(src_kernel_win_0_va_7_fu_198[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_198_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_6_fu_194[5]),
        .Q(src_kernel_win_0_va_7_fu_198[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_198_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_6_fu_194[6]),
        .Q(src_kernel_win_0_va_7_fu_198[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_198_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_6_fu_194[7]),
        .Q(src_kernel_win_0_va_7_fu_198[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_202_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[0]),
        .Q(src_kernel_win_0_va_8_fu_202[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_202_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[1]),
        .Q(src_kernel_win_0_va_8_fu_202[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_202_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[2]),
        .Q(src_kernel_win_0_va_8_fu_202[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_202_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[3]),
        .Q(src_kernel_win_0_va_8_fu_202[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_202_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[4]),
        .Q(src_kernel_win_0_va_8_fu_202[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_202_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[5]),
        .Q(src_kernel_win_0_va_8_fu_202[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_202_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[6]),
        .Q(src_kernel_win_0_va_8_fu_202[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_202_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg[7]),
        .Q(src_kernel_win_0_va_8_fu_202[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_206_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_8_fu_202[0]),
        .Q(src_kernel_win_0_va_9_fu_206[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_206_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_8_fu_202[1]),
        .Q(src_kernel_win_0_va_9_fu_206[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_206_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_8_fu_202[2]),
        .Q(src_kernel_win_0_va_9_fu_206[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_206_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_8_fu_202[3]),
        .Q(src_kernel_win_0_va_9_fu_206[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_206_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_8_fu_202[4]),
        .Q(src_kernel_win_0_va_9_fu_206[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_206_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_8_fu_202[5]),
        .Q(src_kernel_win_0_va_9_fu_206[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_206_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_8_fu_202[6]),
        .Q(src_kernel_win_0_va_9_fu_206[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_206_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_8_fu_202[7]),
        .Q(src_kernel_win_0_va_9_fu_206[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[0]),
        .Q(\src_kernel_win_0_va_fu_170_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[1]),
        .Q(\src_kernel_win_0_va_fu_170_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[2]),
        .Q(\src_kernel_win_0_va_fu_170_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[3]),
        .Q(\src_kernel_win_0_va_fu_170_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[4]),
        .Q(\src_kernel_win_0_va_fu_170_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[5]),
        .Q(\src_kernel_win_0_va_fu_170_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[6]),
        .Q(\src_kernel_win_0_va_fu_170_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_2100),
        .D(src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg[7]),
        .Q(\src_kernel_win_0_va_fu_170_reg_n_1_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_445[0]_i_1 
       (.I0(\t_V_3_reg_445_reg_n_1_[0] ),
        .O(j_V_fu_916_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_445[1]_i_1 
       (.I0(\t_V_3_reg_445_reg_n_1_[1] ),
        .I1(\t_V_3_reg_445_reg_n_1_[0] ),
        .O(j_V_fu_916_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_3_reg_445[2]_i_1 
       (.I0(sel0[0]),
        .I1(\t_V_3_reg_445_reg_n_1_[0] ),
        .I2(\t_V_3_reg_445_reg_n_1_[1] ),
        .O(j_V_fu_916_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_3_reg_445[3]_i_1 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(\t_V_3_reg_445_reg_n_1_[1] ),
        .I3(\t_V_3_reg_445_reg_n_1_[0] ),
        .O(j_V_fu_916_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_3_reg_445[4]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(\t_V_3_reg_445_reg_n_1_[0] ),
        .I3(\t_V_3_reg_445_reg_n_1_[1] ),
        .I4(sel0[0]),
        .O(j_V_fu_916_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_3_reg_445[5]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(\t_V_3_reg_445_reg_n_1_[1] ),
        .I4(\t_V_3_reg_445_reg_n_1_[0] ),
        .I5(sel0[1]),
        .O(j_V_fu_916_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_445[6]_i_1 
       (.I0(sel0[4]),
        .I1(\t_V_3_reg_445[9]_i_4_n_1 ),
        .O(j_V_fu_916_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_3_reg_445[7]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(\t_V_3_reg_445[9]_i_4_n_1 ),
        .O(j_V_fu_916_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_3_reg_445[8]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[5]),
        .I2(\t_V_3_reg_445[9]_i_4_n_1 ),
        .I3(sel0[4]),
        .O(j_V_fu_916_p2[8]));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \t_V_3_reg_445[9]_i_1 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln444_fu_910_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .O(t_V_3_reg_445));
  LUT4 #(
    .INIT(16'h0800)) 
    \t_V_3_reg_445[9]_i_2 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln444_fu_910_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_3_reg_4450));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_3_reg_445[9]_i_3 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[4]),
        .I3(\t_V_3_reg_445[9]_i_4_n_1 ),
        .I4(sel0[5]),
        .O(j_V_fu_916_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_3_reg_445[9]_i_4 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(\t_V_3_reg_445_reg_n_1_[1] ),
        .I3(\t_V_3_reg_445_reg_n_1_[0] ),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\t_V_3_reg_445[9]_i_4_n_1 ));
  FDRE \t_V_3_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4450),
        .D(j_V_fu_916_p2[0]),
        .Q(\t_V_3_reg_445_reg_n_1_[0] ),
        .R(t_V_3_reg_445));
  FDRE \t_V_3_reg_445_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4450),
        .D(j_V_fu_916_p2[1]),
        .Q(\t_V_3_reg_445_reg_n_1_[1] ),
        .R(t_V_3_reg_445));
  FDRE \t_V_3_reg_445_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4450),
        .D(j_V_fu_916_p2[2]),
        .Q(sel0[0]),
        .R(t_V_3_reg_445));
  FDRE \t_V_3_reg_445_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4450),
        .D(j_V_fu_916_p2[3]),
        .Q(sel0[1]),
        .R(t_V_3_reg_445));
  FDRE \t_V_3_reg_445_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4450),
        .D(j_V_fu_916_p2[4]),
        .Q(sel0[2]),
        .R(t_V_3_reg_445));
  FDRE \t_V_3_reg_445_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4450),
        .D(j_V_fu_916_p2[5]),
        .Q(sel0[3]),
        .R(t_V_3_reg_445));
  FDRE \t_V_3_reg_445_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4450),
        .D(j_V_fu_916_p2[6]),
        .Q(sel0[4]),
        .R(t_V_3_reg_445));
  FDRE \t_V_3_reg_445_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4450),
        .D(j_V_fu_916_p2[7]),
        .Q(sel0[5]),
        .R(t_V_3_reg_445));
  FDRE \t_V_3_reg_445_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4450),
        .D(j_V_fu_916_p2[8]),
        .Q(sel0[6]),
        .R(t_V_3_reg_445));
  FDRE \t_V_3_reg_445_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4450),
        .D(j_V_fu_916_p2[9]),
        .Q(sel0[7]),
        .R(t_V_3_reg_445));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_434[8]_i_1 
       (.I0(grp_Filter2D_fu_40_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(ap_CS_fsm_state11),
        .O(t_V_reg_434));
  FDRE \t_V_reg_434_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2286[0]),
        .Q(\t_V_reg_434_reg_n_1_[0] ),
        .R(t_V_reg_434));
  FDRE \t_V_reg_434_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2286[1]),
        .Q(\t_V_reg_434_reg_n_1_[1] ),
        .R(t_V_reg_434));
  FDRE \t_V_reg_434_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2286[2]),
        .Q(\t_V_reg_434_reg_n_1_[2] ),
        .R(t_V_reg_434));
  FDRE \t_V_reg_434_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2286[3]),
        .Q(\t_V_reg_434_reg_n_1_[3] ),
        .R(t_V_reg_434));
  FDRE \t_V_reg_434_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2286[4]),
        .Q(\t_V_reg_434_reg_n_1_[4] ),
        .R(t_V_reg_434));
  FDRE \t_V_reg_434_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2286[5]),
        .Q(\t_V_reg_434_reg_n_1_[5] ),
        .R(t_V_reg_434));
  FDRE \t_V_reg_434_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2286[6]),
        .Q(\t_V_reg_434_reg_n_1_[6] ),
        .R(t_V_reg_434));
  FDRE \t_V_reg_434_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2286[7]),
        .Q(\t_V_reg_434_reg_n_1_[7] ),
        .R(t_V_reg_434));
  FDRE \t_V_reg_434_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2286[8]),
        .Q(\t_V_reg_434_reg_n_1_[8] ),
        .R(t_V_reg_434));
  LUT5 #(
    .INIT(32'h00000040)) 
    \tmp_8_reg_2417[7]_i_1 
       (.I0(or_ln457_reg_2374),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln444_reg_2351_reg_n_1_[0] ),
        .I4(trunc_ln458_reg_2369[2]),
        .O(\tmp_8_reg_2417[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \tmp_8_reg_2417[7]_i_2 
       (.I0(\icmp_ln444_reg_2351_reg_n_1_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(or_ln457_reg_2374),
        .O(tmp_8_reg_24170));
  FDRE \tmp_8_reg_2417_reg[0] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_8_U_n_11),
        .Q(tmp_8_reg_2417[0]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_8_reg_2417_reg[1] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_8_U_n_20),
        .Q(tmp_8_reg_2417[1]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_8_reg_2417_reg[2] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_8_U_n_21),
        .Q(tmp_8_reg_2417[2]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_8_reg_2417_reg[3] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_8_U_n_22),
        .Q(tmp_8_reg_2417[3]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_8_reg_2417_reg[4] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_8_U_n_23),
        .Q(tmp_8_reg_2417[4]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_8_reg_2417_reg[5] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_8_U_n_24),
        .Q(tmp_8_reg_2417[5]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_8_reg_2417_reg[6] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_8_U_n_25),
        .Q(tmp_8_reg_2417[6]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_8_reg_2417_reg[7] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_8_U_n_26),
        .Q(tmp_8_reg_2417[7]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_9_reg_2428_reg[0] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_9_U_n_7),
        .Q(tmp_9_reg_2428[0]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_9_reg_2428_reg[1] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_9_U_n_16),
        .Q(tmp_9_reg_2428[1]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_9_reg_2428_reg[2] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_9_U_n_17),
        .Q(tmp_9_reg_2428[2]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_9_reg_2428_reg[3] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_9_U_n_18),
        .Q(tmp_9_reg_2428[3]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_9_reg_2428_reg[4] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_9_U_n_19),
        .Q(tmp_9_reg_2428[4]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_9_reg_2428_reg[5] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_9_U_n_20),
        .Q(tmp_9_reg_2428[5]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_9_reg_2428_reg[6] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_9_U_n_21),
        .Q(tmp_9_reg_2428[6]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  FDRE \tmp_9_reg_2428_reg[7] 
       (.C(ap_clk),
        .CE(tmp_8_reg_24170),
        .D(k_buf_0_val_9_U_n_22),
        .Q(tmp_9_reg_2428[7]),
        .R(\tmp_8_reg_2417[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hD5B6)) 
    \trunc_ln458_reg_2369[1]_i_1 
       (.I0(\t_V_3_reg_445_reg_n_1_[1] ),
        .I1(\t_V_3_reg_445_reg_n_1_[0] ),
        .I2(\x_reg_2364[5]_i_2_n_1 ),
        .I3(\and_ln118_reg_2360[0]_i_2_n_1 ),
        .O(trunc_ln458_fu_1046_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFF1E00C3)) 
    \trunc_ln458_reg_2369[2]_i_1 
       (.I0(\t_V_3_reg_445_reg_n_1_[0] ),
        .I1(\t_V_3_reg_445_reg_n_1_[1] ),
        .I2(sel0[0]),
        .I3(\x_reg_2364[5]_i_2_n_1 ),
        .I4(\or_ln457_reg_2374[0]_i_2_n_1 ),
        .O(trunc_ln458_fu_1046_p1[2]));
  FDRE \trunc_ln458_reg_2369_reg[0] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(\t_V_3_reg_445_reg_n_1_[0] ),
        .Q(trunc_ln458_reg_2369[0]),
        .R(1'b0));
  FDRE \trunc_ln458_reg_2369_reg[1] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(trunc_ln458_fu_1046_p1[1]),
        .Q(trunc_ln458_reg_2369[1]),
        .R(1'b0));
  FDRE \trunc_ln458_reg_2369_reg[2] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(trunc_ln458_fu_1046_p1[2]),
        .Q(trunc_ln458_reg_2369[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA5A5A5A2D)) 
    \x_reg_2364[3]_i_1 
       (.I0(\or_ln457_reg_2374[0]_i_2_n_1 ),
        .I1(\t_V_3_reg_445_reg_n_1_[0] ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\t_V_3_reg_445_reg_n_1_[1] ),
        .I5(\x_reg_2364[5]_i_2_n_1 ),
        .O(trunc_ln458_fu_1046_p1[3]));
  LUT6 #(
    .INIT(64'h22222222D2D2D22D)) 
    \x_reg_2364[4]_i_1 
       (.I0(\or_ln457_reg_2374[0]_i_2_n_1 ),
        .I1(\x_reg_2364[4]_i_2_n_1 ),
        .I2(sel0[2]),
        .I3(\x_reg_2364[4]_i_3_n_1 ),
        .I4(sel0[1]),
        .I5(\x_reg_2364[5]_i_2_n_1 ),
        .O(trunc_ln458_fu_1046_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \x_reg_2364[4]_i_2 
       (.I0(\t_V_3_reg_445_reg_n_1_[0] ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(\t_V_3_reg_445_reg_n_1_[1] ),
        .I4(\x_reg_2364[5]_i_2_n_1 ),
        .O(\x_reg_2364[4]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \x_reg_2364[4]_i_3 
       (.I0(\t_V_3_reg_445_reg_n_1_[1] ),
        .I1(sel0[0]),
        .O(\x_reg_2364[4]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h1114)) 
    \x_reg_2364[5]_i_1 
       (.I0(\x_reg_2364[5]_i_2_n_1 ),
        .I1(\x_reg_2364[5]_i_3_n_1 ),
        .I2(\x_reg_2364[5]_i_4_n_1 ),
        .I3(\and_ln118_reg_2360[0]_i_2_n_1 ),
        .O(\x_reg_2364[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \x_reg_2364[5]_i_2 
       (.I0(\and_ln118_reg_2360[0]_i_3_n_1 ),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[4]),
        .I4(sel0[7]),
        .O(\x_reg_2364[5]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \x_reg_2364[5]_i_3 
       (.I0(sel0[3]),
        .I1(\t_V_3_reg_445_reg_n_1_[1] ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .O(\x_reg_2364[5]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \x_reg_2364[5]_i_4 
       (.I0(\t_V_3_reg_445_reg_n_1_[0] ),
        .I1(sel0[2]),
        .I2(\t_V_3_reg_445_reg_n_1_[1] ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\x_reg_2364[5]_i_2_n_1 ),
        .O(\x_reg_2364[5]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h3C3C3C3896969E38)) 
    \x_reg_2364[6]_i_1 
       (.I0(sel0[7]),
        .I1(\and_ln118_reg_2360[0]_i_3_n_1 ),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .I4(sel0[6]),
        .I5(\x_reg_2364[9]_i_2_n_1 ),
        .O(trunc_ln458_fu_1046_p1[6]));
  LUT6 #(
    .INIT(64'h3B43C4BC3B0300C0)) 
    \x_reg_2364[7]_i_1 
       (.I0(\x_reg_2364[9]_i_2_n_1 ),
        .I1(sel0[7]),
        .I2(\and_ln118_reg_2360[0]_i_3_n_1 ),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .I5(sel0[6]),
        .O(\x_reg_2364[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hABEAA8AAA9AAA8AA)) 
    \x_reg_2364[8]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(\and_ln118_reg_2360[0]_i_3_n_1 ),
        .I4(sel0[7]),
        .I5(\x_reg_2364[9]_i_2_n_1 ),
        .O(trunc_ln458_fu_1046_p1[8]));
  LUT6 #(
    .INIT(64'h2202202222222822)) 
    \x_reg_2364[9]_i_1 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(\and_ln118_reg_2360[0]_i_3_n_1 ),
        .I4(sel0[4]),
        .I5(\x_reg_2364[9]_i_2_n_1 ),
        .O(trunc_ln458_fu_1046_p1[9]));
  LUT6 #(
    .INIT(64'h0000000088888882)) 
    \x_reg_2364[9]_i_2 
       (.I0(\x_reg_2364[5]_i_4_n_1 ),
        .I1(sel0[3]),
        .I2(\x_reg_2364[4]_i_3_n_1 ),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(\x_reg_2364[5]_i_2_n_1 ),
        .O(\x_reg_2364[9]_i_2_n_1 ));
  FDRE \x_reg_2364_reg[3] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(trunc_ln458_fu_1046_p1[3]),
        .Q(x_reg_2364[3]),
        .R(1'b0));
  FDRE \x_reg_2364_reg[4] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(trunc_ln458_fu_1046_p1[4]),
        .Q(x_reg_2364[4]),
        .R(1'b0));
  FDRE \x_reg_2364_reg[5] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(\x_reg_2364[5]_i_1_n_1 ),
        .Q(x_reg_2364[5]),
        .R(1'b0));
  FDRE \x_reg_2364_reg[6] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(trunc_ln458_fu_1046_p1[6]),
        .Q(x_reg_2364[6]),
        .R(1'b0));
  FDRE \x_reg_2364_reg[7] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(\x_reg_2364[7]_i_1_n_1 ),
        .Q(x_reg_2364[7]),
        .R(1'b0));
  FDRE \x_reg_2364_reg[8] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(trunc_ln458_fu_1046_p1[8]),
        .Q(x_reg_2364[8]),
        .R(1'b0));
  FDRE \x_reg_2364_reg[9] 
       (.C(ap_clk),
        .CE(and_ln118_reg_23600),
        .D(trunc_ln458_fu_1046_p1[9]),
        .Q(x_reg_2364[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \xor_ln457_reg_2295[0]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[7] ),
        .I1(\t_V_reg_434_reg_n_1_[5] ),
        .I2(\t_V_reg_434_reg_n_1_[8] ),
        .I3(\t_V_reg_434_reg_n_1_[6] ),
        .O(xor_ln457_fu_478_p2));
  FDRE \xor_ln457_reg_2295_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(xor_ln457_fu_478_p2),
        .Q(xor_ln457_reg_2295),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hF0F10FF1)) 
    \xor_ln493_1_reg_2326[1]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[2] ),
        .I1(\icmp_ln899_reg_2300[0]_i_3_n_1 ),
        .I2(\t_V_reg_434_reg_n_1_[1] ),
        .I3(\t_V_reg_434_reg_n_1_[0] ),
        .I4(\icmp_ln899_1_reg_2317[0]_i_1_n_1 ),
        .O(xor_ln493_1_fu_764_p2));
  LUT6 #(
    .INIT(64'h0A0A0AEBF5F5F5FA)) 
    \xor_ln493_1_reg_2326[2]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[2] ),
        .I1(\icmp_ln899_reg_2300[0]_i_3_n_1 ),
        .I2(\xor_ln493_2_reg_2331[2]_i_2_n_1 ),
        .I3(\t_V_reg_434_reg_n_1_[0] ),
        .I4(\t_V_reg_434_reg_n_1_[1] ),
        .I5(\icmp_ln899_1_reg_2317[0]_i_1_n_1 ),
        .O(\xor_ln493_1_reg_2326[2]_i_1_n_1 ));
  FDRE \xor_ln493_1_reg_2326_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(xor_ln493_1_fu_764_p2),
        .Q(xor_ln493_1_reg_2326[1]),
        .R(1'b0));
  FDRE \xor_ln493_1_reg_2326_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(\xor_ln493_1_reg_2326[2]_i_1_n_1 ),
        .Q(xor_ln493_1_reg_2326[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF11FF110F000FF0)) 
    \xor_ln493_2_reg_2331[1]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[2] ),
        .I1(\icmp_ln899_reg_2300[0]_i_3_n_1 ),
        .I2(xor_ln457_fu_478_p2),
        .I3(\t_V_reg_434_reg_n_1_[1] ),
        .I4(\xor_ln493_2_reg_2331[1]_i_2_n_1 ),
        .I5(\t_V_reg_434_reg_n_1_[0] ),
        .O(xor_ln493_2_fu_786_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \xor_ln493_2_reg_2331[1]_i_2 
       (.I0(\t_V_reg_434_reg_n_1_[2] ),
        .I1(\t_V_reg_434_reg_n_1_[4] ),
        .I2(\t_V_reg_434_reg_n_1_[3] ),
        .O(\xor_ln493_2_reg_2331[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00AA555500A5BBBB)) 
    \xor_ln493_2_reg_2331[2]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[2] ),
        .I1(\icmp_ln899_reg_2300[0]_i_3_n_1 ),
        .I2(\t_V_reg_434_reg_n_1_[0] ),
        .I3(\xor_ln493_2_reg_2331[2]_i_2_n_1 ),
        .I4(\xor_ln493_2_reg_2331[2]_i_3_n_1 ),
        .I5(\t_V_reg_434_reg_n_1_[1] ),
        .O(xor_ln493_2_fu_786_p2[2]));
  LUT6 #(
    .INIT(64'h0000000000000051)) 
    \xor_ln493_2_reg_2331[2]_i_2 
       (.I0(\xor_ln493_2_reg_2331[2]_i_4_n_1 ),
        .I1(\t_V_reg_434_reg_n_1_[2] ),
        .I2(\xor_ln493_2_reg_2331[2]_i_5_n_1 ),
        .I3(\t_V_reg_434_reg_n_1_[6] ),
        .I4(\t_V_reg_434_reg_n_1_[5] ),
        .I5(\xor_ln493_2_reg_2331[2]_i_6_n_1 ),
        .O(\xor_ln493_2_reg_2331[2]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \xor_ln493_2_reg_2331[2]_i_3 
       (.I0(xor_ln457_fu_478_p2),
        .I1(\t_V_reg_434_reg_n_1_[1] ),
        .I2(\t_V_reg_434_reg_n_1_[2] ),
        .I3(\t_V_reg_434_reg_n_1_[4] ),
        .I4(\t_V_reg_434_reg_n_1_[3] ),
        .O(\xor_ln493_2_reg_2331[2]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln493_2_reg_2331[2]_i_4 
       (.I0(\t_V_reg_434_reg_n_1_[3] ),
        .I1(\t_V_reg_434_reg_n_1_[4] ),
        .O(\xor_ln493_2_reg_2331[2]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln493_2_reg_2331[2]_i_5 
       (.I0(\t_V_reg_434_reg_n_1_[1] ),
        .I1(\t_V_reg_434_reg_n_1_[0] ),
        .O(\xor_ln493_2_reg_2331[2]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln493_2_reg_2331[2]_i_6 
       (.I0(\t_V_reg_434_reg_n_1_[8] ),
        .I1(\t_V_reg_434_reg_n_1_[7] ),
        .O(\xor_ln493_2_reg_2331[2]_i_6_n_1 ));
  FDRE \xor_ln493_2_reg_2331_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(i_V_fu_466_p2[0]),
        .Q(xor_ln493_2_reg_2331[0]),
        .R(1'b0));
  FDRE \xor_ln493_2_reg_2331_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(xor_ln493_2_fu_786_p2[1]),
        .Q(xor_ln493_2_reg_2331[1]),
        .R(1'b0));
  FDRE \xor_ln493_2_reg_2331_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(xor_ln493_2_fu_786_p2[2]),
        .Q(xor_ln493_2_reg_2331[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    \xor_ln493_3_reg_2336[1]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[2] ),
        .I1(\icmp_ln899_reg_2300[0]_i_3_n_1 ),
        .I2(\t_V_reg_434_reg_n_1_[1] ),
        .I3(\t_V_reg_434_reg_n_1_[0] ),
        .O(xor_ln493_3_fu_824_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h5BBB)) 
    \xor_ln493_3_reg_2336[2]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[2] ),
        .I1(\icmp_ln899_reg_2300[0]_i_3_n_1 ),
        .I2(\t_V_reg_434_reg_n_1_[1] ),
        .I3(\t_V_reg_434_reg_n_1_[0] ),
        .O(xor_ln493_3_fu_824_p2[2]));
  FDRE \xor_ln493_3_reg_2336_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(\t_V_reg_434_reg_n_1_[0] ),
        .Q(xor_ln493_3_reg_2336[0]),
        .R(1'b0));
  FDRE \xor_ln493_3_reg_2336_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(xor_ln493_3_fu_824_p2[1]),
        .Q(xor_ln493_3_reg_2336[1]),
        .R(1'b0));
  FDRE \xor_ln493_3_reg_2336_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(xor_ln493_3_fu_824_p2[2]),
        .Q(xor_ln493_3_reg_2336[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \xor_ln493_4_reg_2341[1]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[2] ),
        .I1(\icmp_ln899_reg_2300[0]_i_3_n_1 ),
        .I2(\t_V_reg_434_reg_n_1_[0] ),
        .I3(\t_V_reg_434_reg_n_1_[1] ),
        .O(xor_ln493_4_fu_862_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hF0FE)) 
    \xor_ln493_4_reg_2341[2]_i_1 
       (.I0(\t_V_reg_434_reg_n_1_[1] ),
        .I1(\t_V_reg_434_reg_n_1_[0] ),
        .I2(\t_V_reg_434_reg_n_1_[2] ),
        .I3(\icmp_ln899_reg_2300[0]_i_3_n_1 ),
        .O(xor_ln493_4_fu_862_p2[2]));
  FDRE \xor_ln493_4_reg_2341_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(xor_ln493_4_fu_862_p2[1]),
        .Q(xor_ln493_4_reg_2341[1]),
        .R(1'b0));
  FDRE \xor_ln493_4_reg_2341_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(xor_ln493_4_fu_862_p2[2]),
        .Q(xor_ln493_4_reg_2341[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \xor_ln493_5_reg_2346[1]_i_1 
       (.I0(\xor_ln493_2_reg_2331[2]_i_2_n_1 ),
        .I1(\t_V_reg_434_reg_n_1_[0] ),
        .I2(\t_V_reg_434_reg_n_1_[1] ),
        .O(xor_ln493_5_fu_900_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h66C9)) 
    \xor_ln493_5_reg_2346[2]_i_1 
       (.I0(\xor_ln493_2_reg_2331[2]_i_2_n_1 ),
        .I1(\t_V_reg_434_reg_n_1_[2] ),
        .I2(\t_V_reg_434_reg_n_1_[0] ),
        .I3(\t_V_reg_434_reg_n_1_[1] ),
        .O(xor_ln493_5_fu_900_p2[2]));
  FDRE \xor_ln493_5_reg_2346_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(xor_ln493_5_fu_900_p2[1]),
        .Q(xor_ln493_5_reg_2346[1]),
        .R(1'b0));
  FDRE \xor_ln493_5_reg_2346_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2300[0]_i_1_n_1 ),
        .D(xor_ln493_5_fu_900_p2[2]),
        .Q(xor_ln493_5_reg_2346[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln493_reg_2392[0]_i_1 
       (.I0(trunc_ln458_reg_2369[0]),
        .O(din5[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln493_reg_2392[1]_i_1 
       (.I0(trunc_ln458_reg_2369[1]),
        .O(din5[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln493_reg_2392[2]_i_2 
       (.I0(trunc_ln458_reg_2369[2]),
        .O(din5[2]));
  FDRE \xor_ln493_reg_2392_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(din5[0]),
        .Q(xor_ln493_reg_2392[0]),
        .R(1'b0));
  FDRE \xor_ln493_reg_2392_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(din5[1]),
        .Q(xor_ln493_reg_2392[1]),
        .R(1'b0));
  FDRE \xor_ln493_reg_2392_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_23990),
        .D(din5[2]),
        .Q(xor_ln493_reg_2392[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg
   (DOADO,
    E,
    WEBWE,
    D,
    \xor_ln493_3_reg_2336_reg[0] ,
    \or_ln457_reg_2374_pp0_iter1_reg_reg[0] ,
    ap_clk,
    ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    ap_block_pp0_stage0_subdone0_in,
    ap_enable_reg_pp0_iter1,
    Q,
    ram_reg,
    and_ln118_reg_2360,
    ram_reg_0,
    icmp_ln887_reg_2291,
    \src_kernel_win_0_va_20_reg_2433_reg[7] ,
    or_ln457_reg_2374_pp0_iter1_reg,
    \right_border_buf_0_s_fu_250_reg[6] ,
    \right_border_buf_0_s_fu_250_reg[5] ,
    \right_border_buf_0_s_fu_250_reg[4] ,
    \src_kernel_win_0_va_20_reg_2433_reg[3] ,
    din1,
    xor_ln493_3_reg_2336,
    \right_border_buf_0_s_fu_250_reg[2] ,
    \src_kernel_win_0_va_20_reg_2433_reg[1] ,
    \src_kernel_win_0_va_20_reg_2433_reg[0] ,
    \src_kernel_win_0_va_20_reg_2433_reg[7]_0 ,
    icmp_ln899_1_reg_2317,
    \src_kernel_win_0_va_20_reg_2433_reg[3]_0 ,
    \src_kernel_win_0_va_20_reg_2433_reg[1]_0 ,
    \src_kernel_win_0_va_20_reg_2433_reg[0]_0 );
  output [7:0]DOADO;
  output [0:0]E;
  output [0:0]WEBWE;
  output [7:0]D;
  output \xor_ln493_3_reg_2336_reg[0] ;
  output [3:0]\or_ln457_reg_2374_pp0_iter1_reg_reg[0] ;
  input ap_clk;
  input ce0;
  input [9:0]ADDRARDADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ram_reg;
  input and_ln118_reg_2360;
  input ram_reg_0;
  input icmp_ln887_reg_2291;
  input \src_kernel_win_0_va_20_reg_2433_reg[7] ;
  input or_ln457_reg_2374_pp0_iter1_reg;
  input \right_border_buf_0_s_fu_250_reg[6] ;
  input \right_border_buf_0_s_fu_250_reg[5] ;
  input \right_border_buf_0_s_fu_250_reg[4] ;
  input \src_kernel_win_0_va_20_reg_2433_reg[3] ;
  input [0:0]din1;
  input [0:0]xor_ln493_3_reg_2336;
  input \right_border_buf_0_s_fu_250_reg[2] ;
  input \src_kernel_win_0_va_20_reg_2433_reg[1] ;
  input \src_kernel_win_0_va_20_reg_2433_reg[0] ;
  input \src_kernel_win_0_va_20_reg_2433_reg[7]_0 ;
  input icmp_ln899_1_reg_2317;
  input \src_kernel_win_0_va_20_reg_2433_reg[3]_0 ;
  input \src_kernel_win_0_va_20_reg_2433_reg[1]_0 ;
  input \src_kernel_win_0_va_20_reg_2433_reg[0]_0 ;

  wire [9:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2360;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ce0;
  wire [0:0]din1;
  wire icmp_ln887_reg_2291;
  wire icmp_ln899_1_reg_2317;
  wire or_ln457_reg_2374_pp0_iter1_reg;
  wire [3:0]\or_ln457_reg_2374_pp0_iter1_reg_reg[0] ;
  wire ram_reg;
  wire ram_reg_0;
  wire \right_border_buf_0_s_fu_250_reg[2] ;
  wire \right_border_buf_0_s_fu_250_reg[4] ;
  wire \right_border_buf_0_s_fu_250_reg[5] ;
  wire \right_border_buf_0_s_fu_250_reg[6] ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[0] ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[0]_0 ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[1] ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[1]_0 ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[3] ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[3]_0 ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[7] ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[7]_0 ;
  wire [0:0]xor_ln493_3_reg_2336;
  wire \xor_ln493_3_reg_2336_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_31 Filter2D_k_buf_0_eOg_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .and_ln118_reg_2360(and_ln118_reg_2360),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ce0(ce0),
        .din1(din1),
        .icmp_ln887_reg_2291(icmp_ln887_reg_2291),
        .icmp_ln899_1_reg_2317(icmp_ln899_1_reg_2317),
        .or_ln457_reg_2374_pp0_iter1_reg(or_ln457_reg_2374_pp0_iter1_reg),
        .\or_ln457_reg_2374_pp0_iter1_reg_reg[0] (\or_ln457_reg_2374_pp0_iter1_reg_reg[0] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\right_border_buf_0_s_fu_250_reg[2] (\right_border_buf_0_s_fu_250_reg[2] ),
        .\right_border_buf_0_s_fu_250_reg[4] (\right_border_buf_0_s_fu_250_reg[4] ),
        .\right_border_buf_0_s_fu_250_reg[5] (\right_border_buf_0_s_fu_250_reg[5] ),
        .\right_border_buf_0_s_fu_250_reg[6] (\right_border_buf_0_s_fu_250_reg[6] ),
        .\src_kernel_win_0_va_20_reg_2433_reg[0] (\src_kernel_win_0_va_20_reg_2433_reg[0] ),
        .\src_kernel_win_0_va_20_reg_2433_reg[0]_0 (\src_kernel_win_0_va_20_reg_2433_reg[0]_0 ),
        .\src_kernel_win_0_va_20_reg_2433_reg[1] (\src_kernel_win_0_va_20_reg_2433_reg[1] ),
        .\src_kernel_win_0_va_20_reg_2433_reg[1]_0 (\src_kernel_win_0_va_20_reg_2433_reg[1]_0 ),
        .\src_kernel_win_0_va_20_reg_2433_reg[3] (\src_kernel_win_0_va_20_reg_2433_reg[3] ),
        .\src_kernel_win_0_va_20_reg_2433_reg[3]_0 (\src_kernel_win_0_va_20_reg_2433_reg[3]_0 ),
        .\src_kernel_win_0_va_20_reg_2433_reg[7] (\src_kernel_win_0_va_20_reg_2433_reg[7] ),
        .\src_kernel_win_0_va_20_reg_2433_reg[7]_0 (\src_kernel_win_0_va_20_reg_2433_reg[7]_0 ),
        .xor_ln493_3_reg_2336(xor_ln493_3_reg_2336),
        .\xor_ln493_3_reg_2336_reg[0] (\xor_ln493_3_reg_2336_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_24
   (DOADO,
    D,
    \or_ln457_reg_2374_pp0_iter1_reg_reg[0] ,
    \xor_ln493_4_reg_2341_reg[1] ,
    ram_reg,
    \xor_ln493_5_reg_2346_reg[1] ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    \xor_ln493_4_reg_2341_reg[1]_0 ,
    ram_reg_7,
    ap_clk,
    ce0,
    we1,
    ADDRARDADDR,
    Q,
    DIADI,
    ram_reg_8,
    WEA,
    WEBWE,
    din4,
    xor_ln493_2_reg_2331,
    icmp_ln899_1_reg_2317,
    din3,
    din2,
    grp_fu_1948_p2,
    \right_border_buf_0_5_fu_270_reg[7] ,
    or_ln457_reg_2374_pp0_iter1_reg,
    p,
    xor_ln493_3_reg_2336,
    p_0,
    p_1,
    \right_border_buf_0_5_fu_270_reg[6] ,
    p_2,
    \right_border_buf_0_5_fu_270_reg[5] ,
    p_3,
    p_4,
    \right_border_buf_0_5_fu_270_reg[4] ,
    p_5,
    \right_border_buf_0_5_fu_270_reg[3] ,
    p_6,
    p_7,
    \right_border_buf_0_5_fu_270_reg[2] ,
    \right_border_buf_0_5_fu_270_reg[1] ,
    p_8,
    \right_border_buf_0_5_fu_270_reg[0] ,
    p_9);
  output [7:0]DOADO;
  output [2:0]D;
  output [7:0]\or_ln457_reg_2374_pp0_iter1_reg_reg[0] ;
  output \xor_ln493_4_reg_2341_reg[1] ;
  output ram_reg;
  output [2:0]\xor_ln493_5_reg_2346_reg[1] ;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output \xor_ln493_4_reg_2341_reg[1]_0 ;
  output ram_reg_7;
  input ap_clk;
  input ce0;
  input we1;
  input [9:0]ADDRARDADDR;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]ram_reg_8;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [4:0]din4;
  input [2:0]xor_ln493_2_reg_2331;
  input icmp_ln899_1_reg_2317;
  input [2:0]din3;
  input [2:0]din2;
  input [0:0]grp_fu_1948_p2;
  input \right_border_buf_0_5_fu_270_reg[7] ;
  input or_ln457_reg_2374_pp0_iter1_reg;
  input p;
  input [0:0]xor_ln493_3_reg_2336;
  input [1:0]p_0;
  input p_1;
  input \right_border_buf_0_5_fu_270_reg[6] ;
  input p_2;
  input \right_border_buf_0_5_fu_270_reg[5] ;
  input p_3;
  input p_4;
  input \right_border_buf_0_5_fu_270_reg[4] ;
  input p_5;
  input \right_border_buf_0_5_fu_270_reg[3] ;
  input p_6;
  input p_7;
  input \right_border_buf_0_5_fu_270_reg[2] ;
  input \right_border_buf_0_5_fu_270_reg[1] ;
  input p_8;
  input \right_border_buf_0_5_fu_270_reg[0] ;
  input p_9;

  wire [9:0]ADDRARDADDR;
  wire [2:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ce0;
  wire [2:0]din2;
  wire [2:0]din3;
  wire [4:0]din4;
  wire [0:0]grp_fu_1948_p2;
  wire icmp_ln899_1_reg_2317;
  wire or_ln457_reg_2374_pp0_iter1_reg;
  wire [7:0]\or_ln457_reg_2374_pp0_iter1_reg_reg[0] ;
  wire p;
  wire [1:0]p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [7:0]ram_reg_8;
  wire \right_border_buf_0_5_fu_270_reg[0] ;
  wire \right_border_buf_0_5_fu_270_reg[1] ;
  wire \right_border_buf_0_5_fu_270_reg[2] ;
  wire \right_border_buf_0_5_fu_270_reg[3] ;
  wire \right_border_buf_0_5_fu_270_reg[4] ;
  wire \right_border_buf_0_5_fu_270_reg[5] ;
  wire \right_border_buf_0_5_fu_270_reg[6] ;
  wire \right_border_buf_0_5_fu_270_reg[7] ;
  wire we1;
  wire [2:0]xor_ln493_2_reg_2331;
  wire [0:0]xor_ln493_3_reg_2336;
  wire \xor_ln493_4_reg_2341_reg[1] ;
  wire \xor_ln493_4_reg_2341_reg[1]_0 ;
  wire [2:0]\xor_ln493_5_reg_2346_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_30 Filter2D_k_buf_0_eOg_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .din2(din2),
        .din3(din3),
        .din4(din4),
        .grp_fu_1948_p2(grp_fu_1948_p2),
        .icmp_ln899_1_reg_2317(icmp_ln899_1_reg_2317),
        .or_ln457_reg_2374_pp0_iter1_reg(or_ln457_reg_2374_pp0_iter1_reg),
        .\or_ln457_reg_2374_pp0_iter1_reg_reg[0] (\or_ln457_reg_2374_pp0_iter1_reg_reg[0] ),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .\right_border_buf_0_5_fu_270_reg[0] (\right_border_buf_0_5_fu_270_reg[0] ),
        .\right_border_buf_0_5_fu_270_reg[1] (\right_border_buf_0_5_fu_270_reg[1] ),
        .\right_border_buf_0_5_fu_270_reg[2] (\right_border_buf_0_5_fu_270_reg[2] ),
        .\right_border_buf_0_5_fu_270_reg[3] (\right_border_buf_0_5_fu_270_reg[3] ),
        .\right_border_buf_0_5_fu_270_reg[4] (\right_border_buf_0_5_fu_270_reg[4] ),
        .\right_border_buf_0_5_fu_270_reg[5] (\right_border_buf_0_5_fu_270_reg[5] ),
        .\right_border_buf_0_5_fu_270_reg[6] (\right_border_buf_0_5_fu_270_reg[6] ),
        .\right_border_buf_0_5_fu_270_reg[7] (\right_border_buf_0_5_fu_270_reg[7] ),
        .we1(we1),
        .xor_ln493_2_reg_2331(xor_ln493_2_reg_2331),
        .xor_ln493_3_reg_2336(xor_ln493_3_reg_2336),
        .\xor_ln493_4_reg_2341_reg[1] (\xor_ln493_4_reg_2341_reg[1] ),
        .\xor_ln493_4_reg_2341_reg[1]_0 (\xor_ln493_4_reg_2341_reg[1]_0 ),
        .\xor_ln493_5_reg_2346_reg[1] (\xor_ln493_5_reg_2346_reg[1] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_25
   (DOADO,
    D,
    ap_clk,
    ce0,
    we1,
    ADDRARDADDR,
    Q,
    DIADI,
    ram_reg,
    WEBWE,
    ram_reg_0,
    and_ln118_reg_2360,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    or_ln457_reg_2374_pp0_iter1_reg,
    \right_border_buf_0_10_fu_290_reg[7] ,
    \right_border_buf_0_10_fu_290_reg[6] ,
    \right_border_buf_0_10_fu_290_reg[5] ,
    \right_border_buf_0_10_fu_290_reg[4] ,
    \right_border_buf_0_10_fu_290_reg[3] ,
    \right_border_buf_0_10_fu_290_reg[2] ,
    \right_border_buf_0_10_fu_290_reg[1] ,
    \right_border_buf_0_10_fu_290_reg[0] );
  output [7:0]DOADO;
  output [7:0]D;
  input ap_clk;
  input ce0;
  input we1;
  input [9:0]ADDRARDADDR;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [0:0]WEBWE;
  input ram_reg_0;
  input and_ln118_reg_2360;
  input [0:0]ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input or_ln457_reg_2374_pp0_iter1_reg;
  input \right_border_buf_0_10_fu_290_reg[7] ;
  input \right_border_buf_0_10_fu_290_reg[6] ;
  input \right_border_buf_0_10_fu_290_reg[5] ;
  input \right_border_buf_0_10_fu_290_reg[4] ;
  input \right_border_buf_0_10_fu_290_reg[3] ;
  input \right_border_buf_0_10_fu_290_reg[2] ;
  input \right_border_buf_0_10_fu_290_reg[1] ;
  input \right_border_buf_0_10_fu_290_reg[0] ;

  wire [9:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [9:0]Q;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2360;
  wire ap_clk;
  wire ce0;
  wire or_ln457_reg_2374_pp0_iter1_reg;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire \right_border_buf_0_10_fu_290_reg[0] ;
  wire \right_border_buf_0_10_fu_290_reg[1] ;
  wire \right_border_buf_0_10_fu_290_reg[2] ;
  wire \right_border_buf_0_10_fu_290_reg[3] ;
  wire \right_border_buf_0_10_fu_290_reg[4] ;
  wire \right_border_buf_0_10_fu_290_reg[5] ;
  wire \right_border_buf_0_10_fu_290_reg[6] ;
  wire \right_border_buf_0_10_fu_290_reg[7] ;
  wire we1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_29 Filter2D_k_buf_0_eOg_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Q(Q),
        .WEBWE(WEBWE),
        .and_ln118_reg_2360(and_ln118_reg_2360),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .or_ln457_reg_2374_pp0_iter1_reg(or_ln457_reg_2374_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .\right_border_buf_0_10_fu_290_reg[0] (\right_border_buf_0_10_fu_290_reg[0] ),
        .\right_border_buf_0_10_fu_290_reg[1] (\right_border_buf_0_10_fu_290_reg[1] ),
        .\right_border_buf_0_10_fu_290_reg[2] (\right_border_buf_0_10_fu_290_reg[2] ),
        .\right_border_buf_0_10_fu_290_reg[3] (\right_border_buf_0_10_fu_290_reg[3] ),
        .\right_border_buf_0_10_fu_290_reg[4] (\right_border_buf_0_10_fu_290_reg[4] ),
        .\right_border_buf_0_10_fu_290_reg[5] (\right_border_buf_0_10_fu_290_reg[5] ),
        .\right_border_buf_0_10_fu_290_reg[6] (\right_border_buf_0_10_fu_290_reg[6] ),
        .\right_border_buf_0_10_fu_290_reg[7] (\right_border_buf_0_10_fu_290_reg[7] ),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_26
   (DOADO,
    ce0,
    WEA,
    \right_border_buf_0_13_fu_302_reg[0] ,
    D,
    \right_border_buf_0_13_fu_302_reg[1] ,
    \right_border_buf_0_13_fu_302_reg[2] ,
    \right_border_buf_0_13_fu_302_reg[3] ,
    \right_border_buf_0_13_fu_302_reg[4] ,
    \right_border_buf_0_13_fu_302_reg[5] ,
    \right_border_buf_0_13_fu_302_reg[6] ,
    \right_border_buf_0_13_fu_302_reg[7] ,
    \xor_ln493_5_reg_2346_reg[1] ,
    ram_reg,
    ram_reg_0,
    \xor_ln493_2_reg_2331_reg[1] ,
    \xor_ln493_4_reg_2341_reg[2] ,
    ram_reg_1,
    ram_reg_2,
    \xor_ln493_2_reg_2331_reg[1]_0 ,
    \xor_ln493_2_reg_2331_reg[1]_1 ,
    ram_reg_3,
    ram_reg_4,
    \xor_ln493_1_reg_2326_reg[1] ,
    \xor_ln493_3_reg_2336_reg[1] ,
    \xor_ln493_2_reg_2331_reg[1]_2 ,
    \xor_ln493_2_reg_2331_reg[0] ,
    ram_reg_5,
    ram_reg_6,
    ap_clk,
    we1,
    ADDRARDADDR,
    Q,
    DIADI,
    ram_reg_7,
    WEBWE,
    and_ln118_reg_2360,
    E,
    ram_reg_8,
    ram_reg_9,
    ap_enable_reg_pp0_iter1,
    ram_reg_10,
    ap_block_pp0_stage0_subdone0_in,
    ram_reg_11,
    \tmp_8_reg_2417_reg[7] ,
    \tmp_8_reg_2417_reg[7]_0 ,
    \right_border_buf_0_13_fu_302_reg[7]_0 ,
    \right_border_buf_0_13_fu_302_reg[7]_1 ,
    or_ln457_reg_2374_pp0_iter1_reg,
    tmp_8_reg_2417,
    p,
    p_0,
    icmp_ln899_1_reg_2317,
    din4,
    xor_ln493_3_reg_2336,
    p_1,
    grp_fu_1948_p2,
    xor_ln493_2_reg_2331,
    grp_fu_1948_p2_0,
    grp_fu_1948_p2_1,
    grp_fu_1948_p2_2,
    p_2,
    p_3,
    p_4,
    p_5,
    grp_fu_1948_p2_3,
    p_6,
    p_7,
    \src_kernel_win_0_va_20_reg_2433_reg[2] ,
    p_8,
    grp_fu_1948_p2_4,
    p_9,
    p_10,
    p_11,
    p_12);
  output [7:0]DOADO;
  output ce0;
  output [0:0]WEA;
  output \right_border_buf_0_13_fu_302_reg[0] ;
  output [7:0]D;
  output \right_border_buf_0_13_fu_302_reg[1] ;
  output \right_border_buf_0_13_fu_302_reg[2] ;
  output \right_border_buf_0_13_fu_302_reg[3] ;
  output \right_border_buf_0_13_fu_302_reg[4] ;
  output \right_border_buf_0_13_fu_302_reg[5] ;
  output \right_border_buf_0_13_fu_302_reg[6] ;
  output \right_border_buf_0_13_fu_302_reg[7] ;
  output [4:0]\xor_ln493_5_reg_2346_reg[1] ;
  output ram_reg;
  output [7:0]ram_reg_0;
  output \xor_ln493_2_reg_2331_reg[1] ;
  output [5:0]\xor_ln493_4_reg_2341_reg[2] ;
  output ram_reg_1;
  output ram_reg_2;
  output \xor_ln493_2_reg_2331_reg[1]_0 ;
  output \xor_ln493_2_reg_2331_reg[1]_1 ;
  output ram_reg_3;
  output ram_reg_4;
  output \xor_ln493_1_reg_2326_reg[1] ;
  output \xor_ln493_3_reg_2336_reg[1] ;
  output \xor_ln493_2_reg_2331_reg[1]_2 ;
  output \xor_ln493_2_reg_2331_reg[0] ;
  output ram_reg_5;
  output ram_reg_6;
  input ap_clk;
  input we1;
  input [9:0]ADDRARDADDR;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]ram_reg_7;
  input [0:0]WEBWE;
  input and_ln118_reg_2360;
  input [0:0]E;
  input ram_reg_8;
  input ram_reg_9;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_10;
  input ap_block_pp0_stage0_subdone0_in;
  input ram_reg_11;
  input [7:0]\tmp_8_reg_2417_reg[7] ;
  input [7:0]\tmp_8_reg_2417_reg[7]_0 ;
  input [7:0]\right_border_buf_0_13_fu_302_reg[7]_0 ;
  input \right_border_buf_0_13_fu_302_reg[7]_1 ;
  input or_ln457_reg_2374_pp0_iter1_reg;
  input [7:0]tmp_8_reg_2417;
  input [1:0]p;
  input p_0;
  input icmp_ln899_1_reg_2317;
  input [7:0]din4;
  input [1:0]xor_ln493_3_reg_2336;
  input p_1;
  input [5:0]grp_fu_1948_p2;
  input [1:0]xor_ln493_2_reg_2331;
  input [3:0]grp_fu_1948_p2_0;
  input [3:0]grp_fu_1948_p2_1;
  input [1:0]grp_fu_1948_p2_2;
  input p_2;
  input p_3;
  input p_4;
  input p_5;
  input grp_fu_1948_p2_3;
  input p_6;
  input p_7;
  input [0:0]\src_kernel_win_0_va_20_reg_2433_reg[2] ;
  input p_8;
  input grp_fu_1948_p2_4;
  input p_9;
  input p_10;
  input p_11;
  input p_12;

  wire [9:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2360;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ce0;
  wire [7:0]din4;
  wire [5:0]grp_fu_1948_p2;
  wire [3:0]grp_fu_1948_p2_0;
  wire [3:0]grp_fu_1948_p2_1;
  wire [1:0]grp_fu_1948_p2_2;
  wire grp_fu_1948_p2_3;
  wire grp_fu_1948_p2_4;
  wire icmp_ln899_1_reg_2317;
  wire or_ln457_reg_2374_pp0_iter1_reg;
  wire [1:0]p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [7:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire \right_border_buf_0_13_fu_302_reg[0] ;
  wire \right_border_buf_0_13_fu_302_reg[1] ;
  wire \right_border_buf_0_13_fu_302_reg[2] ;
  wire \right_border_buf_0_13_fu_302_reg[3] ;
  wire \right_border_buf_0_13_fu_302_reg[4] ;
  wire \right_border_buf_0_13_fu_302_reg[5] ;
  wire \right_border_buf_0_13_fu_302_reg[6] ;
  wire \right_border_buf_0_13_fu_302_reg[7] ;
  wire [7:0]\right_border_buf_0_13_fu_302_reg[7]_0 ;
  wire \right_border_buf_0_13_fu_302_reg[7]_1 ;
  wire [0:0]\src_kernel_win_0_va_20_reg_2433_reg[2] ;
  wire [7:0]tmp_8_reg_2417;
  wire [7:0]\tmp_8_reg_2417_reg[7] ;
  wire [7:0]\tmp_8_reg_2417_reg[7]_0 ;
  wire we1;
  wire \xor_ln493_1_reg_2326_reg[1] ;
  wire [1:0]xor_ln493_2_reg_2331;
  wire \xor_ln493_2_reg_2331_reg[0] ;
  wire \xor_ln493_2_reg_2331_reg[1] ;
  wire \xor_ln493_2_reg_2331_reg[1]_0 ;
  wire \xor_ln493_2_reg_2331_reg[1]_1 ;
  wire \xor_ln493_2_reg_2331_reg[1]_2 ;
  wire [1:0]xor_ln493_3_reg_2336;
  wire \xor_ln493_3_reg_2336_reg[1] ;
  wire [5:0]\xor_ln493_4_reg_2341_reg[2] ;
  wire [4:0]\xor_ln493_5_reg_2346_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_28 Filter2D_k_buf_0_eOg_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .and_ln118_reg_2360(and_ln118_reg_2360),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ce0(ce0),
        .din4(din4),
        .grp_fu_1948_p2(grp_fu_1948_p2),
        .grp_fu_1948_p2_0(grp_fu_1948_p2_0),
        .grp_fu_1948_p2_1(grp_fu_1948_p2_1),
        .grp_fu_1948_p2_2(grp_fu_1948_p2_2),
        .grp_fu_1948_p2_3(grp_fu_1948_p2_3),
        .grp_fu_1948_p2_4(grp_fu_1948_p2_4),
        .icmp_ln899_1_reg_2317(icmp_ln899_1_reg_2317),
        .or_ln457_reg_2374_pp0_iter1_reg(or_ln457_reg_2374_pp0_iter1_reg),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_10(p_10),
        .p_11(p_11),
        .p_12(p_12),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_10(ram_reg_9),
        .ram_reg_11(ram_reg_10),
        .ram_reg_12(ram_reg_11),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .\right_border_buf_0_13_fu_302_reg[0] (\right_border_buf_0_13_fu_302_reg[0] ),
        .\right_border_buf_0_13_fu_302_reg[1] (\right_border_buf_0_13_fu_302_reg[1] ),
        .\right_border_buf_0_13_fu_302_reg[2] (\right_border_buf_0_13_fu_302_reg[2] ),
        .\right_border_buf_0_13_fu_302_reg[3] (\right_border_buf_0_13_fu_302_reg[3] ),
        .\right_border_buf_0_13_fu_302_reg[4] (\right_border_buf_0_13_fu_302_reg[4] ),
        .\right_border_buf_0_13_fu_302_reg[5] (\right_border_buf_0_13_fu_302_reg[5] ),
        .\right_border_buf_0_13_fu_302_reg[6] (\right_border_buf_0_13_fu_302_reg[6] ),
        .\right_border_buf_0_13_fu_302_reg[7] (\right_border_buf_0_13_fu_302_reg[7] ),
        .\right_border_buf_0_13_fu_302_reg[7]_0 (\right_border_buf_0_13_fu_302_reg[7]_0 ),
        .\right_border_buf_0_13_fu_302_reg[7]_1 (\right_border_buf_0_13_fu_302_reg[7]_1 ),
        .\src_kernel_win_0_va_20_reg_2433_reg[2] (\src_kernel_win_0_va_20_reg_2433_reg[2] ),
        .tmp_8_reg_2417(tmp_8_reg_2417),
        .\tmp_8_reg_2417_reg[7] (\tmp_8_reg_2417_reg[7] ),
        .\tmp_8_reg_2417_reg[7]_0 (\tmp_8_reg_2417_reg[7]_0 ),
        .we1(we1),
        .\xor_ln493_1_reg_2326_reg[1] (\xor_ln493_1_reg_2326_reg[1] ),
        .xor_ln493_2_reg_2331(xor_ln493_2_reg_2331),
        .\xor_ln493_2_reg_2331_reg[0] (\xor_ln493_2_reg_2331_reg[0] ),
        .\xor_ln493_2_reg_2331_reg[1] (\xor_ln493_2_reg_2331_reg[1] ),
        .\xor_ln493_2_reg_2331_reg[1]_0 (\xor_ln493_2_reg_2331_reg[1]_0 ),
        .\xor_ln493_2_reg_2331_reg[1]_1 (\xor_ln493_2_reg_2331_reg[1]_1 ),
        .\xor_ln493_2_reg_2331_reg[1]_2 (\xor_ln493_2_reg_2331_reg[1]_2 ),
        .xor_ln493_3_reg_2336(xor_ln493_3_reg_2336),
        .\xor_ln493_3_reg_2336_reg[1] (\xor_ln493_3_reg_2336_reg[1] ),
        .\xor_ln493_4_reg_2341_reg[2] (\xor_ln493_4_reg_2341_reg[2] ),
        .\xor_ln493_5_reg_2346_reg[1] (\xor_ln493_5_reg_2346_reg[1] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_27
   (we1,
    WEA,
    WEBWE,
    ap_block_pp0_stage0_subdone0_in,
    E,
    \icmp_ln887_reg_2291_reg[0] ,
    \right_border_buf_0_4_fu_266_reg[0] ,
    D,
    \right_border_buf_0_4_fu_266_reg[1] ,
    \right_border_buf_0_4_fu_266_reg[2] ,
    \right_border_buf_0_4_fu_266_reg[3] ,
    \right_border_buf_0_4_fu_266_reg[4] ,
    \right_border_buf_0_4_fu_266_reg[5] ,
    \right_border_buf_0_4_fu_266_reg[6] ,
    \right_border_buf_0_4_fu_266_reg[7] ,
    \xor_ln493_4_reg_2341_reg[2] ,
    din4,
    \xor_ln493_1_reg_2326_reg[2] ,
    \icmp_ln899_1_reg_2317_reg[0] ,
    \icmp_ln899_1_reg_2317_reg[0]_0 ,
    \xor_ln493_2_reg_2331_reg[2] ,
    \xor_ln493_1_reg_2326_reg[2]_0 ,
    \xor_ln493_1_reg_2326_reg[2]_1 ,
    \xor_ln493_1_reg_2326_reg[2]_2 ,
    ap_clk,
    ADDRARDADDR,
    Q,
    DIADI,
    DOADO,
    \k_buf_0_val_6_addr_reg_2399_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \k_buf_0_val_6_addr_reg_2399_reg[0]_0 ,
    or_ln457_reg_2374,
    and_ln118_reg_2360,
    ram_reg,
    ram_reg_0,
    ap_enable_reg_pp0_iter2,
    and_ln118_reg_2360_pp0_iter1_reg,
    icmp_ln887_reg_2291,
    p,
    and_ln512_reg_2383_pp0_iter6_reg,
    img_2_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    \tmp_9_reg_2428_reg[7] ,
    \tmp_9_reg_2428_reg[7]_0 ,
    \right_border_buf_0_4_fu_266_reg[7]_0 ,
    \right_border_buf_0_4_fu_266_reg[7]_1 ,
    or_ln457_reg_2374_pp0_iter1_reg,
    tmp_9_reg_2428,
    grp_fu_1948_p2,
    grp_fu_1948_p2_0,
    icmp_ln899_1_reg_2317,
    grp_fu_1948_p2_1,
    \src_kernel_win_0_va_20_reg_2433_reg[2] ,
    p_0,
    p_1,
    p_2,
    p_3,
    \src_kernel_win_0_va_20_reg_2433_reg[6] ,
    p_4,
    p_5,
    mul_ln703_2_reg_2508_reg,
    mul_ln703_2_reg_2508_reg_0,
    mul_ln703_2_reg_2508_reg_1,
    p_6,
    p_7,
    mul_ln703_2_reg_2508_reg_2,
    p_8,
    p_9,
    mul_ln703_2_reg_2508_reg_3,
    p_10,
    p_11,
    \src_kernel_win_0_va_20_reg_2433_reg[2]_0 ,
    p_12,
    mul_ln703_2_reg_2508_reg_4,
    mul_ln703_2_reg_2508_reg_5,
    p_13,
    p_14,
    grp_fu_1948_p2_2,
    p_15,
    p_16);
  output we1;
  output [0:0]WEA;
  output [0:0]WEBWE;
  output ap_block_pp0_stage0_subdone0_in;
  output [0:0]E;
  output \icmp_ln887_reg_2291_reg[0] ;
  output \right_border_buf_0_4_fu_266_reg[0] ;
  output [7:0]D;
  output \right_border_buf_0_4_fu_266_reg[1] ;
  output \right_border_buf_0_4_fu_266_reg[2] ;
  output \right_border_buf_0_4_fu_266_reg[3] ;
  output \right_border_buf_0_4_fu_266_reg[4] ;
  output \right_border_buf_0_4_fu_266_reg[5] ;
  output \right_border_buf_0_4_fu_266_reg[6] ;
  output \right_border_buf_0_4_fu_266_reg[7] ;
  output [1:0]\xor_ln493_4_reg_2341_reg[2] ;
  output [7:0]din4;
  output \xor_ln493_1_reg_2326_reg[2] ;
  output [7:0]\icmp_ln899_1_reg_2317_reg[0] ;
  output [3:0]\icmp_ln899_1_reg_2317_reg[0]_0 ;
  output [4:0]\xor_ln493_2_reg_2331_reg[2] ;
  output \xor_ln493_1_reg_2326_reg[2]_0 ;
  output \xor_ln493_1_reg_2326_reg[2]_1 ;
  output \xor_ln493_1_reg_2326_reg[2]_2 ;
  input ap_clk;
  input [9:0]ADDRARDADDR;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]DOADO;
  input [0:0]\k_buf_0_val_6_addr_reg_2399_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input \k_buf_0_val_6_addr_reg_2399_reg[0]_0 ;
  input or_ln457_reg_2374;
  input and_ln118_reg_2360;
  input ram_reg;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter2;
  input and_ln118_reg_2360_pp0_iter1_reg;
  input icmp_ln887_reg_2291;
  input p;
  input and_ln512_reg_2383_pp0_iter6_reg;
  input img_2_data_stream_0_full_n;
  input img_1_data_stream_0_empty_n;
  input [7:0]\tmp_9_reg_2428_reg[7] ;
  input [7:0]\tmp_9_reg_2428_reg[7]_0 ;
  input [7:0]\right_border_buf_0_4_fu_266_reg[7]_0 ;
  input \right_border_buf_0_4_fu_266_reg[7]_1 ;
  input or_ln457_reg_2374_pp0_iter1_reg;
  input [7:0]tmp_9_reg_2428;
  input [0:0]grp_fu_1948_p2;
  input grp_fu_1948_p2_0;
  input icmp_ln899_1_reg_2317;
  input [1:0]grp_fu_1948_p2_1;
  input [1:0]\src_kernel_win_0_va_20_reg_2433_reg[2] ;
  input p_0;
  input p_1;
  input [7:0]p_2;
  input [1:0]p_3;
  input [3:0]\src_kernel_win_0_va_20_reg_2433_reg[6] ;
  input p_4;
  input p_5;
  input [0:0]mul_ln703_2_reg_2508_reg;
  input mul_ln703_2_reg_2508_reg_0;
  input [4:0]mul_ln703_2_reg_2508_reg_1;
  input p_6;
  input p_7;
  input mul_ln703_2_reg_2508_reg_2;
  input p_8;
  input p_9;
  input mul_ln703_2_reg_2508_reg_3;
  input p_10;
  input p_11;
  input \src_kernel_win_0_va_20_reg_2433_reg[2]_0 ;
  input p_12;
  input mul_ln703_2_reg_2508_reg_4;
  input mul_ln703_2_reg_2508_reg_5;
  input p_13;
  input p_14;
  input grp_fu_1948_p2_2;
  input p_15;
  input p_16;

  wire [9:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2360;
  wire and_ln118_reg_2360_pp0_iter1_reg;
  wire and_ln512_reg_2383_pp0_iter6_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]din4;
  wire [0:0]grp_fu_1948_p2;
  wire grp_fu_1948_p2_0;
  wire [1:0]grp_fu_1948_p2_1;
  wire grp_fu_1948_p2_2;
  wire icmp_ln887_reg_2291;
  wire \icmp_ln887_reg_2291_reg[0] ;
  wire icmp_ln899_1_reg_2317;
  wire [7:0]\icmp_ln899_1_reg_2317_reg[0] ;
  wire [3:0]\icmp_ln899_1_reg_2317_reg[0]_0 ;
  wire img_1_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire [0:0]\k_buf_0_val_6_addr_reg_2399_reg[0] ;
  wire \k_buf_0_val_6_addr_reg_2399_reg[0]_0 ;
  wire [0:0]mul_ln703_2_reg_2508_reg;
  wire mul_ln703_2_reg_2508_reg_0;
  wire [4:0]mul_ln703_2_reg_2508_reg_1;
  wire mul_ln703_2_reg_2508_reg_2;
  wire mul_ln703_2_reg_2508_reg_3;
  wire mul_ln703_2_reg_2508_reg_4;
  wire mul_ln703_2_reg_2508_reg_5;
  wire or_ln457_reg_2374;
  wire or_ln457_reg_2374_pp0_iter1_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire [7:0]p_2;
  wire [1:0]p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire ram_reg;
  wire ram_reg_0;
  wire \right_border_buf_0_4_fu_266_reg[0] ;
  wire \right_border_buf_0_4_fu_266_reg[1] ;
  wire \right_border_buf_0_4_fu_266_reg[2] ;
  wire \right_border_buf_0_4_fu_266_reg[3] ;
  wire \right_border_buf_0_4_fu_266_reg[4] ;
  wire \right_border_buf_0_4_fu_266_reg[5] ;
  wire \right_border_buf_0_4_fu_266_reg[6] ;
  wire \right_border_buf_0_4_fu_266_reg[7] ;
  wire [7:0]\right_border_buf_0_4_fu_266_reg[7]_0 ;
  wire \right_border_buf_0_4_fu_266_reg[7]_1 ;
  wire [1:0]\src_kernel_win_0_va_20_reg_2433_reg[2] ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[2]_0 ;
  wire [3:0]\src_kernel_win_0_va_20_reg_2433_reg[6] ;
  wire [7:0]tmp_9_reg_2428;
  wire [7:0]\tmp_9_reg_2428_reg[7] ;
  wire [7:0]\tmp_9_reg_2428_reg[7]_0 ;
  wire we1;
  wire \xor_ln493_1_reg_2326_reg[2] ;
  wire \xor_ln493_1_reg_2326_reg[2]_0 ;
  wire \xor_ln493_1_reg_2326_reg[2]_1 ;
  wire \xor_ln493_1_reg_2326_reg[2]_2 ;
  wire [4:0]\xor_ln493_2_reg_2331_reg[2] ;
  wire [1:0]\xor_ln493_4_reg_2341_reg[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram Filter2D_k_buf_0_eOg_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .and_ln118_reg_2360(and_ln118_reg_2360),
        .and_ln118_reg_2360_pp0_iter1_reg(and_ln118_reg_2360_pp0_iter1_reg),
        .and_ln512_reg_2383_pp0_iter6_reg(and_ln512_reg_2383_pp0_iter6_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter7_reg(ap_block_pp0_stage0_subdone0_in),
        .din4(din4[3:0]),
        .grp_fu_1948_p2(grp_fu_1948_p2),
        .grp_fu_1948_p2_0(grp_fu_1948_p2_0),
        .grp_fu_1948_p2_1(grp_fu_1948_p2_1),
        .grp_fu_1948_p2_2(grp_fu_1948_p2_2),
        .icmp_ln887_reg_2291(icmp_ln887_reg_2291),
        .\icmp_ln887_reg_2291_reg[0] (\icmp_ln887_reg_2291_reg[0] ),
        .icmp_ln899_1_reg_2317(icmp_ln899_1_reg_2317),
        .\icmp_ln899_1_reg_2317_reg[0] (\icmp_ln899_1_reg_2317_reg[0] ),
        .\icmp_ln899_1_reg_2317_reg[0]_0 (\icmp_ln899_1_reg_2317_reg[0]_0 ),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .\k_buf_0_val_6_addr_reg_2399_reg[0] (\k_buf_0_val_6_addr_reg_2399_reg[0] ),
        .\k_buf_0_val_6_addr_reg_2399_reg[0]_0 (\k_buf_0_val_6_addr_reg_2399_reg[0]_0 ),
        .mul_ln703_2_reg_2508_reg(mul_ln703_2_reg_2508_reg),
        .mul_ln703_2_reg_2508_reg_0(mul_ln703_2_reg_2508_reg_0),
        .mul_ln703_2_reg_2508_reg_1(mul_ln703_2_reg_2508_reg_1),
        .mul_ln703_2_reg_2508_reg_2(mul_ln703_2_reg_2508_reg_2),
        .mul_ln703_2_reg_2508_reg_3(mul_ln703_2_reg_2508_reg_3),
        .mul_ln703_2_reg_2508_reg_4(mul_ln703_2_reg_2508_reg_4),
        .mul_ln703_2_reg_2508_reg_5(mul_ln703_2_reg_2508_reg_5),
        .or_ln457_reg_2374(or_ln457_reg_2374),
        .or_ln457_reg_2374_pp0_iter1_reg(or_ln457_reg_2374_pp0_iter1_reg),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_10(p_10),
        .p_11(p_11),
        .p_12(p_12),
        .p_13(p_13),
        .p_14(p_14),
        .p_15(p_15),
        .p_16(p_16),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .ram_reg_0(din4[7]),
        .ram_reg_1(din4[6]),
        .ram_reg_2(din4[5]),
        .ram_reg_3(din4[4]),
        .ram_reg_4(ram_reg),
        .ram_reg_5(ram_reg_0),
        .\right_border_buf_0_4_fu_266_reg[0] (\right_border_buf_0_4_fu_266_reg[0] ),
        .\right_border_buf_0_4_fu_266_reg[1] (\right_border_buf_0_4_fu_266_reg[1] ),
        .\right_border_buf_0_4_fu_266_reg[2] (\right_border_buf_0_4_fu_266_reg[2] ),
        .\right_border_buf_0_4_fu_266_reg[3] (\right_border_buf_0_4_fu_266_reg[3] ),
        .\right_border_buf_0_4_fu_266_reg[4] (\right_border_buf_0_4_fu_266_reg[4] ),
        .\right_border_buf_0_4_fu_266_reg[5] (\right_border_buf_0_4_fu_266_reg[5] ),
        .\right_border_buf_0_4_fu_266_reg[6] (\right_border_buf_0_4_fu_266_reg[6] ),
        .\right_border_buf_0_4_fu_266_reg[7] (\right_border_buf_0_4_fu_266_reg[7] ),
        .\right_border_buf_0_4_fu_266_reg[7]_0 (\right_border_buf_0_4_fu_266_reg[7]_0 ),
        .\right_border_buf_0_4_fu_266_reg[7]_1 (\right_border_buf_0_4_fu_266_reg[7]_1 ),
        .\src_kernel_win_0_va_20_reg_2433_reg[2] (\src_kernel_win_0_va_20_reg_2433_reg[2] ),
        .\src_kernel_win_0_va_20_reg_2433_reg[2]_0 (\src_kernel_win_0_va_20_reg_2433_reg[2]_0 ),
        .\src_kernel_win_0_va_20_reg_2433_reg[6] (\src_kernel_win_0_va_20_reg_2433_reg[6] ),
        .tmp_9_reg_2428(tmp_9_reg_2428),
        .\tmp_9_reg_2428_reg[7] (\tmp_9_reg_2428_reg[7] ),
        .\tmp_9_reg_2428_reg[7]_0 (\tmp_9_reg_2428_reg[7]_0 ),
        .we1(we1),
        .\xor_ln493_1_reg_2326_reg[2] (\xor_ln493_1_reg_2326_reg[2] ),
        .\xor_ln493_1_reg_2326_reg[2]_0 (\xor_ln493_1_reg_2326_reg[2]_0 ),
        .\xor_ln493_1_reg_2326_reg[2]_1 (\xor_ln493_1_reg_2326_reg[2]_1 ),
        .\xor_ln493_1_reg_2326_reg[2]_2 (\xor_ln493_1_reg_2326_reg[2]_2 ),
        .\xor_ln493_2_reg_2331_reg[2] (\xor_ln493_2_reg_2331_reg[2] ),
        .\xor_ln493_4_reg_2341_reg[2] (\xor_ln493_4_reg_2341_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram
   (we1,
    WEA,
    WEBWE,
    ap_enable_reg_pp0_iter7_reg,
    E,
    \icmp_ln887_reg_2291_reg[0] ,
    \right_border_buf_0_4_fu_266_reg[0] ,
    D,
    \right_border_buf_0_4_fu_266_reg[1] ,
    \right_border_buf_0_4_fu_266_reg[2] ,
    \right_border_buf_0_4_fu_266_reg[3] ,
    \right_border_buf_0_4_fu_266_reg[4] ,
    \right_border_buf_0_4_fu_266_reg[5] ,
    \right_border_buf_0_4_fu_266_reg[6] ,
    \right_border_buf_0_4_fu_266_reg[7] ,
    \xor_ln493_4_reg_2341_reg[2] ,
    ram_reg_0,
    \xor_ln493_1_reg_2326_reg[2] ,
    \icmp_ln899_1_reg_2317_reg[0] ,
    \icmp_ln899_1_reg_2317_reg[0]_0 ,
    ram_reg_1,
    \xor_ln493_2_reg_2331_reg[2] ,
    ram_reg_2,
    ram_reg_3,
    \xor_ln493_1_reg_2326_reg[2]_0 ,
    din4,
    \xor_ln493_1_reg_2326_reg[2]_1 ,
    \xor_ln493_1_reg_2326_reg[2]_2 ,
    ap_clk,
    ADDRARDADDR,
    Q,
    DIADI,
    DOADO,
    \k_buf_0_val_6_addr_reg_2399_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \k_buf_0_val_6_addr_reg_2399_reg[0]_0 ,
    or_ln457_reg_2374,
    and_ln118_reg_2360,
    ram_reg_4,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    and_ln118_reg_2360_pp0_iter1_reg,
    icmp_ln887_reg_2291,
    p,
    and_ln512_reg_2383_pp0_iter6_reg,
    img_2_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    \tmp_9_reg_2428_reg[7] ,
    \tmp_9_reg_2428_reg[7]_0 ,
    \right_border_buf_0_4_fu_266_reg[7]_0 ,
    \right_border_buf_0_4_fu_266_reg[7]_1 ,
    or_ln457_reg_2374_pp0_iter1_reg,
    tmp_9_reg_2428,
    grp_fu_1948_p2,
    grp_fu_1948_p2_0,
    icmp_ln899_1_reg_2317,
    grp_fu_1948_p2_1,
    \src_kernel_win_0_va_20_reg_2433_reg[2] ,
    p_0,
    p_1,
    p_2,
    p_3,
    \src_kernel_win_0_va_20_reg_2433_reg[6] ,
    p_4,
    p_5,
    mul_ln703_2_reg_2508_reg,
    mul_ln703_2_reg_2508_reg_0,
    mul_ln703_2_reg_2508_reg_1,
    p_6,
    p_7,
    mul_ln703_2_reg_2508_reg_2,
    p_8,
    p_9,
    mul_ln703_2_reg_2508_reg_3,
    p_10,
    p_11,
    \src_kernel_win_0_va_20_reg_2433_reg[2]_0 ,
    p_12,
    mul_ln703_2_reg_2508_reg_4,
    mul_ln703_2_reg_2508_reg_5,
    p_13,
    p_14,
    grp_fu_1948_p2_2,
    p_15,
    p_16);
  output we1;
  output [0:0]WEA;
  output [0:0]WEBWE;
  output ap_enable_reg_pp0_iter7_reg;
  output [0:0]E;
  output \icmp_ln887_reg_2291_reg[0] ;
  output \right_border_buf_0_4_fu_266_reg[0] ;
  output [7:0]D;
  output \right_border_buf_0_4_fu_266_reg[1] ;
  output \right_border_buf_0_4_fu_266_reg[2] ;
  output \right_border_buf_0_4_fu_266_reg[3] ;
  output \right_border_buf_0_4_fu_266_reg[4] ;
  output \right_border_buf_0_4_fu_266_reg[5] ;
  output \right_border_buf_0_4_fu_266_reg[6] ;
  output \right_border_buf_0_4_fu_266_reg[7] ;
  output [1:0]\xor_ln493_4_reg_2341_reg[2] ;
  output ram_reg_0;
  output \xor_ln493_1_reg_2326_reg[2] ;
  output [7:0]\icmp_ln899_1_reg_2317_reg[0] ;
  output [3:0]\icmp_ln899_1_reg_2317_reg[0]_0 ;
  output ram_reg_1;
  output [4:0]\xor_ln493_2_reg_2331_reg[2] ;
  output ram_reg_2;
  output ram_reg_3;
  output \xor_ln493_1_reg_2326_reg[2]_0 ;
  output [3:0]din4;
  output \xor_ln493_1_reg_2326_reg[2]_1 ;
  output \xor_ln493_1_reg_2326_reg[2]_2 ;
  input ap_clk;
  input [9:0]ADDRARDADDR;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]DOADO;
  input [0:0]\k_buf_0_val_6_addr_reg_2399_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input \k_buf_0_val_6_addr_reg_2399_reg[0]_0 ;
  input or_ln457_reg_2374;
  input and_ln118_reg_2360;
  input ram_reg_4;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input and_ln118_reg_2360_pp0_iter1_reg;
  input icmp_ln887_reg_2291;
  input p;
  input and_ln512_reg_2383_pp0_iter6_reg;
  input img_2_data_stream_0_full_n;
  input img_1_data_stream_0_empty_n;
  input [7:0]\tmp_9_reg_2428_reg[7] ;
  input [7:0]\tmp_9_reg_2428_reg[7]_0 ;
  input [7:0]\right_border_buf_0_4_fu_266_reg[7]_0 ;
  input \right_border_buf_0_4_fu_266_reg[7]_1 ;
  input or_ln457_reg_2374_pp0_iter1_reg;
  input [7:0]tmp_9_reg_2428;
  input [0:0]grp_fu_1948_p2;
  input grp_fu_1948_p2_0;
  input icmp_ln899_1_reg_2317;
  input [1:0]grp_fu_1948_p2_1;
  input [1:0]\src_kernel_win_0_va_20_reg_2433_reg[2] ;
  input p_0;
  input p_1;
  input [7:0]p_2;
  input [1:0]p_3;
  input [3:0]\src_kernel_win_0_va_20_reg_2433_reg[6] ;
  input p_4;
  input p_5;
  input [0:0]mul_ln703_2_reg_2508_reg;
  input mul_ln703_2_reg_2508_reg_0;
  input [4:0]mul_ln703_2_reg_2508_reg_1;
  input p_6;
  input p_7;
  input mul_ln703_2_reg_2508_reg_2;
  input p_8;
  input p_9;
  input mul_ln703_2_reg_2508_reg_3;
  input p_10;
  input p_11;
  input \src_kernel_win_0_va_20_reg_2433_reg[2]_0 ;
  input p_12;
  input mul_ln703_2_reg_2508_reg_4;
  input mul_ln703_2_reg_2508_reg_5;
  input p_13;
  input p_14;
  input grp_fu_1948_p2_2;
  input p_15;
  input p_16;

  wire [9:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2360;
  wire and_ln118_reg_2360_pp0_iter1_reg;
  wire and_ln512_reg_2383_pp0_iter6_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter7_reg;
  wire [3:0]din4;
  wire [0:0]grp_fu_1948_p2;
  wire grp_fu_1948_p2_0;
  wire [1:0]grp_fu_1948_p2_1;
  wire grp_fu_1948_p2_2;
  wire icmp_ln887_reg_2291;
  wire \icmp_ln887_reg_2291_reg[0] ;
  wire icmp_ln899_1_reg_2317;
  wire [7:0]\icmp_ln899_1_reg_2317_reg[0] ;
  wire [3:0]\icmp_ln899_1_reg_2317_reg[0]_0 ;
  wire img_1_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire [0:0]\k_buf_0_val_6_addr_reg_2399_reg[0] ;
  wire \k_buf_0_val_6_addr_reg_2399_reg[0]_0 ;
  wire [7:0]k_buf_0_val_9_q0;
  wire [0:0]mul_ln703_2_reg_2508_reg;
  wire mul_ln703_2_reg_2508_reg_0;
  wire [4:0]mul_ln703_2_reg_2508_reg_1;
  wire mul_ln703_2_reg_2508_reg_2;
  wire mul_ln703_2_reg_2508_reg_3;
  wire mul_ln703_2_reg_2508_reg_4;
  wire mul_ln703_2_reg_2508_reg_5;
  wire or_ln457_reg_2374;
  wire or_ln457_reg_2374_pp0_iter1_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire [7:0]p_2;
  wire [1:0]p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_i_10_n_1;
  wire p_i_11__0_n_1;
  wire p_i_12__0_n_1;
  wire p_i_13__0_n_1;
  wire p_i_14__0_n_1;
  wire p_i_16__0_n_1;
  wire p_i_17__0_n_1;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_i_1_n_1;
  wire \right_border_buf_0_4_fu_266_reg[0] ;
  wire \right_border_buf_0_4_fu_266_reg[1] ;
  wire \right_border_buf_0_4_fu_266_reg[2] ;
  wire \right_border_buf_0_4_fu_266_reg[3] ;
  wire \right_border_buf_0_4_fu_266_reg[4] ;
  wire \right_border_buf_0_4_fu_266_reg[5] ;
  wire \right_border_buf_0_4_fu_266_reg[6] ;
  wire \right_border_buf_0_4_fu_266_reg[7] ;
  wire [7:0]\right_border_buf_0_4_fu_266_reg[7]_0 ;
  wire \right_border_buf_0_4_fu_266_reg[7]_1 ;
  wire \src_kernel_win_0_va_20_reg_2433[4]_i_2_n_1 ;
  wire \src_kernel_win_0_va_20_reg_2433[5]_i_2_n_1 ;
  wire \src_kernel_win_0_va_20_reg_2433[6]_i_2_n_1 ;
  wire [1:0]\src_kernel_win_0_va_20_reg_2433_reg[2] ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[2]_0 ;
  wire [3:0]\src_kernel_win_0_va_20_reg_2433_reg[6] ;
  wire [7:0]tmp_9_reg_2428;
  wire [7:0]\tmp_9_reg_2428_reg[7] ;
  wire [7:0]\tmp_9_reg_2428_reg[7]_0 ;
  wire we1;
  wire \xor_ln493_1_reg_2326_reg[2] ;
  wire \xor_ln493_1_reg_2326_reg[2]_0 ;
  wire \xor_ln493_1_reg_2326_reg[2]_1 ;
  wire \xor_ln493_1_reg_2326_reg[2]_2 ;
  wire [4:0]\xor_ln493_2_reg_2331_reg[2] ;
  wire [1:0]\xor_ln493_4_reg_2341_reg[2] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_10
       (.I0(ram_reg_0),
        .I1(p_3[1]),
        .I2(p_0),
        .I3(p_3[0]),
        .I4(p_1),
        .O(p_i_10_n_1));
  LUT4 #(
    .INIT(16'h00B0)) 
    p_i_11
       (.I0(icmp_ln887_reg_2291),
        .I1(ram_reg_5),
        .I2(and_ln118_reg_2360),
        .I3(\k_buf_0_val_6_addr_reg_2399_reg[0]_0 ),
        .O(\icmp_ln887_reg_2291_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_11__0
       (.I0(ram_reg_1),
        .I1(p_3[1]),
        .I2(p_4),
        .I3(p_3[0]),
        .I4(p_5),
        .O(p_i_11__0_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_12__0
       (.I0(ram_reg_2),
        .I1(p_3[1]),
        .I2(p_6),
        .I3(p_3[0]),
        .I4(p_7),
        .O(p_i_12__0_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_13__0
       (.I0(ram_reg_3),
        .I1(p_3[1]),
        .I2(p_8),
        .I3(p_3[0]),
        .I4(p_9),
        .O(p_i_13__0_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_14__0
       (.I0(din4[3]),
        .I1(p_3[1]),
        .I2(p_10),
        .I3(p_3[0]),
        .I4(p_11),
        .O(p_i_14__0_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_16__0
       (.I0(din4[1]),
        .I1(p_3[1]),
        .I2(p_13),
        .I3(p_3[0]),
        .I4(p_14),
        .O(p_i_16__0_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_17__0
       (.I0(din4[0]),
        .I1(p_3[1]),
        .I2(p_15),
        .I3(p_3[0]),
        .I4(p_16),
        .O(p_i_17__0_n_1));
  LUT6 #(
    .INIT(64'hF700F7F7F7F7F7F7)) 
    p_i_1__4
       (.I0(p),
        .I1(and_ln512_reg_2383_pp0_iter6_reg),
        .I2(img_2_data_stream_0_full_n),
        .I3(img_1_data_stream_0_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln887_reg_2291_reg[0] ),
        .O(ap_enable_reg_pp0_iter7_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_2__3
       (.I0(p_i_10_n_1),
        .I1(icmp_ln899_1_reg_2317),
        .I2(p_2[7]),
        .O(\icmp_ln899_1_reg_2317_reg[0] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_3__3
       (.I0(p_i_11__0_n_1),
        .I1(icmp_ln899_1_reg_2317),
        .I2(p_2[6]),
        .O(\icmp_ln899_1_reg_2317_reg[0] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_4__3
       (.I0(p_i_12__0_n_1),
        .I1(icmp_ln899_1_reg_2317),
        .I2(p_2[5]),
        .O(\icmp_ln899_1_reg_2317_reg[0] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_5__3
       (.I0(p_i_13__0_n_1),
        .I1(icmp_ln899_1_reg_2317),
        .I2(p_2[4]),
        .O(\icmp_ln899_1_reg_2317_reg[0] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_6__3
       (.I0(p_i_14__0_n_1),
        .I1(icmp_ln899_1_reg_2317),
        .I2(p_2[3]),
        .O(\icmp_ln899_1_reg_2317_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_i_7__3
       (.I0(din4[2]),
        .I1(p_3[1]),
        .I2(p_12),
        .I3(icmp_ln899_1_reg_2317),
        .I4(p_2[2]),
        .O(\icmp_ln899_1_reg_2317_reg[0] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_8__3
       (.I0(p_i_16__0_n_1),
        .I1(icmp_ln899_1_reg_2317),
        .I2(p_2[1]),
        .O(\icmp_ln899_1_reg_2317_reg[0] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_9__1
       (.I0(p_i_17__0_n_1),
        .I1(icmp_ln899_1_reg_2317),
        .I2(p_2[0]),
        .O(\icmp_ln899_1_reg_2317_reg[0] [0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_9_U/Filter2D_k_buf_0_eOg_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOADO}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],k_buf_0_val_9_q0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_i_1_n_1),
        .ENBWREN(we1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    ram_reg_i_1
       (.I0(WEA),
        .I1(\k_buf_0_val_6_addr_reg_2399_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(\k_buf_0_val_6_addr_reg_2399_reg[0]_0 ),
        .I5(or_ln457_reg_2374),
        .O(ram_reg_i_1_n_1));
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_i_11
       (.I0(and_ln118_reg_2360),
        .I1(E),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(ap_enable_reg_pp0_iter1),
        .O(WEA));
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter7_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(and_ln118_reg_2360_pp0_iter1_reg),
        .I3(ram_reg_5),
        .I4(icmp_ln887_reg_2291),
        .O(we1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_266[0]_i_1 
       (.I0(\right_border_buf_0_4_fu_266_reg[7]_0 [0]),
        .I1(\right_border_buf_0_4_fu_266_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[0]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_9_reg_2428[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_266[1]_i_1 
       (.I0(\right_border_buf_0_4_fu_266_reg[7]_0 [1]),
        .I1(\right_border_buf_0_4_fu_266_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[1]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_9_reg_2428[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_266[2]_i_1 
       (.I0(\right_border_buf_0_4_fu_266_reg[7]_0 [2]),
        .I1(\right_border_buf_0_4_fu_266_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[2]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_9_reg_2428[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_266[3]_i_1 
       (.I0(\right_border_buf_0_4_fu_266_reg[7]_0 [3]),
        .I1(\right_border_buf_0_4_fu_266_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[3]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_9_reg_2428[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_266[4]_i_1 
       (.I0(\right_border_buf_0_4_fu_266_reg[7]_0 [4]),
        .I1(\right_border_buf_0_4_fu_266_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[4]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_9_reg_2428[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_266[5]_i_1 
       (.I0(\right_border_buf_0_4_fu_266_reg[7]_0 [5]),
        .I1(\right_border_buf_0_4_fu_266_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[5]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_9_reg_2428[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_266[6]_i_1 
       (.I0(\right_border_buf_0_4_fu_266_reg[7]_0 [6]),
        .I1(\right_border_buf_0_4_fu_266_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[6]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_9_reg_2428[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_266[7]_i_1 
       (.I0(\right_border_buf_0_4_fu_266_reg[7]_0 [7]),
        .I1(\right_border_buf_0_4_fu_266_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[7]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_9_reg_2428[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_282[0]_i_1 
       (.I0(k_buf_0_val_9_q0[0]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_9_reg_2428[0]),
        .O(din4[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_282[1]_i_1 
       (.I0(k_buf_0_val_9_q0[1]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_9_reg_2428[1]),
        .O(din4[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_282[2]_i_1 
       (.I0(k_buf_0_val_9_q0[2]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_9_reg_2428[2]),
        .O(din4[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_282[3]_i_1 
       (.I0(k_buf_0_val_9_q0[3]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_9_reg_2428[3]),
        .O(din4[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_282[4]_i_1 
       (.I0(k_buf_0_val_9_q0[4]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_9_reg_2428[4]),
        .O(ram_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_282[5]_i_1 
       (.I0(k_buf_0_val_9_q0[5]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_9_reg_2428[5]),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_282[6]_i_1 
       (.I0(k_buf_0_val_9_q0[6]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_9_reg_2428[6]),
        .O(ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_282[7]_i_1 
       (.I0(k_buf_0_val_9_q0[7]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_9_reg_2428[7]),
        .O(ram_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_kernel_win_0_va_20_reg_2433[0]_i_2 
       (.I0(din4[0]),
        .I1(\src_kernel_win_0_va_20_reg_2433_reg[2] [1]),
        .I2(p_15),
        .I3(\src_kernel_win_0_va_20_reg_2433_reg[2] [0]),
        .I4(p_16),
        .O(\xor_ln493_1_reg_2326_reg[2]_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_kernel_win_0_va_20_reg_2433[1]_i_2 
       (.I0(din4[1]),
        .I1(\src_kernel_win_0_va_20_reg_2433_reg[2] [1]),
        .I2(p_13),
        .I3(\src_kernel_win_0_va_20_reg_2433_reg[2] [0]),
        .I4(p_14),
        .O(\xor_ln493_1_reg_2326_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_2433[2]_i_1 
       (.I0(din4[2]),
        .I1(\src_kernel_win_0_va_20_reg_2433_reg[2] [1]),
        .I2(\src_kernel_win_0_va_20_reg_2433_reg[2]_0 ),
        .I3(icmp_ln899_1_reg_2317),
        .I4(\src_kernel_win_0_va_20_reg_2433_reg[6] [0]),
        .O(\icmp_ln899_1_reg_2317_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_kernel_win_0_va_20_reg_2433[3]_i_2 
       (.I0(din4[3]),
        .I1(\src_kernel_win_0_va_20_reg_2433_reg[2] [1]),
        .I2(p_10),
        .I3(\src_kernel_win_0_va_20_reg_2433_reg[2] [0]),
        .I4(p_11),
        .O(\xor_ln493_1_reg_2326_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_20_reg_2433[4]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2433[4]_i_2_n_1 ),
        .I1(icmp_ln899_1_reg_2317),
        .I2(\src_kernel_win_0_va_20_reg_2433_reg[6] [1]),
        .O(\icmp_ln899_1_reg_2317_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_kernel_win_0_va_20_reg_2433[4]_i_2 
       (.I0(ram_reg_3),
        .I1(\src_kernel_win_0_va_20_reg_2433_reg[2] [1]),
        .I2(p_8),
        .I3(\src_kernel_win_0_va_20_reg_2433_reg[2] [0]),
        .I4(p_9),
        .O(\src_kernel_win_0_va_20_reg_2433[4]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_20_reg_2433[5]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2433[5]_i_2_n_1 ),
        .I1(icmp_ln899_1_reg_2317),
        .I2(\src_kernel_win_0_va_20_reg_2433_reg[6] [2]),
        .O(\icmp_ln899_1_reg_2317_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_kernel_win_0_va_20_reg_2433[5]_i_2 
       (.I0(ram_reg_2),
        .I1(\src_kernel_win_0_va_20_reg_2433_reg[2] [1]),
        .I2(p_6),
        .I3(\src_kernel_win_0_va_20_reg_2433_reg[2] [0]),
        .I4(p_7),
        .O(\src_kernel_win_0_va_20_reg_2433[5]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_20_reg_2433[6]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2433[6]_i_2_n_1 ),
        .I1(icmp_ln899_1_reg_2317),
        .I2(\src_kernel_win_0_va_20_reg_2433_reg[6] [3]),
        .O(\icmp_ln899_1_reg_2317_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_kernel_win_0_va_20_reg_2433[6]_i_2 
       (.I0(ram_reg_1),
        .I1(\src_kernel_win_0_va_20_reg_2433_reg[2] [1]),
        .I2(p_4),
        .I3(\src_kernel_win_0_va_20_reg_2433_reg[2] [0]),
        .I4(p_5),
        .O(\src_kernel_win_0_va_20_reg_2433[6]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_kernel_win_0_va_20_reg_2433[7]_i_2 
       (.I0(ram_reg_0),
        .I1(\src_kernel_win_0_va_20_reg_2433_reg[2] [1]),
        .I2(p_0),
        .I3(\src_kernel_win_0_va_20_reg_2433_reg[2] [0]),
        .I4(p_1),
        .O(\xor_ln493_1_reg_2326_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_2439[1]_i_1 
       (.I0(din4[1]),
        .I1(mul_ln703_2_reg_2508_reg),
        .I2(mul_ln703_2_reg_2508_reg_5),
        .I3(icmp_ln899_1_reg_2317),
        .I4(mul_ln703_2_reg_2508_reg_1[0]),
        .O(\xor_ln493_2_reg_2331_reg[2] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_2439[2]_i_1 
       (.I0(din4[2]),
        .I1(mul_ln703_2_reg_2508_reg),
        .I2(mul_ln703_2_reg_2508_reg_4),
        .I3(icmp_ln899_1_reg_2317),
        .I4(mul_ln703_2_reg_2508_reg_1[1]),
        .O(\xor_ln493_2_reg_2331_reg[2] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_2439[4]_i_1 
       (.I0(ram_reg_3),
        .I1(mul_ln703_2_reg_2508_reg),
        .I2(mul_ln703_2_reg_2508_reg_3),
        .I3(icmp_ln899_1_reg_2317),
        .I4(mul_ln703_2_reg_2508_reg_1[2]),
        .O(\xor_ln493_2_reg_2331_reg[2] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_2439[5]_i_1 
       (.I0(ram_reg_2),
        .I1(mul_ln703_2_reg_2508_reg),
        .I2(mul_ln703_2_reg_2508_reg_2),
        .I3(icmp_ln899_1_reg_2317),
        .I4(mul_ln703_2_reg_2508_reg_1[3]),
        .O(\xor_ln493_2_reg_2331_reg[2] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_2439[6]_i_1 
       (.I0(ram_reg_1),
        .I1(mul_ln703_2_reg_2508_reg),
        .I2(mul_ln703_2_reg_2508_reg_0),
        .I3(icmp_ln899_1_reg_2317),
        .I4(mul_ln703_2_reg_2508_reg_1[4]),
        .O(\xor_ln493_2_reg_2331_reg[2] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_23_reg_2451[0]_i_1 
       (.I0(din4[0]),
        .I1(grp_fu_1948_p2),
        .I2(grp_fu_1948_p2_2),
        .I3(icmp_ln899_1_reg_2317),
        .I4(grp_fu_1948_p2_1[0]),
        .O(\xor_ln493_4_reg_2341_reg[2] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_23_reg_2451[7]_i_1 
       (.I0(ram_reg_0),
        .I1(grp_fu_1948_p2),
        .I2(grp_fu_1948_p2_0),
        .I3(icmp_ln899_1_reg_2317),
        .I4(grp_fu_1948_p2_1[1]),
        .O(\xor_ln493_4_reg_2341_reg[2] [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_9_reg_2428[0]_i_1 
       (.I0(D[0]),
        .I1(\tmp_9_reg_2428_reg[7] [0]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_9_reg_2428_reg[7]_0 [0]),
        .O(\right_border_buf_0_4_fu_266_reg[0] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_9_reg_2428[1]_i_1 
       (.I0(D[1]),
        .I1(\tmp_9_reg_2428_reg[7] [1]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_9_reg_2428_reg[7]_0 [1]),
        .O(\right_border_buf_0_4_fu_266_reg[1] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_9_reg_2428[2]_i_1 
       (.I0(D[2]),
        .I1(\tmp_9_reg_2428_reg[7] [2]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_9_reg_2428_reg[7]_0 [2]),
        .O(\right_border_buf_0_4_fu_266_reg[2] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_9_reg_2428[3]_i_1 
       (.I0(D[3]),
        .I1(\tmp_9_reg_2428_reg[7] [3]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_9_reg_2428_reg[7]_0 [3]),
        .O(\right_border_buf_0_4_fu_266_reg[3] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_9_reg_2428[4]_i_1 
       (.I0(D[4]),
        .I1(\tmp_9_reg_2428_reg[7] [4]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_9_reg_2428_reg[7]_0 [4]),
        .O(\right_border_buf_0_4_fu_266_reg[4] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_9_reg_2428[5]_i_1 
       (.I0(D[5]),
        .I1(\tmp_9_reg_2428_reg[7] [5]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_9_reg_2428_reg[7]_0 [5]),
        .O(\right_border_buf_0_4_fu_266_reg[5] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_9_reg_2428[6]_i_1 
       (.I0(D[6]),
        .I1(\tmp_9_reg_2428_reg[7] [6]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_9_reg_2428_reg[7]_0 [6]),
        .O(\right_border_buf_0_4_fu_266_reg[6] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_9_reg_2428[7]_i_1 
       (.I0(D[7]),
        .I1(\tmp_9_reg_2428_reg[7] [7]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_9_reg_2428_reg[7]_0 [7]),
        .O(\right_border_buf_0_4_fu_266_reg[7] ));
  LUT3 #(
    .INIT(8'h08)) 
    \xor_ln493_reg_2392[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter7_reg),
        .I1(\k_buf_0_val_6_addr_reg_2399_reg[0] ),
        .I2(\k_buf_0_val_6_addr_reg_2399_reg[0]_0 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_28
   (DOADO,
    ce0,
    WEA,
    \right_border_buf_0_13_fu_302_reg[0] ,
    D,
    \right_border_buf_0_13_fu_302_reg[1] ,
    \right_border_buf_0_13_fu_302_reg[2] ,
    \right_border_buf_0_13_fu_302_reg[3] ,
    \right_border_buf_0_13_fu_302_reg[4] ,
    \right_border_buf_0_13_fu_302_reg[5] ,
    \right_border_buf_0_13_fu_302_reg[6] ,
    \right_border_buf_0_13_fu_302_reg[7] ,
    \xor_ln493_5_reg_2346_reg[1] ,
    ram_reg_0,
    ram_reg_1,
    \xor_ln493_2_reg_2331_reg[1] ,
    \xor_ln493_4_reg_2341_reg[2] ,
    ram_reg_2,
    ram_reg_3,
    \xor_ln493_2_reg_2331_reg[1]_0 ,
    \xor_ln493_2_reg_2331_reg[1]_1 ,
    ram_reg_4,
    ram_reg_5,
    \xor_ln493_1_reg_2326_reg[1] ,
    \xor_ln493_3_reg_2336_reg[1] ,
    \xor_ln493_2_reg_2331_reg[1]_2 ,
    \xor_ln493_2_reg_2331_reg[0] ,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    we1,
    ADDRARDADDR,
    Q,
    DIADI,
    ram_reg_8,
    WEBWE,
    and_ln118_reg_2360,
    E,
    ram_reg_9,
    ram_reg_10,
    ap_enable_reg_pp0_iter1,
    ram_reg_11,
    ap_block_pp0_stage0_subdone0_in,
    ram_reg_12,
    \tmp_8_reg_2417_reg[7] ,
    \tmp_8_reg_2417_reg[7]_0 ,
    \right_border_buf_0_13_fu_302_reg[7]_0 ,
    \right_border_buf_0_13_fu_302_reg[7]_1 ,
    or_ln457_reg_2374_pp0_iter1_reg,
    tmp_8_reg_2417,
    p,
    p_0,
    icmp_ln899_1_reg_2317,
    din4,
    xor_ln493_3_reg_2336,
    p_1,
    grp_fu_1948_p2,
    xor_ln493_2_reg_2331,
    grp_fu_1948_p2_0,
    grp_fu_1948_p2_1,
    grp_fu_1948_p2_2,
    p_2,
    p_3,
    p_4,
    p_5,
    grp_fu_1948_p2_3,
    p_6,
    p_7,
    \src_kernel_win_0_va_20_reg_2433_reg[2] ,
    p_8,
    grp_fu_1948_p2_4,
    p_9,
    p_10,
    p_11,
    p_12);
  output [7:0]DOADO;
  output ce0;
  output [0:0]WEA;
  output \right_border_buf_0_13_fu_302_reg[0] ;
  output [7:0]D;
  output \right_border_buf_0_13_fu_302_reg[1] ;
  output \right_border_buf_0_13_fu_302_reg[2] ;
  output \right_border_buf_0_13_fu_302_reg[3] ;
  output \right_border_buf_0_13_fu_302_reg[4] ;
  output \right_border_buf_0_13_fu_302_reg[5] ;
  output \right_border_buf_0_13_fu_302_reg[6] ;
  output \right_border_buf_0_13_fu_302_reg[7] ;
  output [4:0]\xor_ln493_5_reg_2346_reg[1] ;
  output ram_reg_0;
  output [7:0]ram_reg_1;
  output \xor_ln493_2_reg_2331_reg[1] ;
  output [5:0]\xor_ln493_4_reg_2341_reg[2] ;
  output ram_reg_2;
  output ram_reg_3;
  output \xor_ln493_2_reg_2331_reg[1]_0 ;
  output \xor_ln493_2_reg_2331_reg[1]_1 ;
  output ram_reg_4;
  output ram_reg_5;
  output \xor_ln493_1_reg_2326_reg[1] ;
  output \xor_ln493_3_reg_2336_reg[1] ;
  output \xor_ln493_2_reg_2331_reg[1]_2 ;
  output \xor_ln493_2_reg_2331_reg[0] ;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input we1;
  input [9:0]ADDRARDADDR;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]ram_reg_8;
  input [0:0]WEBWE;
  input and_ln118_reg_2360;
  input [0:0]E;
  input ram_reg_9;
  input ram_reg_10;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_11;
  input ap_block_pp0_stage0_subdone0_in;
  input ram_reg_12;
  input [7:0]\tmp_8_reg_2417_reg[7] ;
  input [7:0]\tmp_8_reg_2417_reg[7]_0 ;
  input [7:0]\right_border_buf_0_13_fu_302_reg[7]_0 ;
  input \right_border_buf_0_13_fu_302_reg[7]_1 ;
  input or_ln457_reg_2374_pp0_iter1_reg;
  input [7:0]tmp_8_reg_2417;
  input [1:0]p;
  input p_0;
  input icmp_ln899_1_reg_2317;
  input [7:0]din4;
  input [1:0]xor_ln493_3_reg_2336;
  input p_1;
  input [5:0]grp_fu_1948_p2;
  input [1:0]xor_ln493_2_reg_2331;
  input [3:0]grp_fu_1948_p2_0;
  input [3:0]grp_fu_1948_p2_1;
  input [1:0]grp_fu_1948_p2_2;
  input p_2;
  input p_3;
  input p_4;
  input p_5;
  input grp_fu_1948_p2_3;
  input p_6;
  input p_7;
  input [0:0]\src_kernel_win_0_va_20_reg_2433_reg[2] ;
  input p_8;
  input grp_fu_1948_p2_4;
  input p_9;
  input p_10;
  input p_11;
  input p_12;

  wire [9:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2360;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ce0;
  wire [7:0]din4;
  wire [5:0]grp_fu_1948_p2;
  wire [3:0]grp_fu_1948_p2_0;
  wire [3:0]grp_fu_1948_p2_1;
  wire [1:0]grp_fu_1948_p2_2;
  wire grp_fu_1948_p2_3;
  wire grp_fu_1948_p2_4;
  wire icmp_ln899_1_reg_2317;
  wire or_ln457_reg_2374_pp0_iter1_reg;
  wire [1:0]p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_i_22_n_1;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire [0:0]ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [7:0]ram_reg_8;
  wire ram_reg_9;
  wire \right_border_buf_0_13_fu_302_reg[0] ;
  wire \right_border_buf_0_13_fu_302_reg[1] ;
  wire \right_border_buf_0_13_fu_302_reg[2] ;
  wire \right_border_buf_0_13_fu_302_reg[3] ;
  wire \right_border_buf_0_13_fu_302_reg[4] ;
  wire \right_border_buf_0_13_fu_302_reg[5] ;
  wire \right_border_buf_0_13_fu_302_reg[6] ;
  wire \right_border_buf_0_13_fu_302_reg[7] ;
  wire [7:0]\right_border_buf_0_13_fu_302_reg[7]_0 ;
  wire \right_border_buf_0_13_fu_302_reg[7]_1 ;
  wire [0:0]\src_kernel_win_0_va_20_reg_2433_reg[2] ;
  wire \src_kernel_win_0_va_23_reg_2451[1]_i_2_n_1 ;
  wire \src_kernel_win_0_va_23_reg_2451[2]_i_2_n_1 ;
  wire \src_kernel_win_0_va_23_reg_2451[3]_i_2_n_1 ;
  wire \src_kernel_win_0_va_23_reg_2451[4]_i_2_n_1 ;
  wire \src_kernel_win_0_va_23_reg_2451[5]_i_2_n_1 ;
  wire \src_kernel_win_0_va_23_reg_2451[6]_i_2_n_1 ;
  wire [7:0]tmp_8_reg_2417;
  wire [7:0]\tmp_8_reg_2417_reg[7] ;
  wire [7:0]\tmp_8_reg_2417_reg[7]_0 ;
  wire we1;
  wire \xor_ln493_1_reg_2326_reg[1] ;
  wire [1:0]xor_ln493_2_reg_2331;
  wire \xor_ln493_2_reg_2331_reg[0] ;
  wire \xor_ln493_2_reg_2331_reg[1] ;
  wire \xor_ln493_2_reg_2331_reg[1]_0 ;
  wire \xor_ln493_2_reg_2331_reg[1]_1 ;
  wire \xor_ln493_2_reg_2331_reg[1]_2 ;
  wire [1:0]xor_ln493_3_reg_2336;
  wire \xor_ln493_3_reg_2336_reg[1] ;
  wire [5:0]\xor_ln493_4_reg_2341_reg[2] ;
  wire [4:0]\xor_ln493_5_reg_2346_reg[1] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    p_i_10__0
       (.I0(ram_reg_7),
        .I1(p[0]),
        .I2(p_11),
        .I3(icmp_ln899_1_reg_2317),
        .I4(p[1]),
        .I5(din4[0]),
        .O(\xor_ln493_5_reg_2346_reg[1] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_12
       (.I0(DOADO[7]),
        .I1(tmp_8_reg_2417[7]),
        .I2(xor_ln493_3_reg_2336[0]),
        .I3(ram_reg_8[7]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_1),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_15
       (.I0(DOADO[6]),
        .I1(tmp_8_reg_2417[6]),
        .I2(xor_ln493_3_reg_2336[0]),
        .I3(ram_reg_8[6]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_2),
        .O(ram_reg_2));
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    p_i_15__0
       (.I0(p_i_22_n_1),
        .I1(xor_ln493_3_reg_2336[1]),
        .I2(xor_ln493_3_reg_2336[0]),
        .I3(grp_fu_1948_p2_0[0]),
        .I4(grp_fu_1948_p2_1[0]),
        .O(\xor_ln493_3_reg_2336_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_16
       (.I0(DOADO[5]),
        .I1(tmp_8_reg_2417[5]),
        .I2(xor_ln493_3_reg_2336[0]),
        .I3(ram_reg_8[5]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_4),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_19
       (.I0(DOADO[4]),
        .I1(tmp_8_reg_2417[4]),
        .I2(xor_ln493_3_reg_2336[0]),
        .I3(ram_reg_8[4]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_5),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_21
       (.I0(DOADO[3]),
        .I1(tmp_8_reg_2417[3]),
        .I2(xor_ln493_3_reg_2336[0]),
        .I3(ram_reg_8[3]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_6),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_22
       (.I0(DOADO[2]),
        .I1(tmp_8_reg_2417[2]),
        .I2(xor_ln493_3_reg_2336[0]),
        .I3(ram_reg_8[2]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_8),
        .O(p_i_22_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_24
       (.I0(DOADO[1]),
        .I1(tmp_8_reg_2417[1]),
        .I2(xor_ln493_3_reg_2336[0]),
        .I3(ram_reg_8[1]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_10),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_26
       (.I0(DOADO[0]),
        .I1(tmp_8_reg_2417[0]),
        .I2(xor_ln493_3_reg_2336[0]),
        .I3(ram_reg_8[0]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_12),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hFFFFD8FF0000D800)) 
    p_i_3__2
       (.I0(p[0]),
        .I1(ram_reg_0),
        .I2(p_0),
        .I3(icmp_ln899_1_reg_2317),
        .I4(p[1]),
        .I5(din4[7]),
        .O(\xor_ln493_5_reg_2346_reg[1] [4]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    p_i_5__2
       (.I0(ram_reg_3),
        .I1(p[0]),
        .I2(p_3),
        .I3(icmp_ln899_1_reg_2317),
        .I4(p[1]),
        .I5(din4[5]),
        .O(\xor_ln493_5_reg_2346_reg[1] [3]));
  LUT6 #(
    .INIT(64'hFFFF8BFF00008B00)) 
    p_i_8__2
       (.I0(p_i_22_n_1),
        .I1(p[0]),
        .I2(p_7),
        .I3(icmp_ln899_1_reg_2317),
        .I4(p[1]),
        .I5(din4[2]),
        .O(\xor_ln493_5_reg_2346_reg[1] [2]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    p_i_9__0
       (.I0(ram_reg_6),
        .I1(p[0]),
        .I2(p_9),
        .I3(icmp_ln899_1_reg_2317),
        .I4(p[1]),
        .I5(din4[1]),
        .O(\xor_ln493_5_reg_2346_reg[1] [1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_8}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(we1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_1__1
       (.I0(ram_reg_11),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ram_reg_12),
        .O(ce0));
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_i_2
       (.I0(and_ln118_reg_2360),
        .I1(E),
        .I2(ram_reg_9),
        .I3(ram_reg_10),
        .I4(ap_enable_reg_pp0_iter1),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_302[0]_i_1 
       (.I0(\right_border_buf_0_13_fu_302_reg[7]_0 [0]),
        .I1(\right_border_buf_0_13_fu_302_reg[7]_1 ),
        .I2(DOADO[0]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_8_reg_2417[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_302[1]_i_1 
       (.I0(\right_border_buf_0_13_fu_302_reg[7]_0 [1]),
        .I1(\right_border_buf_0_13_fu_302_reg[7]_1 ),
        .I2(DOADO[1]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_8_reg_2417[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_302[2]_i_1 
       (.I0(\right_border_buf_0_13_fu_302_reg[7]_0 [2]),
        .I1(\right_border_buf_0_13_fu_302_reg[7]_1 ),
        .I2(DOADO[2]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_8_reg_2417[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_302[3]_i_1 
       (.I0(\right_border_buf_0_13_fu_302_reg[7]_0 [3]),
        .I1(\right_border_buf_0_13_fu_302_reg[7]_1 ),
        .I2(DOADO[3]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_8_reg_2417[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_302[4]_i_1 
       (.I0(\right_border_buf_0_13_fu_302_reg[7]_0 [4]),
        .I1(\right_border_buf_0_13_fu_302_reg[7]_1 ),
        .I2(DOADO[4]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_8_reg_2417[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_302[5]_i_1 
       (.I0(\right_border_buf_0_13_fu_302_reg[7]_0 [5]),
        .I1(\right_border_buf_0_13_fu_302_reg[7]_1 ),
        .I2(DOADO[5]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_8_reg_2417[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_302[6]_i_1 
       (.I0(\right_border_buf_0_13_fu_302_reg[7]_0 [6]),
        .I1(\right_border_buf_0_13_fu_302_reg[7]_1 ),
        .I2(DOADO[6]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_8_reg_2417[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_302[7]_i_1 
       (.I0(\right_border_buf_0_13_fu_302_reg[7]_0 [7]),
        .I1(\right_border_buf_0_13_fu_302_reg[7]_1 ),
        .I2(DOADO[7]),
        .I3(or_ln457_reg_2374_pp0_iter1_reg),
        .I4(tmp_8_reg_2417[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_306[0]_i_1 
       (.I0(DOADO[0]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_8_reg_2417[0]),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_306[1]_i_1 
       (.I0(DOADO[1]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_8_reg_2417[1]),
        .O(ram_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_306[2]_i_1 
       (.I0(DOADO[2]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_8_reg_2417[2]),
        .O(ram_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_306[3]_i_1 
       (.I0(DOADO[3]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_8_reg_2417[3]),
        .O(ram_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_306[4]_i_1 
       (.I0(DOADO[4]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_8_reg_2417[4]),
        .O(ram_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_306[5]_i_1 
       (.I0(DOADO[5]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_8_reg_2417[5]),
        .O(ram_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_306[6]_i_1 
       (.I0(DOADO[6]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_8_reg_2417[6]),
        .O(ram_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_306[7]_i_1 
       (.I0(DOADO[7]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(tmp_8_reg_2417[7]),
        .O(ram_reg_1[7]));
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    \src_kernel_win_0_va_20_reg_2433[2]_i_2 
       (.I0(p_i_22_n_1),
        .I1(\src_kernel_win_0_va_20_reg_2433_reg[2] ),
        .I2(xor_ln493_3_reg_2336[0]),
        .I3(grp_fu_1948_p2_0[0]),
        .I4(grp_fu_1948_p2_1[0]),
        .O(\xor_ln493_1_reg_2326_reg[1] ));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \src_kernel_win_0_va_21_reg_2439[1]_i_2 
       (.I0(ram_reg_1[1]),
        .I1(xor_ln493_2_reg_2331[0]),
        .I2(grp_fu_1948_p2[0]),
        .I3(grp_fu_1948_p2_4),
        .I4(xor_ln493_2_reg_2331[1]),
        .O(\xor_ln493_2_reg_2331_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_2439[2]_i_2 
       (.I0(ram_reg_1[2]),
        .I1(grp_fu_1948_p2[1]),
        .I2(xor_ln493_2_reg_2331[1]),
        .I3(grp_fu_1948_p2_0[0]),
        .I4(xor_ln493_2_reg_2331[0]),
        .I5(grp_fu_1948_p2_1[0]),
        .O(\xor_ln493_2_reg_2331_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_2439[4]_i_2 
       (.I0(ram_reg_1[4]),
        .I1(grp_fu_1948_p2[3]),
        .I2(xor_ln493_2_reg_2331[1]),
        .I3(grp_fu_1948_p2_0[1]),
        .I4(xor_ln493_2_reg_2331[0]),
        .I5(grp_fu_1948_p2_1[1]),
        .O(\xor_ln493_2_reg_2331_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_2439[5]_i_2 
       (.I0(ram_reg_1[5]),
        .I1(grp_fu_1948_p2[4]),
        .I2(xor_ln493_2_reg_2331[1]),
        .I3(grp_fu_1948_p2_0[2]),
        .I4(xor_ln493_2_reg_2331[0]),
        .I5(grp_fu_1948_p2_1[2]),
        .O(\xor_ln493_2_reg_2331_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_2439[6]_i_2 
       (.I0(ram_reg_1[6]),
        .I1(grp_fu_1948_p2[5]),
        .I2(xor_ln493_2_reg_2331[1]),
        .I3(grp_fu_1948_p2_0[3]),
        .I4(xor_ln493_2_reg_2331[0]),
        .I5(grp_fu_1948_p2_1[3]),
        .O(\xor_ln493_2_reg_2331_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_23_reg_2451[1]_i_1 
       (.I0(din4[1]),
        .I1(grp_fu_1948_p2_2[1]),
        .I2(\src_kernel_win_0_va_23_reg_2451[1]_i_2_n_1 ),
        .I3(icmp_ln899_1_reg_2317),
        .I4(ram_reg_1[1]),
        .O(\xor_ln493_4_reg_2341_reg[2] [0]));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \src_kernel_win_0_va_23_reg_2451[1]_i_2 
       (.I0(ram_reg_1[1]),
        .I1(xor_ln493_2_reg_2331[0]),
        .I2(grp_fu_1948_p2[0]),
        .I3(grp_fu_1948_p2_4),
        .I4(grp_fu_1948_p2_2[0]),
        .O(\src_kernel_win_0_va_23_reg_2451[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_23_reg_2451[2]_i_1 
       (.I0(din4[2]),
        .I1(grp_fu_1948_p2_2[1]),
        .I2(\src_kernel_win_0_va_23_reg_2451[2]_i_2_n_1 ),
        .I3(icmp_ln899_1_reg_2317),
        .I4(ram_reg_1[2]),
        .O(\xor_ln493_4_reg_2341_reg[2] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_23_reg_2451[2]_i_2 
       (.I0(ram_reg_1[2]),
        .I1(grp_fu_1948_p2[1]),
        .I2(grp_fu_1948_p2_2[0]),
        .I3(grp_fu_1948_p2_0[0]),
        .I4(xor_ln493_2_reg_2331[0]),
        .I5(grp_fu_1948_p2_1[0]),
        .O(\src_kernel_win_0_va_23_reg_2451[2]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_23_reg_2451[3]_i_1 
       (.I0(din4[3]),
        .I1(grp_fu_1948_p2_2[1]),
        .I2(\src_kernel_win_0_va_23_reg_2451[3]_i_2_n_1 ),
        .I3(icmp_ln899_1_reg_2317),
        .I4(ram_reg_1[3]),
        .O(\xor_ln493_4_reg_2341_reg[2] [2]));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \src_kernel_win_0_va_23_reg_2451[3]_i_2 
       (.I0(ram_reg_1[3]),
        .I1(xor_ln493_2_reg_2331[0]),
        .I2(grp_fu_1948_p2[2]),
        .I3(grp_fu_1948_p2_3),
        .I4(grp_fu_1948_p2_2[0]),
        .O(\src_kernel_win_0_va_23_reg_2451[3]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_23_reg_2451[4]_i_1 
       (.I0(din4[4]),
        .I1(grp_fu_1948_p2_2[1]),
        .I2(\src_kernel_win_0_va_23_reg_2451[4]_i_2_n_1 ),
        .I3(icmp_ln899_1_reg_2317),
        .I4(ram_reg_1[4]),
        .O(\xor_ln493_4_reg_2341_reg[2] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_23_reg_2451[4]_i_2 
       (.I0(ram_reg_1[4]),
        .I1(grp_fu_1948_p2[3]),
        .I2(grp_fu_1948_p2_2[0]),
        .I3(grp_fu_1948_p2_0[1]),
        .I4(xor_ln493_2_reg_2331[0]),
        .I5(grp_fu_1948_p2_1[1]),
        .O(\src_kernel_win_0_va_23_reg_2451[4]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_23_reg_2451[5]_i_1 
       (.I0(din4[5]),
        .I1(grp_fu_1948_p2_2[1]),
        .I2(\src_kernel_win_0_va_23_reg_2451[5]_i_2_n_1 ),
        .I3(icmp_ln899_1_reg_2317),
        .I4(ram_reg_1[5]),
        .O(\xor_ln493_4_reg_2341_reg[2] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_23_reg_2451[5]_i_2 
       (.I0(ram_reg_1[5]),
        .I1(grp_fu_1948_p2[4]),
        .I2(grp_fu_1948_p2_2[0]),
        .I3(grp_fu_1948_p2_0[2]),
        .I4(xor_ln493_2_reg_2331[0]),
        .I5(grp_fu_1948_p2_1[2]),
        .O(\src_kernel_win_0_va_23_reg_2451[5]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_23_reg_2451[6]_i_1 
       (.I0(din4[6]),
        .I1(grp_fu_1948_p2_2[1]),
        .I2(\src_kernel_win_0_va_23_reg_2451[6]_i_2_n_1 ),
        .I3(icmp_ln899_1_reg_2317),
        .I4(ram_reg_1[6]),
        .O(\xor_ln493_4_reg_2341_reg[2] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_23_reg_2451[6]_i_2 
       (.I0(ram_reg_1[6]),
        .I1(grp_fu_1948_p2[5]),
        .I2(grp_fu_1948_p2_2[0]),
        .I3(grp_fu_1948_p2_0[3]),
        .I4(xor_ln493_2_reg_2331[0]),
        .I5(grp_fu_1948_p2_1[3]),
        .O(\src_kernel_win_0_va_23_reg_2451[6]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_8_reg_2417[0]_i_1 
       (.I0(D[0]),
        .I1(\tmp_8_reg_2417_reg[7] [0]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_8_reg_2417_reg[7]_0 [0]),
        .O(\right_border_buf_0_13_fu_302_reg[0] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_8_reg_2417[1]_i_1 
       (.I0(D[1]),
        .I1(\tmp_8_reg_2417_reg[7] [1]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_8_reg_2417_reg[7]_0 [1]),
        .O(\right_border_buf_0_13_fu_302_reg[1] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_8_reg_2417[2]_i_1 
       (.I0(D[2]),
        .I1(\tmp_8_reg_2417_reg[7] [2]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_8_reg_2417_reg[7]_0 [2]),
        .O(\right_border_buf_0_13_fu_302_reg[2] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_8_reg_2417[3]_i_1 
       (.I0(D[3]),
        .I1(\tmp_8_reg_2417_reg[7] [3]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_8_reg_2417_reg[7]_0 [3]),
        .O(\right_border_buf_0_13_fu_302_reg[3] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_8_reg_2417[4]_i_1 
       (.I0(D[4]),
        .I1(\tmp_8_reg_2417_reg[7] [4]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_8_reg_2417_reg[7]_0 [4]),
        .O(\right_border_buf_0_13_fu_302_reg[4] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_8_reg_2417[5]_i_1 
       (.I0(D[5]),
        .I1(\tmp_8_reg_2417_reg[7] [5]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_8_reg_2417_reg[7]_0 [5]),
        .O(\right_border_buf_0_13_fu_302_reg[5] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_8_reg_2417[6]_i_1 
       (.I0(D[6]),
        .I1(\tmp_8_reg_2417_reg[7] [6]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_8_reg_2417_reg[7]_0 [6]),
        .O(\right_border_buf_0_13_fu_302_reg[6] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \tmp_8_reg_2417[7]_i_3 
       (.I0(D[7]),
        .I1(\tmp_8_reg_2417_reg[7] [7]),
        .I2(ADDRARDADDR[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\tmp_8_reg_2417_reg[7]_0 [7]),
        .O(\right_border_buf_0_13_fu_302_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_29
   (DOADO,
    D,
    ap_clk,
    ce0,
    we1,
    ADDRARDADDR,
    Q,
    DIADI,
    ram_reg_0,
    WEBWE,
    ram_reg_1,
    and_ln118_reg_2360,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    or_ln457_reg_2374_pp0_iter1_reg,
    \right_border_buf_0_10_fu_290_reg[7] ,
    \right_border_buf_0_10_fu_290_reg[6] ,
    \right_border_buf_0_10_fu_290_reg[5] ,
    \right_border_buf_0_10_fu_290_reg[4] ,
    \right_border_buf_0_10_fu_290_reg[3] ,
    \right_border_buf_0_10_fu_290_reg[2] ,
    \right_border_buf_0_10_fu_290_reg[1] ,
    \right_border_buf_0_10_fu_290_reg[0] );
  output [7:0]DOADO;
  output [7:0]D;
  input ap_clk;
  input ce0;
  input we1;
  input [9:0]ADDRARDADDR;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [0:0]WEBWE;
  input ram_reg_1;
  input and_ln118_reg_2360;
  input [0:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input or_ln457_reg_2374_pp0_iter1_reg;
  input \right_border_buf_0_10_fu_290_reg[7] ;
  input \right_border_buf_0_10_fu_290_reg[6] ;
  input \right_border_buf_0_10_fu_290_reg[5] ;
  input \right_border_buf_0_10_fu_290_reg[4] ;
  input \right_border_buf_0_10_fu_290_reg[3] ;
  input \right_border_buf_0_10_fu_290_reg[2] ;
  input \right_border_buf_0_10_fu_290_reg[1] ;
  input \right_border_buf_0_10_fu_290_reg[0] ;

  wire [9:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [9:0]Q;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2360;
  wire ap_clk;
  wire ce0;
  wire or_ln457_reg_2374_pp0_iter1_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire \right_border_buf_0_10_fu_290_reg[0] ;
  wire \right_border_buf_0_10_fu_290_reg[1] ;
  wire \right_border_buf_0_10_fu_290_reg[2] ;
  wire \right_border_buf_0_10_fu_290_reg[3] ;
  wire \right_border_buf_0_10_fu_290_reg[4] ;
  wire \right_border_buf_0_10_fu_290_reg[5] ;
  wire \right_border_buf_0_10_fu_290_reg[6] ;
  wire \right_border_buf_0_10_fu_290_reg[7] ;
  wire we0;
  wire we1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_7_U/Filter2D_k_buf_0_eOg_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(we1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT5 #(
    .INIT(32'h00004000)) 
    ram_reg_i_1__2
       (.I0(ram_reg_1),
        .I1(and_ln118_reg_2360),
        .I2(ram_reg_2),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .O(we0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_290[0]_i_1 
       (.I0(DOADO[0]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_10_fu_290_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_290[1]_i_1 
       (.I0(DOADO[1]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_10_fu_290_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_290[2]_i_1 
       (.I0(DOADO[2]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_10_fu_290_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_290[3]_i_1 
       (.I0(DOADO[3]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_10_fu_290_reg[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_290[4]_i_1 
       (.I0(DOADO[4]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_10_fu_290_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_290[5]_i_1 
       (.I0(DOADO[5]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_10_fu_290_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_290[6]_i_1 
       (.I0(DOADO[6]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_10_fu_290_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_290[7]_i_1 
       (.I0(DOADO[7]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_10_fu_290_reg[7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_30
   (DOADO,
    D,
    \or_ln457_reg_2374_pp0_iter1_reg_reg[0] ,
    \xor_ln493_4_reg_2341_reg[1] ,
    ram_reg_0,
    \xor_ln493_5_reg_2346_reg[1] ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    \xor_ln493_4_reg_2341_reg[1]_0 ,
    ram_reg_8,
    ap_clk,
    ce0,
    we1,
    ADDRARDADDR,
    Q,
    DIADI,
    ram_reg_9,
    WEA,
    WEBWE,
    din4,
    xor_ln493_2_reg_2331,
    icmp_ln899_1_reg_2317,
    din3,
    din2,
    grp_fu_1948_p2,
    \right_border_buf_0_5_fu_270_reg[7] ,
    or_ln457_reg_2374_pp0_iter1_reg,
    p,
    xor_ln493_3_reg_2336,
    p_0,
    p_1,
    \right_border_buf_0_5_fu_270_reg[6] ,
    p_2,
    \right_border_buf_0_5_fu_270_reg[5] ,
    p_3,
    p_4,
    \right_border_buf_0_5_fu_270_reg[4] ,
    p_5,
    \right_border_buf_0_5_fu_270_reg[3] ,
    p_6,
    p_7,
    \right_border_buf_0_5_fu_270_reg[2] ,
    \right_border_buf_0_5_fu_270_reg[1] ,
    p_8,
    \right_border_buf_0_5_fu_270_reg[0] ,
    p_9);
  output [7:0]DOADO;
  output [2:0]D;
  output [7:0]\or_ln457_reg_2374_pp0_iter1_reg_reg[0] ;
  output \xor_ln493_4_reg_2341_reg[1] ;
  output ram_reg_0;
  output [2:0]\xor_ln493_5_reg_2346_reg[1] ;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output \xor_ln493_4_reg_2341_reg[1]_0 ;
  output ram_reg_8;
  input ap_clk;
  input ce0;
  input we1;
  input [9:0]ADDRARDADDR;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]ram_reg_9;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [4:0]din4;
  input [2:0]xor_ln493_2_reg_2331;
  input icmp_ln899_1_reg_2317;
  input [2:0]din3;
  input [2:0]din2;
  input [0:0]grp_fu_1948_p2;
  input \right_border_buf_0_5_fu_270_reg[7] ;
  input or_ln457_reg_2374_pp0_iter1_reg;
  input p;
  input [0:0]xor_ln493_3_reg_2336;
  input [1:0]p_0;
  input p_1;
  input \right_border_buf_0_5_fu_270_reg[6] ;
  input p_2;
  input \right_border_buf_0_5_fu_270_reg[5] ;
  input p_3;
  input p_4;
  input \right_border_buf_0_5_fu_270_reg[4] ;
  input p_5;
  input \right_border_buf_0_5_fu_270_reg[3] ;
  input p_6;
  input p_7;
  input \right_border_buf_0_5_fu_270_reg[2] ;
  input \right_border_buf_0_5_fu_270_reg[1] ;
  input p_8;
  input \right_border_buf_0_5_fu_270_reg[0] ;
  input p_9;

  wire [9:0]ADDRARDADDR;
  wire [2:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ce0;
  wire [2:0]din2;
  wire [2:0]din3;
  wire [4:0]din4;
  wire [0:0]grp_fu_1948_p2;
  wire icmp_ln899_1_reg_2317;
  wire or_ln457_reg_2374_pp0_iter1_reg;
  wire [7:0]\or_ln457_reg_2374_pp0_iter1_reg_reg[0] ;
  wire p;
  wire [1:0]p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]ram_reg_9;
  wire \right_border_buf_0_5_fu_270_reg[0] ;
  wire \right_border_buf_0_5_fu_270_reg[1] ;
  wire \right_border_buf_0_5_fu_270_reg[2] ;
  wire \right_border_buf_0_5_fu_270_reg[3] ;
  wire \right_border_buf_0_5_fu_270_reg[4] ;
  wire \right_border_buf_0_5_fu_270_reg[5] ;
  wire \right_border_buf_0_5_fu_270_reg[6] ;
  wire \right_border_buf_0_5_fu_270_reg[7] ;
  wire \src_kernel_win_0_va_21_reg_2439[0]_i_2_n_1 ;
  wire \src_kernel_win_0_va_21_reg_2439[3]_i_2_n_1 ;
  wire \src_kernel_win_0_va_21_reg_2439[7]_i_2_n_1 ;
  wire \src_kernel_win_0_va_23_reg_2451[0]_i_3_n_1 ;
  wire \src_kernel_win_0_va_23_reg_2451[7]_i_3_n_1 ;
  wire we1;
  wire [2:0]xor_ln493_2_reg_2331;
  wire [0:0]xor_ln493_3_reg_2336;
  wire \xor_ln493_4_reg_2341_reg[1] ;
  wire \xor_ln493_4_reg_2341_reg[1]_0 ;
  wire [2:0]\xor_ln493_5_reg_2346_reg[1] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    p_i_13
       (.I0(\right_border_buf_0_5_fu_270_reg[7] ),
        .I1(DOADO[7]),
        .I2(xor_ln493_3_reg_2336),
        .I3(p),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(ram_reg_9[7]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_14
       (.I0(DOADO[6]),
        .I1(\right_border_buf_0_5_fu_270_reg[6] ),
        .I2(xor_ln493_3_reg_2336),
        .I3(ram_reg_9[6]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_2),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_17
       (.I0(DOADO[5]),
        .I1(\right_border_buf_0_5_fu_270_reg[5] ),
        .I2(xor_ln493_3_reg_2336),
        .I3(ram_reg_9[5]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_3),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_18
       (.I0(DOADO[4]),
        .I1(\right_border_buf_0_5_fu_270_reg[4] ),
        .I2(xor_ln493_3_reg_2336),
        .I3(ram_reg_9[4]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_5),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    p_i_20
       (.I0(\right_border_buf_0_5_fu_270_reg[3] ),
        .I1(DOADO[3]),
        .I2(xor_ln493_3_reg_2336),
        .I3(p_6),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(ram_reg_9[3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    p_i_25
       (.I0(\right_border_buf_0_5_fu_270_reg[1] ),
        .I1(DOADO[1]),
        .I2(xor_ln493_3_reg_2336),
        .I3(p_8),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(ram_reg_9[1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    p_i_27
       (.I0(\right_border_buf_0_5_fu_270_reg[0] ),
        .I1(DOADO[0]),
        .I2(xor_ln493_3_reg_2336),
        .I3(p_9),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(ram_reg_9[0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    p_i_4__2
       (.I0(ram_reg_1),
        .I1(p_0[0]),
        .I2(p_1),
        .I3(icmp_ln899_1_reg_2317),
        .I4(p_0[1]),
        .I5(din4[3]),
        .O(\xor_ln493_5_reg_2346_reg[1] [2]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    p_i_6__2
       (.I0(ram_reg_3),
        .I1(p_0[0]),
        .I2(p_4),
        .I3(icmp_ln899_1_reg_2317),
        .I4(p_0[1]),
        .I5(din4[2]),
        .O(\xor_ln493_5_reg_2346_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    p_i_7__2
       (.I0(ram_reg_5),
        .I1(p_0[0]),
        .I2(p_7),
        .I3(icmp_ln899_1_reg_2317),
        .I4(p_0[1]),
        .I5(din4[1]),
        .O(\xor_ln493_5_reg_2346_reg[1] [0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_6_U/Filter2D_k_buf_0_eOg_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(we1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \right_border_buf_0_5_fu_270[0]_i_1 
       (.I0(\right_border_buf_0_5_fu_270_reg[0] ),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(DOADO[0]),
        .O(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \right_border_buf_0_5_fu_270[1]_i_1 
       (.I0(\right_border_buf_0_5_fu_270_reg[1] ),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(DOADO[1]),
        .O(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_5_fu_270[2]_i_1 
       (.I0(DOADO[2]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_270_reg[2] ),
        .O(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \right_border_buf_0_5_fu_270[3]_i_1 
       (.I0(\right_border_buf_0_5_fu_270_reg[3] ),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(DOADO[3]),
        .O(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_5_fu_270[4]_i_1 
       (.I0(DOADO[4]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_270_reg[4] ),
        .O(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_5_fu_270[5]_i_1 
       (.I0(DOADO[5]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_270_reg[5] ),
        .O(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_5_fu_270[6]_i_1 
       (.I0(DOADO[6]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_270_reg[6] ),
        .O(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \right_border_buf_0_5_fu_270[7]_i_1 
       (.I0(\right_border_buf_0_5_fu_270_reg[7] ),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(DOADO[7]),
        .O(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_2439[0]_i_1 
       (.I0(din4[0]),
        .I1(xor_ln493_2_reg_2331[2]),
        .I2(\src_kernel_win_0_va_21_reg_2439[0]_i_2_n_1 ),
        .I3(icmp_ln899_1_reg_2317),
        .I4(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD1DDD111)) 
    \src_kernel_win_0_va_21_reg_2439[0]_i_2 
       (.I0(\src_kernel_win_0_va_23_reg_2451[0]_i_3_n_1 ),
        .I1(xor_ln493_2_reg_2331[1]),
        .I2(din3[0]),
        .I3(xor_ln493_2_reg_2331[0]),
        .I4(din2[0]),
        .O(\src_kernel_win_0_va_21_reg_2439[0]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_2439[3]_i_1 
       (.I0(din4[1]),
        .I1(xor_ln493_2_reg_2331[2]),
        .I2(\src_kernel_win_0_va_21_reg_2439[3]_i_2_n_1 ),
        .I3(icmp_ln899_1_reg_2317),
        .I4(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [3]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hD1DDD111)) 
    \src_kernel_win_0_va_21_reg_2439[3]_i_2 
       (.I0(ram_reg_4),
        .I1(xor_ln493_2_reg_2331[1]),
        .I2(din3[1]),
        .I3(xor_ln493_2_reg_2331[0]),
        .I4(din2[1]),
        .O(\src_kernel_win_0_va_21_reg_2439[3]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_2439[7]_i_1 
       (.I0(din4[4]),
        .I1(xor_ln493_2_reg_2331[2]),
        .I2(\src_kernel_win_0_va_21_reg_2439[7]_i_2_n_1 ),
        .I3(icmp_ln899_1_reg_2317),
        .I4(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [7]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hD1DDD111)) 
    \src_kernel_win_0_va_21_reg_2439[7]_i_2 
       (.I0(\src_kernel_win_0_va_23_reg_2451[7]_i_3_n_1 ),
        .I1(xor_ln493_2_reg_2331[1]),
        .I2(din3[2]),
        .I3(xor_ln493_2_reg_2331[0]),
        .I4(din2[2]),
        .O(\src_kernel_win_0_va_21_reg_2439[7]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hD1DDD111)) 
    \src_kernel_win_0_va_23_reg_2451[0]_i_2 
       (.I0(\src_kernel_win_0_va_23_reg_2451[0]_i_3_n_1 ),
        .I1(grp_fu_1948_p2),
        .I2(din3[0]),
        .I3(xor_ln493_2_reg_2331[0]),
        .I4(din2[0]),
        .O(\xor_ln493_4_reg_2341_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_23_reg_2451[0]_i_3 
       (.I0(DOADO[0]),
        .I1(\right_border_buf_0_5_fu_270_reg[0] ),
        .I2(xor_ln493_2_reg_2331[0]),
        .I3(ram_reg_9[0]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_9),
        .O(\src_kernel_win_0_va_23_reg_2451[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_23_reg_2451[1]_i_3 
       (.I0(DOADO[1]),
        .I1(\right_border_buf_0_5_fu_270_reg[1] ),
        .I2(xor_ln493_2_reg_2331[0]),
        .I3(ram_reg_9[1]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_8),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_23_reg_2451[3]_i_3 
       (.I0(DOADO[3]),
        .I1(\right_border_buf_0_5_fu_270_reg[3] ),
        .I2(xor_ln493_2_reg_2331[0]),
        .I3(ram_reg_9[3]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p_6),
        .O(ram_reg_4));
  LUT5 #(
    .INIT(32'hD1DDD111)) 
    \src_kernel_win_0_va_23_reg_2451[7]_i_2 
       (.I0(\src_kernel_win_0_va_23_reg_2451[7]_i_3_n_1 ),
        .I1(grp_fu_1948_p2),
        .I2(din3[2]),
        .I3(xor_ln493_2_reg_2331[0]),
        .I4(din2[2]),
        .O(\xor_ln493_4_reg_2341_reg[1] ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_23_reg_2451[7]_i_3 
       (.I0(DOADO[7]),
        .I1(\right_border_buf_0_5_fu_270_reg[7] ),
        .I2(xor_ln493_2_reg_2331[0]),
        .I3(ram_reg_9[7]),
        .I4(or_ln457_reg_2374_pp0_iter1_reg),
        .I5(p),
        .O(\src_kernel_win_0_va_23_reg_2451[7]_i_3_n_1 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_31
   (DOADO,
    E,
    WEBWE,
    D,
    \xor_ln493_3_reg_2336_reg[0] ,
    \or_ln457_reg_2374_pp0_iter1_reg_reg[0] ,
    ap_clk,
    ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    ap_block_pp0_stage0_subdone0_in,
    ap_enable_reg_pp0_iter1,
    Q,
    ram_reg_0,
    and_ln118_reg_2360,
    ram_reg_1,
    icmp_ln887_reg_2291,
    \src_kernel_win_0_va_20_reg_2433_reg[7] ,
    or_ln457_reg_2374_pp0_iter1_reg,
    \right_border_buf_0_s_fu_250_reg[6] ,
    \right_border_buf_0_s_fu_250_reg[5] ,
    \right_border_buf_0_s_fu_250_reg[4] ,
    \src_kernel_win_0_va_20_reg_2433_reg[3] ,
    din1,
    xor_ln493_3_reg_2336,
    \right_border_buf_0_s_fu_250_reg[2] ,
    \src_kernel_win_0_va_20_reg_2433_reg[1] ,
    \src_kernel_win_0_va_20_reg_2433_reg[0] ,
    \src_kernel_win_0_va_20_reg_2433_reg[7]_0 ,
    icmp_ln899_1_reg_2317,
    \src_kernel_win_0_va_20_reg_2433_reg[3]_0 ,
    \src_kernel_win_0_va_20_reg_2433_reg[1]_0 ,
    \src_kernel_win_0_va_20_reg_2433_reg[0]_0 );
  output [7:0]DOADO;
  output [0:0]E;
  output [0:0]WEBWE;
  output [7:0]D;
  output \xor_ln493_3_reg_2336_reg[0] ;
  output [3:0]\or_ln457_reg_2374_pp0_iter1_reg_reg[0] ;
  input ap_clk;
  input ce0;
  input [9:0]ADDRARDADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ram_reg_0;
  input and_ln118_reg_2360;
  input ram_reg_1;
  input icmp_ln887_reg_2291;
  input \src_kernel_win_0_va_20_reg_2433_reg[7] ;
  input or_ln457_reg_2374_pp0_iter1_reg;
  input \right_border_buf_0_s_fu_250_reg[6] ;
  input \right_border_buf_0_s_fu_250_reg[5] ;
  input \right_border_buf_0_s_fu_250_reg[4] ;
  input \src_kernel_win_0_va_20_reg_2433_reg[3] ;
  input [0:0]din1;
  input [0:0]xor_ln493_3_reg_2336;
  input \right_border_buf_0_s_fu_250_reg[2] ;
  input \src_kernel_win_0_va_20_reg_2433_reg[1] ;
  input \src_kernel_win_0_va_20_reg_2433_reg[0] ;
  input \src_kernel_win_0_va_20_reg_2433_reg[7]_0 ;
  input icmp_ln899_1_reg_2317;
  input \src_kernel_win_0_va_20_reg_2433_reg[3]_0 ;
  input \src_kernel_win_0_va_20_reg_2433_reg[1]_0 ;
  input \src_kernel_win_0_va_20_reg_2433_reg[0]_0 ;

  wire [9:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2360;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ce0;
  wire [0:0]din1;
  wire icmp_ln887_reg_2291;
  wire icmp_ln899_1_reg_2317;
  wire or_ln457_reg_2374_pp0_iter1_reg;
  wire [3:0]\or_ln457_reg_2374_pp0_iter1_reg_reg[0] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_13_n_1;
  wire \right_border_buf_0_s_fu_250_reg[2] ;
  wire \right_border_buf_0_s_fu_250_reg[4] ;
  wire \right_border_buf_0_s_fu_250_reg[5] ;
  wire \right_border_buf_0_s_fu_250_reg[6] ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[0] ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[0]_0 ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[1] ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[1]_0 ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[3] ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[3]_0 ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[7] ;
  wire \src_kernel_win_0_va_20_reg_2433_reg[7]_0 ;
  wire [0:0]xor_ln493_3_reg_2336;
  wire \xor_ln493_3_reg_2336_reg[0] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'h35)) 
    p_i_23
       (.I0(D[2]),
        .I1(din1),
        .I2(xor_ln493_3_reg_2336),
        .O(\xor_ln493_3_reg_2336_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_12
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .O(WEBWE));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_13
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_13_n_1));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    ram_reg_i_2__0
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ram_reg_i_13_n_1),
        .I2(ram_reg_0),
        .I3(and_ln118_reg_2360),
        .I4(ram_reg_1),
        .I5(icmp_ln887_reg_2291),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \right_border_buf_0_s_fu_250[0]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2433_reg[0] ),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(DOADO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \right_border_buf_0_s_fu_250[1]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2433_reg[1] ),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(DOADO[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_250[2]_i_1 
       (.I0(DOADO[2]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_250_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \right_border_buf_0_s_fu_250[3]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2433_reg[3] ),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(DOADO[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_250[4]_i_1 
       (.I0(DOADO[4]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_250_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_250[5]_i_1 
       (.I0(DOADO[5]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_250_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_250[6]_i_1 
       (.I0(DOADO[6]),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_250_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \right_border_buf_0_s_fu_250[7]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2433_reg[7] ),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(DOADO[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \src_kernel_win_0_va_20_reg_2433[0]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2433_reg[0] ),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(DOADO[0]),
        .I3(\src_kernel_win_0_va_20_reg_2433_reg[0]_0 ),
        .I4(icmp_ln899_1_reg_2317),
        .O(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \src_kernel_win_0_va_20_reg_2433[1]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2433_reg[1] ),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(\src_kernel_win_0_va_20_reg_2433_reg[1]_0 ),
        .I4(icmp_ln899_1_reg_2317),
        .O(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \src_kernel_win_0_va_20_reg_2433[3]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2433_reg[3] ),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(DOADO[3]),
        .I3(\src_kernel_win_0_va_20_reg_2433_reg[3]_0 ),
        .I4(icmp_ln899_1_reg_2317),
        .O(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \src_kernel_win_0_va_20_reg_2433[7]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2433_reg[7] ),
        .I1(or_ln457_reg_2374_pp0_iter1_reg),
        .I2(DOADO[7]),
        .I3(\src_kernel_win_0_va_20_reg_2433_reg[7]_0 ),
        .I4(icmp_ln899_1_reg_2317),
        .O(\or_ln457_reg_2374_pp0_iter1_reg_reg[0] [3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GaussianBlur
   (\mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[2] ,
    ce,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[0]_0 ,
    \p_Val2_4_reg_2528_reg[7] ,
    ap_clk,
    DIADI,
    SS,
    ce_0,
    mOutPtr,
    ap_rst_n,
    img_1_data_stream_0_empty_n,
    img_2_data_stream_0_full_n,
    start_for_GaussianBlur_U0_empty_n,
    Q,
    ap_idle,
    ap_idle_0,
    ap_idle_1);
  output \mOutPtr_reg[0] ;
  output \ap_CS_fsm_reg[2] ;
  output ce;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[0]_0 ;
  output [7:0]\p_Val2_4_reg_2528_reg[7] ;
  input ap_clk;
  input [7:0]DIADI;
  input [0:0]SS;
  input ce_0;
  input [0:0]mOutPtr;
  input ap_rst_n;
  input img_1_data_stream_0_empty_n;
  input img_2_data_stream_0_full_n;
  input start_for_GaussianBlur_U0_empty_n;
  input [0:0]Q;
  input [0:0]ap_idle;
  input [0:0]ap_idle_0;
  input ap_idle_1;

  wire [7:0]DIADI;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire [0:0]ap_idle;
  wire [0:0]ap_idle_0;
  wire ap_idle_1;
  wire ap_rst_n;
  wire ce;
  wire ce_0;
  wire grp_Filter2D_fu_40_ap_start_reg_reg_n_1;
  wire grp_Filter2D_fu_40_n_7;
  wire img_1_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire internal_empty_n_reg;
  wire [0:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire [7:0]\p_Val2_4_reg_2528_reg[7] ;
  wire start_for_GaussianBlur_U0_empty_n;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    ap_idle_INST_0_i_6
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(Q),
        .I2(ap_idle),
        .I3(ap_idle_0),
        .I4(ap_idle_1),
        .O(\ap_CS_fsm_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D grp_Filter2D_fu_40
       (.D(ap_NS_fsm),
        .DIADI(DIADI),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .SS(SS),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce),
        .ce_0(ce_0),
        .grp_Filter2D_fu_40_ap_start_reg_reg(grp_Filter2D_fu_40_ap_start_reg_reg_n_1),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(grp_Filter2D_fu_40_n_7),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\p_Val2_4_reg_2528_reg[7]_0 (\p_Val2_4_reg_2528_reg[7] ),
        .start_for_GaussianBlur_U0_empty_n(start_for_GaussianBlur_U0_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_Filter2D_fu_40_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_40_n_7),
        .Q(grp_Filter2D_fu_40_ap_start_reg_reg_n_1),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo
   (E,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    Q,
    ap_done,
    ap_rst_n_0,
    \odata_int_reg[32] ,
    \ireg_reg[23] ,
    video_out_TKEEP,
    video_out_TUSER,
    video_out_TLAST,
    SS,
    ap_clk,
    ap_rst_n,
    ce,
    video_out_TREADY,
    start_for_Mat2AXIvideo_U0_empty_n,
    img_4_data_stream_2_empty_n,
    img_4_data_stream_1_empty_n,
    img_4_data_stream_0_empty_n,
    D,
    \odata_int_reg[23] );
  output [0:0]E;
  output Mat2AXIvideo_U0_img_data_stream_2_V_read;
  output [0:0]Q;
  output ap_done;
  output ap_rst_n_0;
  output [4:0]\odata_int_reg[32] ;
  output [2:0]\ireg_reg[23] ;
  output [0:0]video_out_TKEEP;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input ce;
  input video_out_TREADY;
  input start_for_Mat2AXIvideo_U0_empty_n;
  input img_4_data_stream_2_empty_n;
  input img_4_data_stream_1_empty_n;
  input img_4_data_stream_0_empty_n;
  input [2:0]D;
  input [2:0]\odata_int_reg[23] ;

  wire [2:0]D;
  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_done_INST_0_i_1_n_1;
  wire ap_done_INST_0_i_2_n_1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_1;
  wire ap_enable_reg_pp0_iter2_reg_n_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \axi_last_V_reg_283[0]_i_2_n_1 ;
  wire \axi_last_V_reg_283_reg_n_1_[0] ;
  wire ce;
  wire [8:0]i_V_fu_212_p2;
  wire [8:0]i_V_reg_269;
  wire i_V_reg_2690;
  wire \i_V_reg_269[8]_i_3_n_1 ;
  wire icmp_ln126_fu_218_p2;
  wire \icmp_ln126_reg_274[0]_i_3_n_1 ;
  wire \icmp_ln126_reg_274[0]_i_4_n_1 ;
  wire icmp_ln126_reg_274_pp0_iter1_reg;
  wire \icmp_ln126_reg_274_reg_n_1_[0] ;
  wire img_4_data_stream_0_empty_n;
  wire img_4_data_stream_1_empty_n;
  wire img_4_data_stream_2_empty_n;
  wire [2:0]\ireg_reg[23] ;
  wire [9:0]j_V_fu_224_p2;
  wire [2:0]\odata_int_reg[23] ;
  wire [4:0]\odata_int_reg[32] ;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_1;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_13;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_2;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_21;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_22;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_23;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_9;
  wire start_for_Mat2AXIvideo_U0_empty_n;
  wire t_V_2_reg_190;
  wire t_V_2_reg_1900;
  wire \t_V_2_reg_190[6]_i_1_n_1 ;
  wire \t_V_2_reg_190[9]_i_5_n_1 ;
  wire [9:0]t_V_2_reg_190_reg;
  wire t_V_reg_179;
  wire \t_V_reg_179_reg_n_1_[0] ;
  wire \t_V_reg_179_reg_n_1_[1] ;
  wire \t_V_reg_179_reg_n_1_[2] ;
  wire \t_V_reg_179_reg_n_1_[3] ;
  wire \t_V_reg_179_reg_n_1_[4] ;
  wire \t_V_reg_179_reg_n_1_[5] ;
  wire \t_V_reg_179_reg_n_1_[6] ;
  wire \t_V_reg_179_reg_n_1_[7] ;
  wire \t_V_reg_179_reg_n_1_[8] ;
  wire tmp_user_V_fu_128;
  wire [0:0]video_out_TKEEP;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  LUT4 #(
    .INIT(16'h0010)) 
    ap_done_INST_0_i_1
       (.I0(\t_V_reg_179_reg_n_1_[2] ),
        .I1(\t_V_reg_179_reg_n_1_[4] ),
        .I2(\t_V_reg_179_reg_n_1_[7] ),
        .I3(ap_done_INST_0_i_2_n_1),
        .O(ap_done_INST_0_i_1_n_1));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    ap_done_INST_0_i_2
       (.I0(\t_V_reg_179_reg_n_1_[1] ),
        .I1(\t_V_reg_179_reg_n_1_[0] ),
        .I2(\t_V_reg_179_reg_n_1_[3] ),
        .I3(\t_V_reg_179_reg_n_1_[5] ),
        .I4(\t_V_reg_179_reg_n_1_[6] ),
        .I5(\t_V_reg_179_reg_n_1_[8] ),
        .O(ap_done_INST_0_i_2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_21),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_1),
        .Q(ap_enable_reg_pp0_iter1_reg_n_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_n_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_last_V_reg_283[0]_i_2 
       (.I0(t_V_2_reg_190_reg[6]),
        .I1(\t_V_2_reg_190[9]_i_5_n_1 ),
        .O(\axi_last_V_reg_283[0]_i_2_n_1 ));
  FDRE \axi_last_V_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .Q(\axi_last_V_reg_283_reg_n_1_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_269[0]_i_1 
       (.I0(\t_V_reg_179_reg_n_1_[0] ),
        .O(i_V_fu_212_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_269[1]_i_1 
       (.I0(\t_V_reg_179_reg_n_1_[0] ),
        .I1(\t_V_reg_179_reg_n_1_[1] ),
        .O(i_V_fu_212_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_269[2]_i_1 
       (.I0(\t_V_reg_179_reg_n_1_[2] ),
        .I1(\t_V_reg_179_reg_n_1_[1] ),
        .I2(\t_V_reg_179_reg_n_1_[0] ),
        .O(i_V_fu_212_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_269[3]_i_1 
       (.I0(\t_V_reg_179_reg_n_1_[3] ),
        .I1(\t_V_reg_179_reg_n_1_[0] ),
        .I2(\t_V_reg_179_reg_n_1_[1] ),
        .I3(\t_V_reg_179_reg_n_1_[2] ),
        .O(i_V_fu_212_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_269[4]_i_1 
       (.I0(\t_V_reg_179_reg_n_1_[4] ),
        .I1(\t_V_reg_179_reg_n_1_[2] ),
        .I2(\t_V_reg_179_reg_n_1_[1] ),
        .I3(\t_V_reg_179_reg_n_1_[0] ),
        .I4(\t_V_reg_179_reg_n_1_[3] ),
        .O(i_V_fu_212_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_269[5]_i_1 
       (.I0(\t_V_reg_179_reg_n_1_[5] ),
        .I1(\t_V_reg_179_reg_n_1_[3] ),
        .I2(\t_V_reg_179_reg_n_1_[0] ),
        .I3(\t_V_reg_179_reg_n_1_[1] ),
        .I4(\t_V_reg_179_reg_n_1_[2] ),
        .I5(\t_V_reg_179_reg_n_1_[4] ),
        .O(i_V_fu_212_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_269[6]_i_1 
       (.I0(\t_V_reg_179_reg_n_1_[6] ),
        .I1(\i_V_reg_269[8]_i_3_n_1 ),
        .O(i_V_fu_212_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_269[7]_i_1 
       (.I0(\t_V_reg_179_reg_n_1_[7] ),
        .I1(\i_V_reg_269[8]_i_3_n_1 ),
        .I2(\t_V_reg_179_reg_n_1_[6] ),
        .O(i_V_fu_212_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_269[8]_i_2 
       (.I0(\t_V_reg_179_reg_n_1_[8] ),
        .I1(\t_V_reg_179_reg_n_1_[6] ),
        .I2(\i_V_reg_269[8]_i_3_n_1 ),
        .I3(\t_V_reg_179_reg_n_1_[7] ),
        .O(i_V_fu_212_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_269[8]_i_3 
       (.I0(\t_V_reg_179_reg_n_1_[5] ),
        .I1(\t_V_reg_179_reg_n_1_[3] ),
        .I2(\t_V_reg_179_reg_n_1_[0] ),
        .I3(\t_V_reg_179_reg_n_1_[1] ),
        .I4(\t_V_reg_179_reg_n_1_[2] ),
        .I5(\t_V_reg_179_reg_n_1_[4] ),
        .O(\i_V_reg_269[8]_i_3_n_1 ));
  FDRE \i_V_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_212_p2[0]),
        .Q(i_V_reg_269[0]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_212_p2[1]),
        .Q(i_V_reg_269[1]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_212_p2[2]),
        .Q(i_V_reg_269[2]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_212_p2[3]),
        .Q(i_V_reg_269[3]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_212_p2[4]),
        .Q(i_V_reg_269[4]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_212_p2[5]),
        .Q(i_V_reg_269[5]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_212_p2[6]),
        .Q(i_V_reg_269[6]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_212_p2[7]),
        .Q(i_V_reg_269[7]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_212_p2[8]),
        .Q(i_V_reg_269[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln126_reg_274[0]_i_2 
       (.I0(t_V_2_reg_190_reg[5]),
        .I1(t_V_2_reg_190_reg[3]),
        .I2(t_V_2_reg_190_reg[6]),
        .I3(\icmp_ln126_reg_274[0]_i_3_n_1 ),
        .O(icmp_ln126_fu_218_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \icmp_ln126_reg_274[0]_i_3 
       (.I0(t_V_2_reg_190_reg[4]),
        .I1(t_V_2_reg_190_reg[2]),
        .I2(t_V_2_reg_190_reg[7]),
        .I3(\icmp_ln126_reg_274[0]_i_4_n_1 ),
        .I4(t_V_2_reg_190_reg[0]),
        .I5(t_V_2_reg_190_reg[1]),
        .O(\icmp_ln126_reg_274[0]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln126_reg_274[0]_i_4 
       (.I0(t_V_2_reg_190_reg[8]),
        .I1(t_V_2_reg_190_reg[9]),
        .O(\icmp_ln126_reg_274[0]_i_4_n_1 ));
  FDRE \icmp_ln126_reg_274_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .Q(icmp_ln126_reg_274_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln126_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_23),
        .Q(\icmp_ln126_reg_274_reg_n_1_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_AXI_video_strm_V_data_V_U
       (.D(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .E(E),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,Q}),
        .SR(t_V_2_reg_190),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (i_V_reg_2690),
        .\ap_CS_fsm_reg[2] (ap_NS_fsm),
        .\ap_CS_fsm_reg[2]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .\ap_CS_fsm_reg[2]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_23),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_done_0(ap_done_INST_0_i_1_n_1),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(t_V_2_reg_1900),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_AXI_video_strm_V_data_V_U_n_1),
        .ap_rst_n_1(regslice_both_AXI_video_strm_V_data_V_U_n_2),
        .ap_rst_n_2(ap_rst_n_0),
        .ap_rst_n_3(regslice_both_AXI_video_strm_V_data_V_U_n_21),
        .\axi_last_V_reg_283_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .\axi_last_V_reg_283_reg[0]_0 (\axi_last_V_reg_283_reg_n_1_[0] ),
        .\axi_last_V_reg_283_reg[0]_1 (t_V_2_reg_190_reg[9:7]),
        .\axi_last_V_reg_283_reg[0]_2 (\axi_last_V_reg_283[0]_i_2_n_1 ),
        .ce(ce),
        .icmp_ln126_fu_218_p2(icmp_ln126_fu_218_p2),
        .icmp_ln126_reg_274_pp0_iter1_reg(icmp_ln126_reg_274_pp0_iter1_reg),
        .\icmp_ln126_reg_274_reg[0] (\icmp_ln126_reg_274_reg_n_1_[0] ),
        .img_4_data_stream_0_empty_n(img_4_data_stream_0_empty_n),
        .img_4_data_stream_1_empty_n(img_4_data_stream_1_empty_n),
        .img_4_data_stream_2_empty_n(img_4_data_stream_2_empty_n),
        .\ireg_reg[23] (\ireg_reg[23] ),
        .\ireg_reg[23]_0 (D),
        .\ireg_reg[32] (ap_enable_reg_pp0_iter1_reg_n_1),
        .\odata_int_reg[23] (\odata_int_reg[23] ),
        .\odata_int_reg[32] (\odata_int_reg[32] ),
        .start_for_Mat2AXIvideo_U0_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
        .tmp_user_V_fu_128(tmp_user_V_fu_128),
        .\tmp_user_V_fu_128_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1 regslice_both_AXI_video_strm_V_keep_V_U
       (.D(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3 regslice_both_AXI_video_strm_V_last_V_U
       (.D(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\odata_int_reg[0] (\axi_last_V_reg_283_reg_n_1_[0] ),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_18 regslice_both_AXI_video_strm_V_user_V_U
       (.D(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .tmp_user_V_fu_128(tmp_user_V_fu_128),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_190[0]_i_1 
       (.I0(t_V_2_reg_190_reg[0]),
        .O(j_V_fu_224_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_190[1]_i_1 
       (.I0(t_V_2_reg_190_reg[0]),
        .I1(t_V_2_reg_190_reg[1]),
        .O(j_V_fu_224_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_2_reg_190[2]_i_1 
       (.I0(t_V_2_reg_190_reg[2]),
        .I1(t_V_2_reg_190_reg[1]),
        .I2(t_V_2_reg_190_reg[0]),
        .O(j_V_fu_224_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_2_reg_190[3]_i_1 
       (.I0(t_V_2_reg_190_reg[3]),
        .I1(t_V_2_reg_190_reg[0]),
        .I2(t_V_2_reg_190_reg[1]),
        .I3(t_V_2_reg_190_reg[2]),
        .O(j_V_fu_224_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_2_reg_190[4]_i_1 
       (.I0(t_V_2_reg_190_reg[4]),
        .I1(t_V_2_reg_190_reg[2]),
        .I2(t_V_2_reg_190_reg[1]),
        .I3(t_V_2_reg_190_reg[0]),
        .I4(t_V_2_reg_190_reg[3]),
        .O(j_V_fu_224_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_2_reg_190[5]_i_1 
       (.I0(t_V_2_reg_190_reg[5]),
        .I1(t_V_2_reg_190_reg[3]),
        .I2(t_V_2_reg_190_reg[0]),
        .I3(t_V_2_reg_190_reg[1]),
        .I4(t_V_2_reg_190_reg[2]),
        .I5(t_V_2_reg_190_reg[4]),
        .O(j_V_fu_224_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_190[6]_i_1 
       (.I0(t_V_2_reg_190_reg[6]),
        .I1(\t_V_2_reg_190[9]_i_5_n_1 ),
        .O(\t_V_2_reg_190[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \t_V_2_reg_190[7]_i_1 
       (.I0(t_V_2_reg_190_reg[7]),
        .I1(\t_V_2_reg_190[9]_i_5_n_1 ),
        .I2(t_V_2_reg_190_reg[6]),
        .O(j_V_fu_224_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_2_reg_190[8]_i_1 
       (.I0(t_V_2_reg_190_reg[8]),
        .I1(t_V_2_reg_190_reg[6]),
        .I2(\t_V_2_reg_190[9]_i_5_n_1 ),
        .I3(t_V_2_reg_190_reg[7]),
        .O(j_V_fu_224_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \t_V_2_reg_190[9]_i_3 
       (.I0(t_V_2_reg_190_reg[9]),
        .I1(t_V_2_reg_190_reg[7]),
        .I2(\t_V_2_reg_190[9]_i_5_n_1 ),
        .I3(t_V_2_reg_190_reg[6]),
        .I4(t_V_2_reg_190_reg[8]),
        .O(j_V_fu_224_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_2_reg_190[9]_i_5 
       (.I0(t_V_2_reg_190_reg[5]),
        .I1(t_V_2_reg_190_reg[3]),
        .I2(t_V_2_reg_190_reg[0]),
        .I3(t_V_2_reg_190_reg[1]),
        .I4(t_V_2_reg_190_reg[2]),
        .I5(t_V_2_reg_190_reg[4]),
        .O(\t_V_2_reg_190[9]_i_5_n_1 ));
  FDRE \t_V_2_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(j_V_fu_224_p2[0]),
        .Q(t_V_2_reg_190_reg[0]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(j_V_fu_224_p2[1]),
        .Q(t_V_2_reg_190_reg[1]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(j_V_fu_224_p2[2]),
        .Q(t_V_2_reg_190_reg[2]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(j_V_fu_224_p2[3]),
        .Q(t_V_2_reg_190_reg[3]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(j_V_fu_224_p2[4]),
        .Q(t_V_2_reg_190_reg[4]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(j_V_fu_224_p2[5]),
        .Q(t_V_2_reg_190_reg[5]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190[6]_i_1_n_1 ),
        .Q(t_V_2_reg_190_reg[6]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(j_V_fu_224_p2[7]),
        .Q(t_V_2_reg_190_reg[7]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(j_V_fu_224_p2[8]),
        .Q(t_V_2_reg_190_reg[8]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(j_V_fu_224_p2[9]),
        .Q(t_V_2_reg_190_reg[9]),
        .R(t_V_2_reg_190));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_179[8]_i_1 
       (.I0(Q),
        .I1(start_for_Mat2AXIvideo_U0_empty_n),
        .I2(ap_CS_fsm_state6),
        .O(t_V_reg_179));
  FDRE \t_V_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[0]),
        .Q(\t_V_reg_179_reg_n_1_[0] ),
        .R(t_V_reg_179));
  FDRE \t_V_reg_179_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[1]),
        .Q(\t_V_reg_179_reg_n_1_[1] ),
        .R(t_V_reg_179));
  FDRE \t_V_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[2]),
        .Q(\t_V_reg_179_reg_n_1_[2] ),
        .R(t_V_reg_179));
  FDRE \t_V_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[3]),
        .Q(\t_V_reg_179_reg_n_1_[3] ),
        .R(t_V_reg_179));
  FDRE \t_V_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[4]),
        .Q(\t_V_reg_179_reg_n_1_[4] ),
        .R(t_V_reg_179));
  FDRE \t_V_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[5]),
        .Q(\t_V_reg_179_reg_n_1_[5] ),
        .R(t_V_reg_179));
  FDRE \t_V_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[6]),
        .Q(\t_V_reg_179_reg_n_1_[6] ),
        .R(t_V_reg_179));
  FDRE \t_V_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[7]),
        .Q(\t_V_reg_179_reg_n_1_[7] ),
        .R(t_V_reg_179));
  FDRE \t_V_reg_179_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[8]),
        .Q(\t_V_reg_179_reg_n_1_[8] ),
        .R(t_V_reg_179));
  FDRE \tmp_user_V_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .Q(tmp_user_V_fu_128),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Threshold
   (CO,
    start_once_reg_0,
    internal_empty_n_reg,
    \mOutPtr_reg[0] ,
    \icmp_ln1490_reg_262_pp0_iter1_reg_reg[0]_0 ,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    internal_empty_n_reg_0,
    ce,
    E,
    ce_1,
    \ap_CS_fsm_reg[2]_0 ,
    \SRL_SIG_reg[0][7] ,
    \icmp_ln1497_reg_271_reg[0]_0 ,
    ap_clk,
    SS,
    img_2_data_stream_0_empty_n,
    ce_2,
    mOutPtr,
    mOutPtr_3,
    ce_4,
    ap_rst_n,
    start_for_Threshold_U0_empty_n,
    start_once_reg,
    \mOutPtr_reg[1] ,
    \ap_CS_fsm_reg[0]_0 ,
    CvtColor_U0_p_src_cols_V_read,
    \SRL_SIG_reg[1][5] ,
    img_3_rows_V_c_empty_n,
    img_3_rows_V_c16_full_n,
    img_3_cols_V_c17_full_n,
    img_3_cols_V_c_empty_n,
    img_3_data_stream_0_full_n,
    D,
    ap_NS_fsm4_carry_0,
    start_for_CvtColor_U0_full_n,
    icmp_ln1497_fu_229_p2,
    \SRL_SIG_reg[0]_5 ,
    \SRL_SIG_reg[1]_6 );
  output [0:0]CO;
  output start_once_reg_0;
  output internal_empty_n_reg;
  output \mOutPtr_reg[0] ;
  output \icmp_ln1490_reg_262_pp0_iter1_reg_reg[0]_0 ;
  output [1:0]Q;
  output \ap_CS_fsm_reg[1]_0 ;
  output internal_empty_n_reg_0;
  output ce;
  output [0:0]E;
  output ce_1;
  output \ap_CS_fsm_reg[2]_0 ;
  output \SRL_SIG_reg[0][7] ;
  output \icmp_ln1497_reg_271_reg[0]_0 ;
  input ap_clk;
  input [0:0]SS;
  input img_2_data_stream_0_empty_n;
  input ce_2;
  input [0:0]mOutPtr;
  input [1:0]mOutPtr_3;
  input ce_4;
  input ap_rst_n;
  input start_for_Threshold_U0_empty_n;
  input start_once_reg;
  input \mOutPtr_reg[1] ;
  input \ap_CS_fsm_reg[0]_0 ;
  input CvtColor_U0_p_src_cols_V_read;
  input \SRL_SIG_reg[1][5] ;
  input img_3_rows_V_c_empty_n;
  input img_3_rows_V_c16_full_n;
  input img_3_cols_V_c17_full_n;
  input img_3_cols_V_c_empty_n;
  input img_3_data_stream_0_full_n;
  input [3:0]D;
  input [1:0]ap_NS_fsm4_carry_0;
  input start_for_CvtColor_U0_full_n;
  input icmp_ln1497_fu_229_p2;
  input [0:0]\SRL_SIG_reg[0]_5 ;
  input [0:0]\SRL_SIG_reg[1]_6 ;

  wire [0:0]CO;
  wire CvtColor_U0_p_src_cols_V_read;
  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_5 ;
  wire \SRL_SIG_reg[1][5] ;
  wire [0:0]\SRL_SIG_reg[1]_6 ;
  wire [0:0]SS;
  wire [0:0]Threshold_U0_dst_data_stream_V_din;
  wire \ap_CS_fsm[2]_i_2_n_1 ;
  wire \ap_CS_fsm[3]_i_2__1_n_1 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm2_carry__0_i_1__0_n_1;
  wire ap_NS_fsm2_carry__0_i_2__0_n_1;
  wire ap_NS_fsm2_carry__0_i_3__0_n_1;
  wire ap_NS_fsm2_carry__0_i_4__0_n_1;
  wire ap_NS_fsm2_carry__0_n_1;
  wire ap_NS_fsm2_carry__0_n_2;
  wire ap_NS_fsm2_carry__0_n_3;
  wire ap_NS_fsm2_carry__0_n_4;
  wire ap_NS_fsm2_carry__1_i_1__0_n_1;
  wire ap_NS_fsm2_carry__1_i_2__0_n_1;
  wire ap_NS_fsm2_carry__1_i_3__0_n_1;
  wire ap_NS_fsm2_carry__1_n_3;
  wire ap_NS_fsm2_carry__1_n_4;
  wire ap_NS_fsm2_carry_i_1__0_n_1;
  wire ap_NS_fsm2_carry_i_2__0_n_1;
  wire ap_NS_fsm2_carry_i_3__0_n_1;
  wire ap_NS_fsm2_carry_i_4_n_1;
  wire ap_NS_fsm2_carry_n_1;
  wire ap_NS_fsm2_carry_n_2;
  wire ap_NS_fsm2_carry_n_3;
  wire ap_NS_fsm2_carry_n_4;
  wire [1:0]ap_NS_fsm4_carry_0;
  wire ap_NS_fsm4_carry__0_i_1_n_1;
  wire ap_NS_fsm4_carry__0_i_2_n_1;
  wire ap_NS_fsm4_carry__0_i_3_n_1;
  wire ap_NS_fsm4_carry__0_i_4_n_1;
  wire ap_NS_fsm4_carry__0_n_1;
  wire ap_NS_fsm4_carry__0_n_2;
  wire ap_NS_fsm4_carry__0_n_3;
  wire ap_NS_fsm4_carry__0_n_4;
  wire ap_NS_fsm4_carry__1_i_1_n_1;
  wire ap_NS_fsm4_carry__1_i_2_n_1;
  wire ap_NS_fsm4_carry__1_i_3_n_1;
  wire ap_NS_fsm4_carry__1_n_3;
  wire ap_NS_fsm4_carry__1_n_4;
  wire ap_NS_fsm4_carry_i_1_n_1;
  wire ap_NS_fsm4_carry_i_2_n_1;
  wire ap_NS_fsm4_carry_i_3_n_1;
  wire ap_NS_fsm4_carry_i_4_n_1;
  wire ap_NS_fsm4_carry_n_1;
  wire ap_NS_fsm4_carry_n_2;
  wire ap_NS_fsm4_carry_n_3;
  wire ap_NS_fsm4_carry_n_4;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_1;
  wire ap_enable_reg_pp0_iter1_reg_n_1;
  wire ap_enable_reg_pp0_iter2_i_1_n_1;
  wire ap_enable_reg_pp0_iter2_reg_n_1;
  wire ap_rst_n;
  wire ce;
  wire ce_1;
  wire ce_2;
  wire ce_4;
  wire [31:0]i_V_fu_212_p2;
  wire i_V_fu_212_p2_carry__0_n_1;
  wire i_V_fu_212_p2_carry__0_n_2;
  wire i_V_fu_212_p2_carry__0_n_3;
  wire i_V_fu_212_p2_carry__0_n_4;
  wire i_V_fu_212_p2_carry__1_n_1;
  wire i_V_fu_212_p2_carry__1_n_2;
  wire i_V_fu_212_p2_carry__1_n_3;
  wire i_V_fu_212_p2_carry__1_n_4;
  wire i_V_fu_212_p2_carry__2_n_1;
  wire i_V_fu_212_p2_carry__2_n_2;
  wire i_V_fu_212_p2_carry__2_n_3;
  wire i_V_fu_212_p2_carry__2_n_4;
  wire i_V_fu_212_p2_carry__3_n_1;
  wire i_V_fu_212_p2_carry__3_n_2;
  wire i_V_fu_212_p2_carry__3_n_3;
  wire i_V_fu_212_p2_carry__3_n_4;
  wire i_V_fu_212_p2_carry__4_n_1;
  wire i_V_fu_212_p2_carry__4_n_2;
  wire i_V_fu_212_p2_carry__4_n_3;
  wire i_V_fu_212_p2_carry__4_n_4;
  wire i_V_fu_212_p2_carry__5_n_1;
  wire i_V_fu_212_p2_carry__5_n_2;
  wire i_V_fu_212_p2_carry__5_n_3;
  wire i_V_fu_212_p2_carry__5_n_4;
  wire i_V_fu_212_p2_carry__6_n_3;
  wire i_V_fu_212_p2_carry__6_n_4;
  wire i_V_fu_212_p2_carry_n_1;
  wire i_V_fu_212_p2_carry_n_2;
  wire i_V_fu_212_p2_carry_n_3;
  wire i_V_fu_212_p2_carry_n_4;
  wire [31:0]i_V_reg_257;
  wire icmp_ln1490_reg_2620;
  wire \icmp_ln1490_reg_262[0]_i_1_n_1 ;
  wire icmp_ln1490_reg_262_pp0_iter1_reg;
  wire \icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1_n_1 ;
  wire \icmp_ln1490_reg_262_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln1490_reg_262_reg_n_1_[0] ;
  wire icmp_ln1497_fu_229_p2;
  wire \icmp_ln1497_reg_271[0]_i_1_n_1 ;
  wire \icmp_ln1497_reg_271_reg[0]_0 ;
  wire img_2_data_stream_0_empty_n;
  wire img_3_cols_V_c17_full_n;
  wire img_3_cols_V_c_empty_n;
  wire img_3_data_stream_0_full_n;
  wire img_3_rows_V_c16_full_n;
  wire img_3_rows_V_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]mOutPtr;
  wire [1:0]mOutPtr_3;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Threshold_U0_empty_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_i_1__1_n_1;
  wire t_V_1_reg_188;
  wire t_V_1_reg_1880;
  wire \t_V_1_reg_188[0]_i_4_n_1 ;
  wire [31:0]t_V_1_reg_188_reg;
  wire \t_V_1_reg_188_reg[0]_i_3_n_1 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_2 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_3 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_4 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_5 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_6 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_7 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_8 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_8 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_8 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_8 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_8 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_8 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_8 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_8 ;
  wire t_V_reg_177;
  wire \t_V_reg_177_reg_n_1_[0] ;
  wire \t_V_reg_177_reg_n_1_[10] ;
  wire \t_V_reg_177_reg_n_1_[11] ;
  wire \t_V_reg_177_reg_n_1_[12] ;
  wire \t_V_reg_177_reg_n_1_[13] ;
  wire \t_V_reg_177_reg_n_1_[14] ;
  wire \t_V_reg_177_reg_n_1_[15] ;
  wire \t_V_reg_177_reg_n_1_[16] ;
  wire \t_V_reg_177_reg_n_1_[17] ;
  wire \t_V_reg_177_reg_n_1_[18] ;
  wire \t_V_reg_177_reg_n_1_[19] ;
  wire \t_V_reg_177_reg_n_1_[1] ;
  wire \t_V_reg_177_reg_n_1_[20] ;
  wire \t_V_reg_177_reg_n_1_[21] ;
  wire \t_V_reg_177_reg_n_1_[22] ;
  wire \t_V_reg_177_reg_n_1_[23] ;
  wire \t_V_reg_177_reg_n_1_[24] ;
  wire \t_V_reg_177_reg_n_1_[25] ;
  wire \t_V_reg_177_reg_n_1_[26] ;
  wire \t_V_reg_177_reg_n_1_[27] ;
  wire \t_V_reg_177_reg_n_1_[28] ;
  wire \t_V_reg_177_reg_n_1_[29] ;
  wire \t_V_reg_177_reg_n_1_[2] ;
  wire \t_V_reg_177_reg_n_1_[30] ;
  wire \t_V_reg_177_reg_n_1_[31] ;
  wire \t_V_reg_177_reg_n_1_[3] ;
  wire \t_V_reg_177_reg_n_1_[4] ;
  wire \t_V_reg_177_reg_n_1_[5] ;
  wire \t_V_reg_177_reg_n_1_[6] ;
  wire \t_V_reg_177_reg_n_1_[7] ;
  wire \t_V_reg_177_reg_n_1_[8] ;
  wire \t_V_reg_177_reg_n_1_[9] ;
  wire [3:0]NLW_ap_NS_fsm2_carry_O_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm4_carry_O_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm4_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_ap_NS_fsm4_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm4_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_i_V_fu_212_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_V_fu_212_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_t_V_1_reg_188_reg[28]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(Threshold_U0_dst_data_stream_V_din),
        .I1(icmp_ln1490_reg_262_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_1),
        .I3(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I4(\SRL_SIG_reg[0]_5 ),
        .O(\icmp_ln1497_reg_271_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0]_5 ),
        .I1(icmp_ln1490_reg_262_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_1),
        .I3(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I4(\SRL_SIG_reg[1]_6 ),
        .O(\SRL_SIG_reg[0][7] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[1][8]_i_1 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[1][5] ),
        .I2(img_3_rows_V_c_empty_n),
        .I3(img_3_rows_V_c16_full_n),
        .I4(img_3_cols_V_c17_full_n),
        .I5(img_3_cols_V_c_empty_n),
        .O(ce));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[1]),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state6),
        .I1(ce),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[2]_i_2_n_1 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFFAABF)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_1),
        .I4(ap_enable_reg_pp0_iter1_reg_n_1),
        .O(\ap_CS_fsm[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(ap_enable_reg_pp0_iter2_reg_n_1),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(\icmp_ln1490_reg_262_reg_n_1_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(img_2_data_stream_0_empty_n),
        .I3(img_3_data_stream_0_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_1),
        .I5(icmp_ln1490_reg_262_pp0_iter1_reg),
        .O(\ap_CS_fsm[3]_i_2__1_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  CARRY4 ap_NS_fsm2_carry
       (.CI(1'b0),
        .CO({ap_NS_fsm2_carry_n_1,ap_NS_fsm2_carry_n_2,ap_NS_fsm2_carry_n_3,ap_NS_fsm2_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm2_carry_i_1__0_n_1,ap_NS_fsm2_carry_i_2__0_n_1,ap_NS_fsm2_carry_i_3__0_n_1,ap_NS_fsm2_carry_i_4_n_1}));
  CARRY4 ap_NS_fsm2_carry__0
       (.CI(ap_NS_fsm2_carry_n_1),
        .CO({ap_NS_fsm2_carry__0_n_1,ap_NS_fsm2_carry__0_n_2,ap_NS_fsm2_carry__0_n_3,ap_NS_fsm2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm2_carry__0_i_1__0_n_1,ap_NS_fsm2_carry__0_i_2__0_n_1,ap_NS_fsm2_carry__0_i_3__0_n_1,ap_NS_fsm2_carry__0_i_4__0_n_1}));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_1__0
       (.I0(\t_V_reg_177_reg_n_1_[22] ),
        .I1(\t_V_reg_177_reg_n_1_[23] ),
        .I2(\t_V_reg_177_reg_n_1_[21] ),
        .O(ap_NS_fsm2_carry__0_i_1__0_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_2__0
       (.I0(\t_V_reg_177_reg_n_1_[19] ),
        .I1(\t_V_reg_177_reg_n_1_[20] ),
        .I2(\t_V_reg_177_reg_n_1_[18] ),
        .O(ap_NS_fsm2_carry__0_i_2__0_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_3__0
       (.I0(\t_V_reg_177_reg_n_1_[16] ),
        .I1(\t_V_reg_177_reg_n_1_[17] ),
        .I2(\t_V_reg_177_reg_n_1_[15] ),
        .O(ap_NS_fsm2_carry__0_i_3__0_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_4__0
       (.I0(\t_V_reg_177_reg_n_1_[13] ),
        .I1(\t_V_reg_177_reg_n_1_[14] ),
        .I2(\t_V_reg_177_reg_n_1_[12] ),
        .O(ap_NS_fsm2_carry__0_i_4__0_n_1));
  CARRY4 ap_NS_fsm2_carry__1
       (.CI(ap_NS_fsm2_carry__0_n_1),
        .CO({NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED[3],CO,ap_NS_fsm2_carry__1_n_3,ap_NS_fsm2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,ap_NS_fsm2_carry__1_i_1__0_n_1,ap_NS_fsm2_carry__1_i_2__0_n_1,ap_NS_fsm2_carry__1_i_3__0_n_1}));
  LUT2 #(
    .INIT(4'h1)) 
    ap_NS_fsm2_carry__1_i_1__0
       (.I0(\t_V_reg_177_reg_n_1_[31] ),
        .I1(\t_V_reg_177_reg_n_1_[30] ),
        .O(ap_NS_fsm2_carry__1_i_1__0_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__1_i_2__0
       (.I0(\t_V_reg_177_reg_n_1_[28] ),
        .I1(\t_V_reg_177_reg_n_1_[29] ),
        .I2(\t_V_reg_177_reg_n_1_[27] ),
        .O(ap_NS_fsm2_carry__1_i_2__0_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__1_i_3__0
       (.I0(\t_V_reg_177_reg_n_1_[25] ),
        .I1(\t_V_reg_177_reg_n_1_[26] ),
        .I2(\t_V_reg_177_reg_n_1_[24] ),
        .O(ap_NS_fsm2_carry__1_i_3__0_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry_i_1__0
       (.I0(\t_V_reg_177_reg_n_1_[10] ),
        .I1(\t_V_reg_177_reg_n_1_[11] ),
        .I2(\t_V_reg_177_reg_n_1_[9] ),
        .O(ap_NS_fsm2_carry_i_1__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_NS_fsm2_carry_i_2__0
       (.I0(\t_V_reg_177_reg_n_1_[6] ),
        .I1(D[1]),
        .I2(\t_V_reg_177_reg_n_1_[7] ),
        .I3(D[2]),
        .I4(D[3]),
        .I5(\t_V_reg_177_reg_n_1_[8] ),
        .O(ap_NS_fsm2_carry_i_2__0_n_1));
  LUT4 #(
    .INIT(16'h1001)) 
    ap_NS_fsm2_carry_i_3__0
       (.I0(\t_V_reg_177_reg_n_1_[3] ),
        .I1(\t_V_reg_177_reg_n_1_[4] ),
        .I2(D[0]),
        .I3(\t_V_reg_177_reg_n_1_[5] ),
        .O(ap_NS_fsm2_carry_i_3__0_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry_i_4
       (.I0(\t_V_reg_177_reg_n_1_[2] ),
        .I1(\t_V_reg_177_reg_n_1_[0] ),
        .I2(\t_V_reg_177_reg_n_1_[1] ),
        .O(ap_NS_fsm2_carry_i_4_n_1));
  CARRY4 ap_NS_fsm4_carry
       (.CI(1'b0),
        .CO({ap_NS_fsm4_carry_n_1,ap_NS_fsm4_carry_n_2,ap_NS_fsm4_carry_n_3,ap_NS_fsm4_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm4_carry_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm4_carry_i_1_n_1,ap_NS_fsm4_carry_i_2_n_1,ap_NS_fsm4_carry_i_3_n_1,ap_NS_fsm4_carry_i_4_n_1}));
  CARRY4 ap_NS_fsm4_carry__0
       (.CI(ap_NS_fsm4_carry_n_1),
        .CO({ap_NS_fsm4_carry__0_n_1,ap_NS_fsm4_carry__0_n_2,ap_NS_fsm4_carry__0_n_3,ap_NS_fsm4_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm4_carry__0_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm4_carry__0_i_1_n_1,ap_NS_fsm4_carry__0_i_2_n_1,ap_NS_fsm4_carry__0_i_3_n_1,ap_NS_fsm4_carry__0_i_4_n_1}));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__0_i_1
       (.I0(t_V_1_reg_188_reg[22]),
        .I1(t_V_1_reg_188_reg[23]),
        .I2(t_V_1_reg_188_reg[21]),
        .O(ap_NS_fsm4_carry__0_i_1_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__0_i_2
       (.I0(t_V_1_reg_188_reg[19]),
        .I1(t_V_1_reg_188_reg[20]),
        .I2(t_V_1_reg_188_reg[18]),
        .O(ap_NS_fsm4_carry__0_i_2_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__0_i_3
       (.I0(t_V_1_reg_188_reg[16]),
        .I1(t_V_1_reg_188_reg[17]),
        .I2(t_V_1_reg_188_reg[15]),
        .O(ap_NS_fsm4_carry__0_i_3_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__0_i_4
       (.I0(t_V_1_reg_188_reg[13]),
        .I1(t_V_1_reg_188_reg[14]),
        .I2(t_V_1_reg_188_reg[12]),
        .O(ap_NS_fsm4_carry__0_i_4_n_1));
  CARRY4 ap_NS_fsm4_carry__1
       (.CI(ap_NS_fsm4_carry__0_n_1),
        .CO({NLW_ap_NS_fsm4_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,ap_NS_fsm4_carry__1_n_3,ap_NS_fsm4_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm4_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,ap_NS_fsm4_carry__1_i_1_n_1,ap_NS_fsm4_carry__1_i_2_n_1,ap_NS_fsm4_carry__1_i_3_n_1}));
  LUT2 #(
    .INIT(4'h1)) 
    ap_NS_fsm4_carry__1_i_1
       (.I0(t_V_1_reg_188_reg[31]),
        .I1(t_V_1_reg_188_reg[30]),
        .O(ap_NS_fsm4_carry__1_i_1_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__1_i_2
       (.I0(t_V_1_reg_188_reg[28]),
        .I1(t_V_1_reg_188_reg[29]),
        .I2(t_V_1_reg_188_reg[27]),
        .O(ap_NS_fsm4_carry__1_i_2_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__1_i_3
       (.I0(t_V_1_reg_188_reg[25]),
        .I1(t_V_1_reg_188_reg[26]),
        .I2(t_V_1_reg_188_reg[24]),
        .O(ap_NS_fsm4_carry__1_i_3_n_1));
  LUT4 #(
    .INIT(16'h1001)) 
    ap_NS_fsm4_carry_i_1
       (.I0(t_V_1_reg_188_reg[10]),
        .I1(t_V_1_reg_188_reg[11]),
        .I2(ap_NS_fsm4_carry_0[1]),
        .I3(t_V_1_reg_188_reg[9]),
        .O(ap_NS_fsm4_carry_i_1_n_1));
  LUT4 #(
    .INIT(16'h0041)) 
    ap_NS_fsm4_carry_i_2
       (.I0(t_V_1_reg_188_reg[6]),
        .I1(t_V_1_reg_188_reg[7]),
        .I2(ap_NS_fsm4_carry_0[0]),
        .I3(t_V_1_reg_188_reg[8]),
        .O(ap_NS_fsm4_carry_i_2_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry_i_3
       (.I0(t_V_1_reg_188_reg[3]),
        .I1(t_V_1_reg_188_reg[4]),
        .I2(t_V_1_reg_188_reg[5]),
        .O(ap_NS_fsm4_carry_i_3_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry_i_4
       (.I0(t_V_1_reg_188_reg[1]),
        .I1(t_V_1_reg_188_reg[0]),
        .I2(t_V_1_reg_188_reg[2]),
        .O(ap_NS_fsm4_carry_i_4_n_1));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter00),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_1),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC044C000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_1),
        .Q(ap_enable_reg_pp0_iter1_reg_n_1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD000F0F0D0000000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_1),
        .I4(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_1),
        .O(ap_enable_reg_pp0_iter2_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter2_reg_n_1),
        .R(1'b0));
  CARRY4 i_V_fu_212_p2_carry
       (.CI(1'b0),
        .CO({i_V_fu_212_p2_carry_n_1,i_V_fu_212_p2_carry_n_2,i_V_fu_212_p2_carry_n_3,i_V_fu_212_p2_carry_n_4}),
        .CYINIT(\t_V_reg_177_reg_n_1_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[4:1]),
        .S({\t_V_reg_177_reg_n_1_[4] ,\t_V_reg_177_reg_n_1_[3] ,\t_V_reg_177_reg_n_1_[2] ,\t_V_reg_177_reg_n_1_[1] }));
  CARRY4 i_V_fu_212_p2_carry__0
       (.CI(i_V_fu_212_p2_carry_n_1),
        .CO({i_V_fu_212_p2_carry__0_n_1,i_V_fu_212_p2_carry__0_n_2,i_V_fu_212_p2_carry__0_n_3,i_V_fu_212_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[8:5]),
        .S({\t_V_reg_177_reg_n_1_[8] ,\t_V_reg_177_reg_n_1_[7] ,\t_V_reg_177_reg_n_1_[6] ,\t_V_reg_177_reg_n_1_[5] }));
  CARRY4 i_V_fu_212_p2_carry__1
       (.CI(i_V_fu_212_p2_carry__0_n_1),
        .CO({i_V_fu_212_p2_carry__1_n_1,i_V_fu_212_p2_carry__1_n_2,i_V_fu_212_p2_carry__1_n_3,i_V_fu_212_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[12:9]),
        .S({\t_V_reg_177_reg_n_1_[12] ,\t_V_reg_177_reg_n_1_[11] ,\t_V_reg_177_reg_n_1_[10] ,\t_V_reg_177_reg_n_1_[9] }));
  CARRY4 i_V_fu_212_p2_carry__2
       (.CI(i_V_fu_212_p2_carry__1_n_1),
        .CO({i_V_fu_212_p2_carry__2_n_1,i_V_fu_212_p2_carry__2_n_2,i_V_fu_212_p2_carry__2_n_3,i_V_fu_212_p2_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[16:13]),
        .S({\t_V_reg_177_reg_n_1_[16] ,\t_V_reg_177_reg_n_1_[15] ,\t_V_reg_177_reg_n_1_[14] ,\t_V_reg_177_reg_n_1_[13] }));
  CARRY4 i_V_fu_212_p2_carry__3
       (.CI(i_V_fu_212_p2_carry__2_n_1),
        .CO({i_V_fu_212_p2_carry__3_n_1,i_V_fu_212_p2_carry__3_n_2,i_V_fu_212_p2_carry__3_n_3,i_V_fu_212_p2_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[20:17]),
        .S({\t_V_reg_177_reg_n_1_[20] ,\t_V_reg_177_reg_n_1_[19] ,\t_V_reg_177_reg_n_1_[18] ,\t_V_reg_177_reg_n_1_[17] }));
  CARRY4 i_V_fu_212_p2_carry__4
       (.CI(i_V_fu_212_p2_carry__3_n_1),
        .CO({i_V_fu_212_p2_carry__4_n_1,i_V_fu_212_p2_carry__4_n_2,i_V_fu_212_p2_carry__4_n_3,i_V_fu_212_p2_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[24:21]),
        .S({\t_V_reg_177_reg_n_1_[24] ,\t_V_reg_177_reg_n_1_[23] ,\t_V_reg_177_reg_n_1_[22] ,\t_V_reg_177_reg_n_1_[21] }));
  CARRY4 i_V_fu_212_p2_carry__5
       (.CI(i_V_fu_212_p2_carry__4_n_1),
        .CO({i_V_fu_212_p2_carry__5_n_1,i_V_fu_212_p2_carry__5_n_2,i_V_fu_212_p2_carry__5_n_3,i_V_fu_212_p2_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[28:25]),
        .S({\t_V_reg_177_reg_n_1_[28] ,\t_V_reg_177_reg_n_1_[27] ,\t_V_reg_177_reg_n_1_[26] ,\t_V_reg_177_reg_n_1_[25] }));
  CARRY4 i_V_fu_212_p2_carry__6
       (.CI(i_V_fu_212_p2_carry__5_n_1),
        .CO({NLW_i_V_fu_212_p2_carry__6_CO_UNCONNECTED[3:2],i_V_fu_212_p2_carry__6_n_3,i_V_fu_212_p2_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_V_fu_212_p2_carry__6_O_UNCONNECTED[3],i_V_fu_212_p2[31:29]}),
        .S({1'b0,\t_V_reg_177_reg_n_1_[31] ,\t_V_reg_177_reg_n_1_[30] ,\t_V_reg_177_reg_n_1_[29] }));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_257[0]_i_1 
       (.I0(\t_V_reg_177_reg_n_1_[0] ),
        .O(i_V_fu_212_p2[0]));
  FDRE \i_V_reg_257_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[0]),
        .Q(i_V_reg_257[0]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[10]),
        .Q(i_V_reg_257[10]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[11]),
        .Q(i_V_reg_257[11]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[12]),
        .Q(i_V_reg_257[12]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[13]),
        .Q(i_V_reg_257[13]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[14]),
        .Q(i_V_reg_257[14]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[15]),
        .Q(i_V_reg_257[15]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[16]),
        .Q(i_V_reg_257[16]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[17]),
        .Q(i_V_reg_257[17]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[18]),
        .Q(i_V_reg_257[18]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[19]),
        .Q(i_V_reg_257[19]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[1]),
        .Q(i_V_reg_257[1]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[20]),
        .Q(i_V_reg_257[20]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[21]),
        .Q(i_V_reg_257[21]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[22]),
        .Q(i_V_reg_257[22]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[23]),
        .Q(i_V_reg_257[23]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[24]),
        .Q(i_V_reg_257[24]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[25]),
        .Q(i_V_reg_257[25]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[26]),
        .Q(i_V_reg_257[26]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[27]),
        .Q(i_V_reg_257[27]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[28]),
        .Q(i_V_reg_257[28]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[29]),
        .Q(i_V_reg_257[29]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[2]),
        .Q(i_V_reg_257[2]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[30]),
        .Q(i_V_reg_257[30]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[31]),
        .Q(i_V_reg_257[31]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[3]),
        .Q(i_V_reg_257[3]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[4]),
        .Q(i_V_reg_257[4]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[5]),
        .Q(i_V_reg_257[5]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[6]),
        .Q(i_V_reg_257[6]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[7]),
        .Q(i_V_reg_257[7]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[8]),
        .Q(i_V_reg_257[8]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[9]),
        .Q(i_V_reg_257[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1490_reg_262[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I3(\icmp_ln1490_reg_262_reg_n_1_[0] ),
        .O(\icmp_ln1490_reg_262[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln1490_reg_262_reg_n_1_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I3(icmp_ln1490_reg_262_pp0_iter1_reg),
        .O(\icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1_n_1 ));
  FDRE \icmp_ln1490_reg_262_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1_n_1 ),
        .Q(icmp_ln1490_reg_262_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1490_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1490_reg_262[0]_i_1_n_1 ),
        .Q(\icmp_ln1490_reg_262_reg_n_1_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln1497_reg_271[0]_i_1 
       (.I0(icmp_ln1497_fu_229_p2),
        .I1(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln1490_reg_262_reg_n_1_[0] ),
        .I4(Threshold_U0_dst_data_stream_V_din),
        .O(\icmp_ln1497_reg_271[0]_i_1_n_1 ));
  FDRE \icmp_ln1497_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1497_reg_271[0]_i_1_n_1 ),
        .Q(Threshold_U0_dst_data_stream_V_din),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040404040004040)) 
    internal_full_n_i_2__2
       (.I0(icmp_ln1490_reg_262_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_1),
        .I2(img_3_data_stream_0_full_n),
        .I3(img_2_data_stream_0_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_1),
        .I5(\icmp_ln1490_reg_262_reg_n_1_[0] ),
        .O(ce_1));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3
       (.I0(start_for_Threshold_U0_empty_n),
        .I1(Q[1]),
        .I2(CO),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0800F7FFF7FF0800)) 
    \mOutPtr[0]_i_1__0 
       (.I0(icmp_ln1490_reg_2620),
        .I1(img_2_data_stream_0_empty_n),
        .I2(\icmp_ln1490_reg_262_reg_n_1_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(ce_2),
        .I5(mOutPtr),
        .O(internal_empty_n_reg));
  LUT5 #(
    .INIT(32'h5565AA9A)) 
    \mOutPtr[0]_i_1__1 
       (.I0(ce_4),
        .I1(icmp_ln1490_reg_262_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_1),
        .I3(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I4(mOutPtr_3[0]),
        .O(\icmp_ln1490_reg_262_pp0_iter1_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .O(icmp_ln1490_reg_2620));
  LUT6 #(
    .INIT(64'hAABAFFDF55450020)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_3[0]),
        .I1(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_1),
        .I3(icmp_ln1490_reg_262_pp0_iter1_reg),
        .I4(ce_4),
        .I5(mOutPtr_3[1]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__11 
       (.I0(ce),
        .I1(CvtColor_U0_p_src_cols_V_read),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \mOutPtr[1]_i_2__5 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(img_2_data_stream_0_empty_n),
        .I3(\icmp_ln1490_reg_262_reg_n_1_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_1),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    \mOutPtr[3]_i_3 
       (.I0(CO),
        .I1(Q[1]),
        .I2(start_for_Threshold_U0_empty_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[1] ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h77707070)) 
    start_once_reg_i_1__1
       (.I0(Q[1]),
        .I1(CO),
        .I2(start_once_reg_0),
        .I3(start_for_CvtColor_U0_full_n),
        .I4(start_for_Threshold_U0_empty_n),
        .O(start_once_reg_i_1__1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_1),
        .Q(start_once_reg_0),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000FFBF00000000)) 
    \t_V_1_reg_188[0]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(CO),
        .I5(Q[1]),
        .O(t_V_1_reg_188));
  LUT4 #(
    .INIT(16'h0040)) 
    \t_V_1_reg_188[0]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_1_reg_1880));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_188[0]_i_4 
       (.I0(t_V_1_reg_188_reg[0]),
        .O(\t_V_1_reg_188[0]_i_4_n_1 ));
  FDRE \t_V_1_reg_188_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[0]_i_3_n_8 ),
        .Q(t_V_1_reg_188_reg[0]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_1_reg_188_reg[0]_i_3_n_1 ,\t_V_1_reg_188_reg[0]_i_3_n_2 ,\t_V_1_reg_188_reg[0]_i_3_n_3 ,\t_V_1_reg_188_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_1_reg_188_reg[0]_i_3_n_5 ,\t_V_1_reg_188_reg[0]_i_3_n_6 ,\t_V_1_reg_188_reg[0]_i_3_n_7 ,\t_V_1_reg_188_reg[0]_i_3_n_8 }),
        .S({t_V_1_reg_188_reg[3:1],\t_V_1_reg_188[0]_i_4_n_1 }));
  FDRE \t_V_1_reg_188_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[8]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[10]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[11] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[8]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[11]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[12] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[12]_i_1_n_8 ),
        .Q(t_V_1_reg_188_reg[12]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[12]_i_1 
       (.CI(\t_V_1_reg_188_reg[8]_i_1_n_1 ),
        .CO({\t_V_1_reg_188_reg[12]_i_1_n_1 ,\t_V_1_reg_188_reg[12]_i_1_n_2 ,\t_V_1_reg_188_reg[12]_i_1_n_3 ,\t_V_1_reg_188_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[12]_i_1_n_5 ,\t_V_1_reg_188_reg[12]_i_1_n_6 ,\t_V_1_reg_188_reg[12]_i_1_n_7 ,\t_V_1_reg_188_reg[12]_i_1_n_8 }),
        .S(t_V_1_reg_188_reg[15:12]));
  FDRE \t_V_1_reg_188_reg[13] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[12]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[13]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[14] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[12]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[14]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[15] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[12]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[15]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[16] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[16]_i_1_n_8 ),
        .Q(t_V_1_reg_188_reg[16]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[16]_i_1 
       (.CI(\t_V_1_reg_188_reg[12]_i_1_n_1 ),
        .CO({\t_V_1_reg_188_reg[16]_i_1_n_1 ,\t_V_1_reg_188_reg[16]_i_1_n_2 ,\t_V_1_reg_188_reg[16]_i_1_n_3 ,\t_V_1_reg_188_reg[16]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[16]_i_1_n_5 ,\t_V_1_reg_188_reg[16]_i_1_n_6 ,\t_V_1_reg_188_reg[16]_i_1_n_7 ,\t_V_1_reg_188_reg[16]_i_1_n_8 }),
        .S(t_V_1_reg_188_reg[19:16]));
  FDRE \t_V_1_reg_188_reg[17] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[16]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[17]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[18] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[16]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[18]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[19] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[16]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[19]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[0]_i_3_n_7 ),
        .Q(t_V_1_reg_188_reg[1]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[20] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[20]_i_1_n_8 ),
        .Q(t_V_1_reg_188_reg[20]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[20]_i_1 
       (.CI(\t_V_1_reg_188_reg[16]_i_1_n_1 ),
        .CO({\t_V_1_reg_188_reg[20]_i_1_n_1 ,\t_V_1_reg_188_reg[20]_i_1_n_2 ,\t_V_1_reg_188_reg[20]_i_1_n_3 ,\t_V_1_reg_188_reg[20]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[20]_i_1_n_5 ,\t_V_1_reg_188_reg[20]_i_1_n_6 ,\t_V_1_reg_188_reg[20]_i_1_n_7 ,\t_V_1_reg_188_reg[20]_i_1_n_8 }),
        .S(t_V_1_reg_188_reg[23:20]));
  FDRE \t_V_1_reg_188_reg[21] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[20]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[21]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[22] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[20]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[22]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[23] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[20]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[23]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[24] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[24]_i_1_n_8 ),
        .Q(t_V_1_reg_188_reg[24]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[24]_i_1 
       (.CI(\t_V_1_reg_188_reg[20]_i_1_n_1 ),
        .CO({\t_V_1_reg_188_reg[24]_i_1_n_1 ,\t_V_1_reg_188_reg[24]_i_1_n_2 ,\t_V_1_reg_188_reg[24]_i_1_n_3 ,\t_V_1_reg_188_reg[24]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[24]_i_1_n_5 ,\t_V_1_reg_188_reg[24]_i_1_n_6 ,\t_V_1_reg_188_reg[24]_i_1_n_7 ,\t_V_1_reg_188_reg[24]_i_1_n_8 }),
        .S(t_V_1_reg_188_reg[27:24]));
  FDRE \t_V_1_reg_188_reg[25] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[24]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[25]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[26] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[24]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[26]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[27] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[24]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[27]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[28] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[28]_i_1_n_8 ),
        .Q(t_V_1_reg_188_reg[28]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[28]_i_1 
       (.CI(\t_V_1_reg_188_reg[24]_i_1_n_1 ),
        .CO({\NLW_t_V_1_reg_188_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_1_reg_188_reg[28]_i_1_n_2 ,\t_V_1_reg_188_reg[28]_i_1_n_3 ,\t_V_1_reg_188_reg[28]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[28]_i_1_n_5 ,\t_V_1_reg_188_reg[28]_i_1_n_6 ,\t_V_1_reg_188_reg[28]_i_1_n_7 ,\t_V_1_reg_188_reg[28]_i_1_n_8 }),
        .S(t_V_1_reg_188_reg[31:28]));
  FDRE \t_V_1_reg_188_reg[29] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[28]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[29]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[0]_i_3_n_6 ),
        .Q(t_V_1_reg_188_reg[2]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[30] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[28]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[30]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[31] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[28]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[31]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[0]_i_3_n_5 ),
        .Q(t_V_1_reg_188_reg[3]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[4]_i_1_n_8 ),
        .Q(t_V_1_reg_188_reg[4]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[4]_i_1 
       (.CI(\t_V_1_reg_188_reg[0]_i_3_n_1 ),
        .CO({\t_V_1_reg_188_reg[4]_i_1_n_1 ,\t_V_1_reg_188_reg[4]_i_1_n_2 ,\t_V_1_reg_188_reg[4]_i_1_n_3 ,\t_V_1_reg_188_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[4]_i_1_n_5 ,\t_V_1_reg_188_reg[4]_i_1_n_6 ,\t_V_1_reg_188_reg[4]_i_1_n_7 ,\t_V_1_reg_188_reg[4]_i_1_n_8 }),
        .S(t_V_1_reg_188_reg[7:4]));
  FDRE \t_V_1_reg_188_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[4]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[5]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[4]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[6]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[4]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[7]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[8]_i_1_n_8 ),
        .Q(t_V_1_reg_188_reg[8]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[8]_i_1 
       (.CI(\t_V_1_reg_188_reg[4]_i_1_n_1 ),
        .CO({\t_V_1_reg_188_reg[8]_i_1_n_1 ,\t_V_1_reg_188_reg[8]_i_1_n_2 ,\t_V_1_reg_188_reg[8]_i_1_n_3 ,\t_V_1_reg_188_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[8]_i_1_n_5 ,\t_V_1_reg_188_reg[8]_i_1_n_6 ,\t_V_1_reg_188_reg[8]_i_1_n_7 ,\t_V_1_reg_188_reg[8]_i_1_n_8 }),
        .S(t_V_1_reg_188_reg[11:8]));
  FDRE \t_V_1_reg_188_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[8]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[9]),
        .R(t_V_1_reg_188));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_177[31]_i_1 
       (.I0(ce),
        .I1(ap_CS_fsm_state6),
        .O(t_V_reg_177));
  FDRE \t_V_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[0]),
        .Q(\t_V_reg_177_reg_n_1_[0] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[10]),
        .Q(\t_V_reg_177_reg_n_1_[10] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[11]),
        .Q(\t_V_reg_177_reg_n_1_[11] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[12]),
        .Q(\t_V_reg_177_reg_n_1_[12] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[13]),
        .Q(\t_V_reg_177_reg_n_1_[13] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[14]),
        .Q(\t_V_reg_177_reg_n_1_[14] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[15]),
        .Q(\t_V_reg_177_reg_n_1_[15] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[16]),
        .Q(\t_V_reg_177_reg_n_1_[16] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[17]),
        .Q(\t_V_reg_177_reg_n_1_[17] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[18]),
        .Q(\t_V_reg_177_reg_n_1_[18] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[19]),
        .Q(\t_V_reg_177_reg_n_1_[19] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[1]),
        .Q(\t_V_reg_177_reg_n_1_[1] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[20]),
        .Q(\t_V_reg_177_reg_n_1_[20] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[21]),
        .Q(\t_V_reg_177_reg_n_1_[21] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[22]),
        .Q(\t_V_reg_177_reg_n_1_[22] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[23]),
        .Q(\t_V_reg_177_reg_n_1_[23] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[24]),
        .Q(\t_V_reg_177_reg_n_1_[24] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[25]),
        .Q(\t_V_reg_177_reg_n_1_[25] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[26]),
        .Q(\t_V_reg_177_reg_n_1_[26] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[27]),
        .Q(\t_V_reg_177_reg_n_1_[27] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[28]),
        .Q(\t_V_reg_177_reg_n_1_[28] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[29]),
        .Q(\t_V_reg_177_reg_n_1_[29] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[2]),
        .Q(\t_V_reg_177_reg_n_1_[2] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[30]),
        .Q(\t_V_reg_177_reg_n_1_[30] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[31]),
        .Q(\t_V_reg_177_reg_n_1_[31] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[3]),
        .Q(\t_V_reg_177_reg_n_1_[3] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[4]),
        .Q(\t_V_reg_177_reg_n_1_[4] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[5]),
        .Q(\t_V_reg_177_reg_n_1_[5] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[6]),
        .Q(\t_V_reg_177_reg_n_1_[6] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[7]),
        .Q(\t_V_reg_177_reg_n_1_[7] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[8]),
        .Q(\t_V_reg_177_reg_n_1_[8] ),
        .R(t_V_reg_177));
  FDRE \t_V_reg_177_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[9]),
        .Q(\t_V_reg_177_reg_n_1_[9] ),
        .R(t_V_reg_177));
endmodule

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,filter,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "HLS" *) 
(* x_core_info = "filter,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (video_in_TVALID,
    video_in_TREADY,
    video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TVALID,
    video_out_TREADY,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_ready,
    ap_idle);
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input video_in_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output video_in_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [31:0]video_in_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TKEEP" *) input [3:0]video_in_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TSTRB" *) input [3:0]video_in_TSTRB;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input [0:0]video_in_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input [0:0]video_in_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TID" *) input [0:0]video_in_TID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TDEST" *) input [0:0]video_in_TDEST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) output video_out_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input video_out_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [31:0]video_out_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TKEEP" *) output [3:0]video_out_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TSTRB" *) output [3:0]video_out_TSTRB;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output [0:0]video_out_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output [0:0]video_out_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TID" *) output [0:0]video_out_TID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TDEST" *) output [0:0]video_out_TDEST;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;

  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [31:0]video_in_TDATA;
  wire [0:0]video_in_TDEST;
  wire [0:0]video_in_TID;
  wire [3:0]video_in_TKEEP;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [3:0]video_in_TSTRB;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [31:0]video_out_TDATA;
  wire [0:0]video_out_TDEST;
  wire [0:0]video_out_TID;
  wire [3:0]video_out_TKEEP;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [3:0]video_out_TSTRB;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter U0
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TDEST(video_in_TDEST),
        .video_in_TID(video_in_TID),
        .video_in_TKEEP(video_in_TKEEP),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TSTRB(video_in_TSTRB),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TDEST(video_out_TDEST),
        .video_out_TID(video_out_TID),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A
   (img_0_rows_V_c14_full_n,
    img_0_rows_V_c14_empty_n,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    SS,
    E);
  output img_0_rows_V_c14_full_n;
  output img_0_rows_V_c14_empty_n;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_0_rows_V_c14_empty_n;
  wire img_0_rows_V_c14_full_n;
  wire internal_empty_n_i_1__9_n_1;
  wire internal_full_n_i_1__8_n_1;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__10_n_1 ;
  wire \mOutPtr[1]_i_2__9_n_1 ;

  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_rst_n),
        .I3(internal_full_n_reg_0),
        .I4(internal_full_n_reg_1),
        .I5(img_0_rows_V_c14_empty_n),
        .O(internal_empty_n_i_1__9_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_1),
        .Q(img_0_rows_V_c14_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(img_0_rows_V_c14_full_n),
        .I3(ap_rst_n),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__8_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_1),
        .Q(img_0_rows_V_c14_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__9 
       (.I0(internal_full_n_reg_0),
        .I1(internal_full_n_reg_1),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_2__9_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_1 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__9_n_1 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w10_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A_3
   (img_0_rows_V_c_full_n,
    img_0_rows_V_c_empty_n,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    ce,
    SS,
    E);
  output img_0_rows_V_c_full_n;
  output img_0_rows_V_c_empty_n;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input ce;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire img_0_rows_V_c_empty_n;
  wire img_0_rows_V_c_full_n;
  wire internal_empty_n_i_1_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_1;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__5_n_1 ;
  wire \mOutPtr[1]_i_2__8_n_1 ;

  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_rst_n),
        .I3(internal_empty_n_reg_0),
        .I4(ce),
        .I5(img_0_rows_V_c_empty_n),
        .O(internal_empty_n_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_1),
        .Q(img_0_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(img_0_rows_V_c_full_n),
        .I3(ap_rst_n),
        .I4(internal_empty_n_reg_0),
        .I5(ce),
        .O(internal_full_n_i_1_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_1),
        .Q(img_0_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__8 
       (.I0(internal_empty_n_reg_0),
        .I1(ce),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_2__8_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_1 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__8_n_1 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w10_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A_8
   (D,
    img_3_rows_V_c16_full_n,
    img_3_rows_V_c16_empty_n,
    \SRL_SIG_reg[0][8] ,
    ce,
    out,
    ap_clk,
    ap_rst_n,
    CvtColor_U0_p_src_cols_V_read,
    SS,
    E);
  output [3:0]D;
  output img_3_rows_V_c16_full_n;
  output img_3_rows_V_c16_empty_n;
  output [3:0]\SRL_SIG_reg[0][8] ;
  input ce;
  input [3:0]out;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_U0_p_src_cols_V_read;
  input [0:0]SS;
  input [0:0]E;

  wire CvtColor_U0_p_src_cols_V_read;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]\SRL_SIG_reg[0][8] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire img_3_rows_V_c16_empty_n;
  wire img_3_rows_V_c16_full_n;
  wire internal_empty_n_i_1__14_n_1;
  wire internal_full_n_i_1__14_n_1;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__12_n_1 ;
  wire \mOutPtr[1]_i_2__4_n_1 ;
  wire [3:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A_shiftReg U_fifo_w10_d2_A_shiftReg
       (.D(D),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .ap_clk(ap_clk),
        .ce(ce),
        .out(out));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__14
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_rst_n),
        .I3(CvtColor_U0_p_src_cols_V_read),
        .I4(ce),
        .I5(img_3_rows_V_c16_empty_n),
        .O(internal_empty_n_i_1__14_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_1),
        .Q(img_3_rows_V_c16_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__14
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(img_3_rows_V_c16_full_n),
        .I3(ap_rst_n),
        .I4(CvtColor_U0_p_src_cols_V_read),
        .I5(ce),
        .O(internal_full_n_i_1__14_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_1),
        .Q(img_3_rows_V_c16_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__4 
       (.I0(ce),
        .I1(CvtColor_U0_p_src_cols_V_read),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_2__4_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__12_n_1 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__4_n_1 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A_shiftReg
   (D,
    \SRL_SIG_reg[0][8]_0 ,
    ce,
    out,
    ap_clk,
    Q);
  output [3:0]D;
  output [3:0]\SRL_SIG_reg[0][8]_0 ;
  input ce;
  input [3:0]out;
  input ap_clk;
  input [1:0]Q;

  wire [3:0]D;
  wire [1:0]Q;
  wire [3:0]\SRL_SIG_reg[0][8]_0 ;
  wire [8:5]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire ce;
  wire [3:0]out;

  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(out[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(ce),
        .D(out[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[1]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[1]_0 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_239[5]_i_1 
       (.I0(D[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .O(\SRL_SIG_reg[0][8]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_239[6]_i_1 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .O(\SRL_SIG_reg[0][8]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_239[7]_i_1 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .O(\SRL_SIG_reg[0][8]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_239[8]_i_1 
       (.I0(D[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [8]),
        .O(\SRL_SIG_reg[0][8]_0 [3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d5_A
   (img_3_rows_V_c_full_n,
    img_3_rows_V_c_empty_n,
    out,
    ap_clk,
    internal_empty_n3_out,
    ap_rst_n,
    ce,
    ce_0,
    SS,
    E);
  output img_3_rows_V_c_full_n;
  output img_3_rows_V_c_empty_n;
  output [3:0]out;
  input ap_clk;
  input internal_empty_n3_out;
  input ap_rst_n;
  input ce;
  input ce_0;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire ce_0;
  wire img_3_rows_V_c_empty_n;
  wire img_3_rows_V_c_full_n;
  wire internal_empty_n3_out;
  wire internal_empty_n_i_1__1_n_1;
  wire internal_empty_n_i_3_n_1;
  wire internal_full_n_i_1__1_n_1;
  wire internal_full_n_i_2__5_n_1;
  wire \mOutPtr[0]_i_1__2_n_1 ;
  wire \mOutPtr[1]_i_1__4_n_1 ;
  wire \mOutPtr[2]_i_1__0_n_1 ;
  wire \mOutPtr[3]_i_2_n_1 ;
  wire [3:0]mOutPtr_reg;
  wire [3:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d5_A_shiftReg U_fifo_w10_d5_A_shiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ce_0(ce_0),
        .out(out));
  LUT6 #(
    .INIT(64'hE0E0E000E0E0E0E0)) 
    internal_empty_n_i_1__1
       (.I0(internal_empty_n3_out),
        .I1(img_3_rows_V_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[3]),
        .I5(internal_empty_n_i_3_n_1),
        .O(internal_empty_n_i_1__1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    internal_empty_n_i_3
       (.I0(ce_0),
        .I1(ce),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n_i_3_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_1),
        .Q(img_3_rows_V_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCF8FFFCF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2__5_n_1),
        .I1(img_3_rows_V_c_full_n),
        .I2(ap_rst_n),
        .I3(ce),
        .I4(ce_0),
        .O(internal_full_n_i_1__1_n_1));
  LUT4 #(
    .INIT(16'hFFF7)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n_i_2__5_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_1),
        .Q(img_3_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__4 
       (.I0(ce_0),
        .I1(ce),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[2]),
        .I1(ce_0),
        .I2(ce),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h6A6AAA6AAAAAA9AA)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(ce),
        .I4(ce_0),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_1 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_1 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_1 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2_n_1 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d5_A_shiftReg
   (out,
    Q,
    ce_0,
    ap_clk);
  output [3:0]out;
  input [3:0]Q;
  input ce_0;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]a;
  wire ap_clk;
  wire ce_0;
  wire [3:0]out;

  (* srl_bus_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(1'b0),
        .CE(ce_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][5]_srl5_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(a[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][5]_srl5_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(a[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][5]_srl5_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(a[2]));
  (* srl_bus_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(1'b0),
        .CE(ce_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[1]));
  (* srl_bus_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(1'b0),
        .CE(ce_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[2]));
  (* srl_bus_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(1'b0),
        .CE(ce_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A
   (img_0_cols_V_c15_full_n,
    img_0_cols_V_c15_empty_n,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    SS,
    E);
  output img_0_cols_V_c15_full_n;
  output img_0_cols_V_c15_empty_n;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_0_cols_V_c15_empty_n;
  wire img_0_cols_V_c15_full_n;
  wire internal_empty_n_i_1__8_n_1;
  wire internal_full_n_i_1__9_n_1;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__11_n_1 ;
  wire \mOutPtr[1]_i_1__16_n_1 ;

  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__8
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_rst_n),
        .I3(internal_full_n_reg_0),
        .I4(internal_full_n_reg_1),
        .I5(img_0_cols_V_c15_empty_n),
        .O(internal_empty_n_i_1__8_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_1),
        .Q(img_0_cols_V_c15_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__9
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(img_0_cols_V_c15_full_n),
        .I3(ap_rst_n),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__9_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_1),
        .Q(img_0_cols_V_c15_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__16 
       (.I0(internal_full_n_reg_0),
        .I1(internal_full_n_reg_1),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__16_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__11_n_1 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__16_n_1 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_0
   (img_0_cols_V_c_full_n,
    img_0_cols_V_c_empty_n,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    ce,
    img_0_cols_V_c15_full_n,
    img_0_rows_V_c14_full_n,
    img_0_rows_V_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    SS,
    E);
  output img_0_cols_V_c_full_n;
  output img_0_cols_V_c_empty_n;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input ce;
  input img_0_cols_V_c15_full_n;
  input img_0_rows_V_c14_full_n;
  input img_0_rows_V_c_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire img_0_cols_V_c15_full_n;
  wire img_0_cols_V_c_empty_n;
  wire img_0_cols_V_c_full_n;
  wire img_0_rows_V_c14_full_n;
  wire img_0_rows_V_c_empty_n;
  wire internal_empty_n_i_1__0_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__0_n_1;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_1 ;
  wire \mOutPtr[1]_i_1__15_n_1 ;

  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(img_0_cols_V_c_empty_n),
        .I1(img_0_cols_V_c15_full_n),
        .I2(img_0_rows_V_c14_full_n),
        .I3(img_0_rows_V_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_rst_n),
        .I3(internal_full_n_reg_0),
        .I4(ce),
        .I5(img_0_cols_V_c_empty_n),
        .O(internal_empty_n_i_1__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_1),
        .Q(img_0_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(img_0_cols_V_c_full_n),
        .I3(ap_rst_n),
        .I4(internal_full_n_reg_0),
        .I5(ce),
        .O(internal_full_n_i_1__0_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_1),
        .Q(img_0_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__15 
       (.I0(internal_full_n_reg_0),
        .I1(ce),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__15_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_1 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__15_n_1 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_6
   (D,
    img_3_cols_V_c17_full_n,
    img_3_cols_V_c17_empty_n,
    \SRL_SIG_reg[0][9] ,
    ce,
    out,
    ap_clk,
    ap_rst_n,
    CvtColor_U0_p_src_cols_V_read,
    SS,
    E);
  output [1:0]D;
  output img_3_cols_V_c17_full_n;
  output img_3_cols_V_c17_empty_n;
  output [1:0]\SRL_SIG_reg[0][9] ;
  input ce;
  input [1:0]out;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_U0_p_src_cols_V_read;
  input [0:0]SS;
  input [0:0]E;

  wire CvtColor_U0_p_src_cols_V_read;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]\SRL_SIG_reg[0][9] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire img_3_cols_V_c17_empty_n;
  wire img_3_cols_V_c17_full_n;
  wire internal_empty_n_i_1__15_n_1;
  wire internal_full_n_i_1__15_n_1;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__13_n_1 ;
  wire \mOutPtr[1]_i_1__10_n_1 ;
  wire [1:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg U_fifo_w11_d2_A_shiftReg
       (.D(D),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .ce(ce),
        .out(out));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__15
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_rst_n),
        .I3(CvtColor_U0_p_src_cols_V_read),
        .I4(ce),
        .I5(img_3_cols_V_c17_empty_n),
        .O(internal_empty_n_i_1__15_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_1),
        .Q(img_3_cols_V_c17_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__15
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(img_3_cols_V_c17_full_n),
        .I3(ap_rst_n),
        .I4(CvtColor_U0_p_src_cols_V_read),
        .I5(ce),
        .O(internal_full_n_i_1__15_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_1),
        .Q(img_3_cols_V_c17_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__10 
       (.I0(ce),
        .I1(CvtColor_U0_p_src_cols_V_read),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__10_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__13_n_1 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_1 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg
   (D,
    \SRL_SIG_reg[0][9]_0 ,
    ce,
    out,
    ap_clk,
    Q);
  output [1:0]D;
  output [1:0]\SRL_SIG_reg[0][9]_0 ;
  input ce;
  input [1:0]out;
  input ap_clk;
  input [1:0]Q;

  wire [1:0]D;
  wire [1:0]Q;
  wire [1:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:7]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire ce;
  wire [1:0]out;

  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(ce),
        .D(out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_234[7]_i_1 
       (.I0(D[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .O(\SRL_SIG_reg[0][9]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_234[9]_i_2 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [9]),
        .O(\SRL_SIG_reg[0][9]_0 [1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d5_A
   (img_3_cols_V_c_full_n,
    img_3_cols_V_c_empty_n,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    out,
    ap_clk,
    ap_rst_n,
    ce,
    ce_0,
    internal_empty_n3_out,
    img_3_cols_V_c17_full_n,
    img_3_rows_V_c16_full_n,
    img_3_rows_V_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    img_0_rows_V_c_full_n,
    img_3_rows_V_c_full_n,
    img_0_cols_V_c_full_n,
    start_once_reg_reg,
    start_once_reg,
    SS,
    E);
  output img_3_cols_V_c_full_n;
  output img_3_cols_V_c_empty_n;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  output [1:0]out;
  input ap_clk;
  input ap_rst_n;
  input ce;
  input ce_0;
  input internal_empty_n3_out;
  input img_3_cols_V_c17_full_n;
  input img_3_rows_V_c16_full_n;
  input img_3_rows_V_c_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input img_0_rows_V_c_full_n;
  input img_3_rows_V_c_full_n;
  input img_0_cols_V_c_full_n;
  input start_once_reg_reg;
  input start_once_reg;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire ce_0;
  wire img_0_cols_V_c_full_n;
  wire img_0_rows_V_c_full_n;
  wire img_3_cols_V_c17_full_n;
  wire img_3_cols_V_c_empty_n;
  wire img_3_cols_V_c_full_n;
  wire img_3_rows_V_c16_full_n;
  wire img_3_rows_V_c_empty_n;
  wire img_3_rows_V_c_full_n;
  wire internal_empty_n3_out;
  wire internal_empty_n_i_1__2_n_1;
  wire internal_empty_n_i_2__0_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_1;
  wire internal_full_n_i_2__6_n_1;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__3_n_1 ;
  wire \mOutPtr[1]_i_1__3_n_1 ;
  wire \mOutPtr[2]_i_1_n_1 ;
  wire \mOutPtr[3]_i_1__0_n_1 ;
  wire [3:0]mOutPtr_reg;
  wire [1:0]out;
  wire start_once_reg;
  wire start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d5_A_shiftReg U_fifo_w11_d5_A_shiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ce_0(ce_0),
        .out(out));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(img_3_cols_V_c_empty_n),
        .I1(img_3_cols_V_c17_full_n),
        .I2(img_3_rows_V_c16_full_n),
        .I3(img_3_rows_V_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hE0E0E000E0E0E0E0)) 
    internal_empty_n_i_1__2
       (.I0(internal_empty_n3_out),
        .I1(img_3_cols_V_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[3]),
        .I5(internal_empty_n_i_2__0_n_1),
        .O(internal_empty_n_i_1__2_n_1));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    internal_empty_n_i_2__0
       (.I0(ce_0),
        .I1(ce),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_1),
        .Q(img_3_cols_V_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCF8FFFCF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__6_n_1),
        .I1(img_3_cols_V_c_full_n),
        .I2(ap_rst_n),
        .I3(ce),
        .I4(ce_0),
        .O(internal_full_n_i_1__2_n_1));
  LUT4 #(
    .INIT(16'hFFF7)) 
    internal_full_n_i_2__6
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n_i_2__6_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_1),
        .Q(img_3_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__3 
       (.I0(ce_0),
        .I1(ce),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[2]),
        .I1(ce_0),
        .I2(ce),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6A6AAA6AAAAAA9AA)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(ce),
        .I4(ce_0),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_1 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_1 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1_n_1 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_1 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  LUT6 #(
    .INIT(64'h7FFFFFFF7FFF0000)) 
    start_once_reg_i_1__3
       (.I0(img_3_cols_V_c_full_n),
        .I1(img_0_rows_V_c_full_n),
        .I2(img_3_rows_V_c_full_n),
        .I3(img_0_cols_V_c_full_n),
        .I4(start_once_reg_reg),
        .I5(start_once_reg),
        .O(internal_full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d5_A_shiftReg
   (out,
    Q,
    ce_0,
    ap_clk);
  output [1:0]out;
  input [3:0]Q;
  input ce_0;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]a;
  wire ap_clk;
  wire ce_0;
  wire [1:0]out;

  (* srl_bus_name = "U0/\img_3_cols_V_c_U/U_fifo_w11_d5_A_shiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "U0/\img_3_cols_V_c_U/U_fifo_w11_d5_A_shiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(1'b0),
        .CE(ce_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][7]_srl5_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(a[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][7]_srl5_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(a[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][7]_srl5_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(a[2]));
  (* srl_bus_name = "U0/\img_3_cols_V_c_U/U_fifo_w11_d5_A_shiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "U0/\img_3_cols_V_c_U/U_fifo_w11_d5_A_shiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(1'b0),
        .CE(ce_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A
   (img_0_data_stream_0_full_n,
    img_0_data_stream_0_empty_n,
    Q,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    ce,
    SS,
    E,
    D,
    \SRL_SIG_reg[0][7]_0 );
  output img_0_data_stream_0_full_n;
  output img_0_data_stream_0_empty_n;
  output [1:0]Q;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input ce;
  input [0:0]SS;
  input [0:0]E;
  input [0:0]D;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire internal_empty_n_i_1__4_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__4_n_1;
  wire \mOutPtr[0]_i_1__7_n_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_17 U_fifo_w8_d2_A_shiftReg
       (.Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .ap_clk(ap_clk),
        .ce(ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_rst_n),
        .I3(internal_empty_n_reg_0),
        .I4(ce),
        .I5(img_0_data_stream_0_empty_n),
        .O(internal_empty_n_i_1__4_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_1),
        .Q(img_0_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(img_0_data_stream_0_full_n),
        .I3(ce),
        .I4(internal_empty_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__4_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_1),
        .Q(img_0_data_stream_0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__7_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_1 ),
        .Q(Q[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1
   (img_0_data_stream_1_full_n,
    img_0_data_stream_1_empty_n,
    Q,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    ce,
    internal_full_n_reg_0,
    ap_rst_n,
    SS,
    E,
    D,
    \SRL_SIG_reg[0][7]_0 );
  output img_0_data_stream_1_full_n;
  output img_0_data_stream_1_empty_n;
  output [1:0]Q;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]SS;
  input [0:0]E;
  input [0:0]D;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_1_full_n;
  wire internal_empty_n_i_1__5_n_1;
  wire internal_full_n_i_1__5_n_1;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__8_n_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_16 U_fifo_w8_d2_A_shiftReg
       (.Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .ap_clk(ap_clk),
        .ce(ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__5
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_rst_n),
        .I3(internal_full_n_reg_0),
        .I4(ce),
        .I5(img_0_data_stream_1_empty_n),
        .O(internal_empty_n_i_1__5_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_1),
        .Q(img_0_data_stream_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(img_0_data_stream_1_full_n),
        .I3(ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__5_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_1),
        .Q(img_0_data_stream_1_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__8_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_1 ),
        .Q(Q[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10
   (img_4_data_stream_1_full_n,
    img_4_data_stream_1_empty_n,
    Q,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    ce,
    SS,
    E);
  output img_4_data_stream_1_full_n;
  output img_4_data_stream_1_empty_n;
  output [1:0]Q;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input ce;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire img_4_data_stream_1_empty_n;
  wire img_4_data_stream_1_full_n;
  wire internal_empty_n_i_1__19_n_1;
  wire internal_full_n_i_1__19_n_1;
  wire \mOutPtr[0]_i_1__15_n_1 ;
  wire \mOutPtr[1]_i_1__13_n_1 ;

  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__19
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(ce),
        .I5(img_4_data_stream_1_empty_n),
        .O(internal_empty_n_i_1__19_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_1),
        .Q(img_4_data_stream_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__19
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(img_4_data_stream_1_full_n),
        .I3(ap_rst_n),
        .I4(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I5(ce),
        .O(internal_full_n_i_1__19_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_1),
        .Q(img_4_data_stream_1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__15_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__13 
       (.I0(ce),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\mOutPtr[1]_i_1__13_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_1 ),
        .Q(Q[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__13_n_1 ),
        .Q(Q[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11
   (img_4_data_stream_2_full_n,
    img_4_data_stream_2_empty_n,
    \SRL_SIG_reg[0][7] ,
    D,
    ce,
    img_3_data_stream_0_dout,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    \odata_int_reg[7] ,
    \odata_int_reg[23] ,
    Q,
    \ireg_reg[7] ,
    SS,
    E);
  output img_4_data_stream_2_full_n;
  output img_4_data_stream_2_empty_n;
  output [2:0]\SRL_SIG_reg[0][7] ;
  output [2:0]D;
  input ce;
  input [0:0]img_3_data_stream_0_dout;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input \odata_int_reg[7] ;
  input [2:0]\odata_int_reg[23] ;
  input [1:0]Q;
  input [1:0]\ireg_reg[7] ;
  input [0:0]SS;
  input [0:0]E;

  wire [2:0]D;
  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [1:0]Q;
  wire [2:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire [0:0]img_3_data_stream_0_dout;
  wire img_4_data_stream_2_empty_n;
  wire img_4_data_stream_2_full_n;
  wire internal_empty_n_i_1__18_n_1;
  wire internal_full_n_i_1__20_n_1;
  wire [1:0]\ireg_reg[7] ;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__16_n_1 ;
  wire \mOutPtr[1]_i_1__12_n_1 ;
  wire [2:0]\odata_int_reg[23] ;
  wire \odata_int_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ce(ce),
        .img_3_data_stream_0_dout(img_3_data_stream_0_dout),
        .\ireg_reg[15] (Q),
        .\ireg_reg[7] (\ireg_reg[7] ),
        .\odata_int_reg[23] (\odata_int_reg[23] ),
        .\odata_int_reg[7] (\odata_int_reg[7] ));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__18
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(ce),
        .I5(img_4_data_stream_2_empty_n),
        .O(internal_empty_n_i_1__18_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_1),
        .Q(img_4_data_stream_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__20
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(img_4_data_stream_2_full_n),
        .I3(ap_rst_n),
        .I4(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I5(ce),
        .O(internal_full_n_i_1__20_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_1),
        .Q(img_4_data_stream_2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__16_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__12 
       (.I0(ce),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__12_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__16_n_1 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__12_n_1 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2
   (img_0_data_stream_2_full_n,
    img_0_data_stream_2_empty_n,
    Q,
    B,
    ap_clk,
    ce,
    internal_full_n_reg_0,
    ap_rst_n,
    SS,
    E,
    D,
    \SRL_SIG_reg[0][7] );
  output img_0_data_stream_2_full_n;
  output img_0_data_stream_2_empty_n;
  output [1:0]Q;
  output [7:0]B;
  input ap_clk;
  input ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]SS;
  input [0:0]E;
  input [0:0]D;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]B;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire img_0_data_stream_2_empty_n;
  wire img_0_data_stream_2_full_n;
  wire internal_empty_n_i_1__6_n_1;
  wire internal_full_n_i_1__6_n_1;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__9_n_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_15 U_fifo_w8_d2_A_shiftReg
       (.B(B),
        .Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ce(ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_rst_n),
        .I3(internal_full_n_reg_0),
        .I4(ce),
        .I5(img_0_data_stream_2_empty_n),
        .O(internal_empty_n_i_1__6_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_1),
        .Q(img_0_data_stream_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__6
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(img_0_data_stream_2_full_n),
        .I3(ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__6_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_1),
        .Q(img_0_data_stream_2_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__9_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_1 ),
        .Q(Q[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4
   (\mOutPtr_reg[0]_0 ,
    img_1_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    DIADI,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    ce,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output img_1_data_stream_0_full_n;
  output img_1_data_stream_0_empty_n;
  output [7:0]DIADI;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input ce;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire internal_empty_n_i_1__11_n_1;
  wire internal_full_n_i_1__11_n_1;
  wire [1:1]mOutPtr;
  wire \mOutPtr[1]_i_1_n_1 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_14 U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .DIADI(DIADI),
        .ap_clk(ap_clk),
        .ce(ce),
        .mOutPtr(mOutPtr),
        .ram_reg(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__11
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(ce),
        .I5(img_1_data_stream_0_empty_n),
        .O(internal_empty_n_i_1__11_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_1),
        .Q(img_1_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(img_1_data_stream_0_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr),
        .I4(ce),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__11_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_1),
        .Q(img_1_data_stream_0_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(mOutPtr),
        .O(\mOutPtr[1]_i_1_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_1 ),
        .Q(mOutPtr),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5
   (\mOutPtr_reg[0]_0 ,
    img_2_data_stream_0_full_n,
    img_2_data_stream_0_empty_n,
    icmp_ln1497_fu_229_p2,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    ce,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output img_2_data_stream_0_full_n;
  output img_2_data_stream_0_empty_n;
  output icmp_ln1497_fu_229_p2;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input ce;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire icmp_ln1497_fu_229_p2;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire internal_empty_n_i_1__12_n_1;
  wire internal_full_n_i_1__12_n_1;
  wire [1:1]mOutPtr;
  wire \mOutPtr[1]_i_1__0_n_1 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_13 U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .ap_clk(ap_clk),
        .ce(ce),
        .icmp_ln1497_fu_229_p2(icmp_ln1497_fu_229_p2),
        .\icmp_ln1497_reg_271_reg[0] (\mOutPtr_reg[0]_0 ),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__12
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(ce),
        .I5(img_2_data_stream_0_empty_n),
        .O(internal_empty_n_i_1__12_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_1),
        .Q(img_2_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(img_2_data_stream_0_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr),
        .I4(ce),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__12_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_1),
        .Q(img_2_data_stream_0_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(mOutPtr),
        .O(\mOutPtr[1]_i_1__0_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_1 ),
        .Q(mOutPtr),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7
   (mOutPtr,
    img_3_data_stream_0_full_n,
    img_3_data_stream_0_empty_n,
    \SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1]_1 ,
    img_3_data_stream_0_dout,
    SS,
    \mOutPtr_reg[1]_0 ,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n,
    ce,
    ce_2);
  output [1:0]mOutPtr;
  output img_3_data_stream_0_full_n;
  output img_3_data_stream_0_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]\SRL_SIG_reg[1]_1 ;
  output [0:0]img_3_data_stream_0_dout;
  input [0:0]SS;
  input \mOutPtr_reg[1]_0 ;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n;
  input ce;
  input ce_2;

  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire ce_2;
  wire [0:0]img_3_data_stream_0_dout;
  wire img_3_data_stream_0_empty_n;
  wire img_3_data_stream_0_full_n;
  wire internal_empty_n_i_1__16_n_1;
  wire internal_full_n_i_1__16_n_1;
  wire [1:0]mOutPtr;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_12 U_fifo_w8_d2_A_shiftReg
       (.\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (mOutPtr[1]),
        .\SRL_SIG_reg[0][7]_2 (mOutPtr[0]),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1]_1 (\SRL_SIG_reg[1]_1 ),
        .ap_clk(ap_clk),
        .img_3_data_stream_0_dout(img_3_data_stream_0_dout));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__16
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_rst_n),
        .I3(ce_2),
        .I4(ce),
        .I5(img_3_data_stream_0_empty_n),
        .O(internal_empty_n_i_1__16_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_1),
        .Q(img_3_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(img_3_data_stream_0_full_n),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(ce),
        .I5(ce_2),
        .O(internal_full_n_i_1__16_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_1),
        .Q(img_3_data_stream_0_full_n),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[1]_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9
   (img_4_data_stream_0_full_n,
    img_4_data_stream_0_empty_n,
    Q,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    ce,
    SS,
    E);
  output img_4_data_stream_0_full_n;
  output img_4_data_stream_0_empty_n;
  output [1:0]Q;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input ce;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire img_4_data_stream_0_empty_n;
  wire img_4_data_stream_0_full_n;
  wire internal_empty_n_i_1__20_n_1;
  wire internal_full_n_i_1__18_n_1;
  wire \mOutPtr[0]_i_1__14_n_1 ;
  wire \mOutPtr[1]_i_2__6_n_1 ;

  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__20
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(ce),
        .I5(img_4_data_stream_0_empty_n),
        .O(internal_empty_n_i_1__20_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_1),
        .Q(img_4_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__18
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(img_4_data_stream_0_full_n),
        .I3(ap_rst_n),
        .I4(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I5(ce),
        .O(internal_full_n_i_1__18_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_1),
        .Q(img_4_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__6 
       (.I0(ce),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\mOutPtr[1]_i_2__6_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__14_n_1 ),
        .Q(Q[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__6_n_1 ),
        .Q(Q[1]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg
   (\SRL_SIG_reg[0][7]_0 ,
    D,
    ce,
    img_3_data_stream_0_dout,
    ap_clk,
    Q,
    \odata_int_reg[7] ,
    \odata_int_reg[23] ,
    \ireg_reg[15] ,
    \ireg_reg[7] );
  output [2:0]\SRL_SIG_reg[0][7]_0 ;
  output [2:0]D;
  input ce;
  input [0:0]img_3_data_stream_0_dout;
  input ap_clk;
  input [1:0]Q;
  input \odata_int_reg[7] ;
  input [2:0]\odata_int_reg[23] ;
  input [1:0]\ireg_reg[15] ;
  input [1:0]\ireg_reg[7] ;

  wire [2:0]D;
  wire [1:0]Q;
  wire [2:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:7]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ce;
  wire [0:0]img_3_data_stream_0_dout;
  wire [1:0]\ireg_reg[15] ;
  wire [1:0]\ireg_reg[7] ;
  wire [2:0]\odata_int_reg[23] ;
  wire \odata_int_reg[7] ;

  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(img_3_data_stream_0_dout),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 ),
        .Q(\SRL_SIG_reg[1]_1 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \odata_int[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 ),
        .I4(\odata_int_reg[7] ),
        .I5(\odata_int_reg[23] [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \odata_int[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 ),
        .I4(\odata_int_reg[7] ),
        .I5(\odata_int_reg[23] [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \odata_int[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 ),
        .I4(\odata_int_reg[7] ),
        .I5(\odata_int_reg[23] [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_12
   (\SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1]_1 ,
    img_3_data_stream_0_dout,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    \SRL_SIG_reg[0][7]_2 );
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]\SRL_SIG_reg[1]_1 ;
  output [0:0]img_3_data_stream_0_dout;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[0][7]_1 ;
  input \SRL_SIG_reg[0][7]_2 ;

  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg[0][7]_2 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [0:0]img_3_data_stream_0_dout;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(\SRL_SIG_reg[0][7]_1 ),
        .I2(\SRL_SIG_reg[0][7]_2 ),
        .I3(\SRL_SIG_reg[1]_1 ),
        .O(img_3_data_stream_0_dout));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[1][0]_0 ),
        .Q(\SRL_SIG_reg[1]_1 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_13
   (icmp_ln1497_fu_229_p2,
    \icmp_ln1497_reg_271_reg[0] ,
    mOutPtr,
    ce,
    D,
    ap_clk);
  output icmp_ln1497_fu_229_p2;
  input \icmp_ln1497_reg_271_reg[0] ;
  input [0:0]mOutPtr;
  input ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ce;
  wire icmp_ln1497_fu_229_p2;
  wire \icmp_ln1497_reg_271[0]_i_3_n_1 ;
  wire \icmp_ln1497_reg_271[0]_i_4_n_1 ;
  wire \icmp_ln1497_reg_271[0]_i_5_n_1 ;
  wire \icmp_ln1497_reg_271_reg[0] ;
  wire [0:0]mOutPtr;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
    \icmp_ln1497_reg_271[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\icmp_ln1497_reg_271[0]_i_3_n_1 ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\icmp_ln1497_reg_271_reg[0] ),
        .I4(mOutPtr),
        .I5(\icmp_ln1497_reg_271[0]_i_4_n_1 ),
        .O(icmp_ln1497_fu_229_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \icmp_ln1497_reg_271[0]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\icmp_ln1497_reg_271[0]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \icmp_ln1497_reg_271[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\icmp_ln1497_reg_271[0]_i_5_n_1 ),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .O(\icmp_ln1497_reg_271[0]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \icmp_ln1497_reg_271[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[0]_0 [4]),
        .O(\icmp_ln1497_reg_271[0]_i_5_n_1 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_14
   (DIADI,
    mOutPtr,
    ram_reg,
    ce,
    D,
    ap_clk);
  output [7:0]DIADI;
  input [0:0]mOutPtr;
  input ram_reg;
  input ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ce;
  wire [0:0]mOutPtr;
  wire ram_reg;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_10
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr),
        .I2(ram_reg),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(DIADI[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_3__0
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr),
        .I2(ram_reg),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_4
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr),
        .I2(ram_reg),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_5
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr),
        .I2(ram_reg),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_6
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr),
        .I2(ram_reg),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_7
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr),
        .I2(ram_reg),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_8
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr),
        .I2(ram_reg),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_9
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr),
        .I2(ram_reg),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(DIADI[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_15
   (B,
    Q,
    ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]B;
  input [1:0]Q;
  input ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]B;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_1_reg_392_reg_i_10
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_1_reg_392_reg_i_3
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_1_reg_392_reg_i_4
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_1_reg_392_reg_i_5
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_1_reg_392_reg_i_6
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_1_reg_392_reg_i_7
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_1_reg_392_reg_i_8
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_1_reg_392_reg_i_9
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(B[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_16
   (\SRL_SIG_reg[0][7]_0 ,
    Q,
    ce,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [1:0]Q;
  input ce;
  input [7:0]\SRL_SIG_reg[0][7]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_1__7
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_2__5
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_3__5
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_4__5
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_5__5
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_6__5
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_7__5
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_8__5
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_17
   (\SRL_SIG_reg[0][7]_0 ,
    Q,
    ce,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [1:0]Q;
  input ce;
  input [7:0]\SRL_SIG_reg[0][7]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_2__4
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_3__4
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_4__4
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_5__4
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_6__4
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_7__4
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_8__4
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_9__2
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter
   (video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    ap_clk,
    ap_rst_n,
    ap_start,
    video_in_TVALID,
    video_in_TREADY,
    video_out_TVALID,
    video_out_TREADY,
    ap_done,
    ap_ready,
    ap_idle);
  input [31:0]video_in_TDATA;
  input [3:0]video_in_TKEEP;
  input [3:0]video_in_TSTRB;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TID;
  input [0:0]video_in_TDEST;
  output [31:0]video_out_TDATA;
  output [3:0]video_out_TKEEP;
  output [3:0]video_out_TSTRB;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [0:0]video_out_TID;
  output [0:0]video_out_TDEST;
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  input video_in_TVALID;
  output video_in_TREADY;
  output video_out_TVALID;
  input video_out_TREADY;
  output ap_done;
  output ap_ready;
  output ap_idle;

  wire \<const0> ;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_0_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_1_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_2_V_din;
  wire AXIvideo2Mat_U0_n_5;
  wire AXIvideo2Mat_U0_n_6;
  wire AXIvideo2Mat_U0_n_7;
  wire CvtColor_1_U0_n_10;
  wire CvtColor_1_U0_n_11;
  wire CvtColor_1_U0_n_12;
  wire CvtColor_1_U0_n_14;
  wire CvtColor_1_U0_n_4;
  wire CvtColor_1_U0_n_5;
  wire CvtColor_1_U0_n_6;
  wire CvtColor_1_U0_n_7;
  wire CvtColor_1_U0_n_8;
  wire CvtColor_1_U0_n_9;
  wire [7:0]CvtColor_1_U0_p_dst_data_stream_V_din;
  wire CvtColor_U0_n_4;
  wire CvtColor_U0_n_5;
  wire CvtColor_U0_n_6;
  wire CvtColor_U0_p_src_cols_V_read;
  wire GaussianBlur_U0_n_1;
  wire GaussianBlur_U0_n_2;
  wire GaussianBlur_U0_n_4;
  wire GaussianBlur_U0_n_5;
  wire [7:0]GaussianBlur_U0_p_dst_data_stream_V_din;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire Mat2AXIvideo_U0_n_1;
  wire Mat2AXIvideo_U0_n_11;
  wire Mat2AXIvideo_U0_n_12;
  wire Mat2AXIvideo_U0_n_13;
  wire Mat2AXIvideo_U0_n_3;
  wire Mat2AXIvideo_U0_n_5;
  wire [9:7]\SRL_SIG_reg[0]_15 ;
  wire [7:7]\SRL_SIG_reg[0]_17 ;
  wire [8:5]\SRL_SIG_reg[0]_19 ;
  wire [0:0]\SRL_SIG_reg[1]_16 ;
  wire Threshold_U0_n_11;
  wire Threshold_U0_n_13;
  wire Threshold_U0_n_14;
  wire Threshold_U0_n_15;
  wire Threshold_U0_n_3;
  wire Threshold_U0_n_4;
  wire Threshold_U0_n_5;
  wire Threshold_U0_n_7;
  wire Threshold_U0_n_8;
  wire Threshold_U0_n_9;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_4;
  wire ap_CS_fsm_state2_9;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_proc_U0_ap_ready_reg_n_1;
  wire ce;
  wire ce_1;
  wire ce_22;
  wire ce_3;
  wire ce_6;
  wire ce_7;
  wire ce_8;
  wire icmp_ln1489_fu_207_p2;
  wire icmp_ln1497_fu_229_p2;
  wire icmp_ln1967_fu_208_p2;
  wire icmp_ln1967_fu_227_p2;
  wire img_0_cols_V_c15_empty_n;
  wire img_0_cols_V_c15_full_n;
  wire img_0_cols_V_c_U_n_3;
  wire img_0_cols_V_c_empty_n;
  wire img_0_cols_V_c_full_n;
  wire [7:0]img_0_data_stream_0_dout;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire [7:0]img_0_data_stream_1_dout;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_1_full_n;
  wire [7:0]img_0_data_stream_2_dout;
  wire img_0_data_stream_2_empty_n;
  wire img_0_data_stream_2_full_n;
  wire img_0_rows_V_c14_empty_n;
  wire img_0_rows_V_c14_full_n;
  wire img_0_rows_V_c_empty_n;
  wire img_0_rows_V_c_full_n;
  wire [7:0]img_1_data_stream_0_dout;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire [9:7]img_3_cols_V_c17_dout;
  wire img_3_cols_V_c17_empty_n;
  wire img_3_cols_V_c17_full_n;
  wire img_3_cols_V_c_U_n_3;
  wire img_3_cols_V_c_U_n_4;
  wire [9:7]img_3_cols_V_c_dout;
  wire img_3_cols_V_c_empty_n;
  wire img_3_cols_V_c_full_n;
  wire [7:7]img_3_data_stream_0_dout;
  wire img_3_data_stream_0_empty_n;
  wire img_3_data_stream_0_full_n;
  wire [8:5]img_3_rows_V_c16_dout;
  wire img_3_rows_V_c16_empty_n;
  wire img_3_rows_V_c16_full_n;
  wire [8:5]img_3_rows_V_c_dout;
  wire img_3_rows_V_c_empty_n;
  wire img_3_rows_V_c_full_n;
  wire [7:7]img_4_data_stream_0_dout;
  wire img_4_data_stream_0_empty_n;
  wire img_4_data_stream_0_full_n;
  wire [7:7]img_4_data_stream_1_dout;
  wire img_4_data_stream_1_empty_n;
  wire img_4_data_stream_1_full_n;
  wire img_4_data_stream_2_U_n_3;
  wire img_4_data_stream_2_U_n_4;
  wire img_4_data_stream_2_U_n_5;
  wire [7:7]img_4_data_stream_2_dout;
  wire img_4_data_stream_2_empty_n;
  wire img_4_data_stream_2_full_n;
  wire internal_empty_n3_out;
  wire [1:0]mOutPtr;
  wire [1:0]mOutPtr_11;
  wire [1:0]mOutPtr_12;
  wire [0:0]mOutPtr_13;
  wire [0:0]mOutPtr_14;
  wire [1:0]mOutPtr_18;
  wire [1:0]mOutPtr_20;
  wire [1:0]mOutPtr_21;
  wire start_for_CvtColoBew_U_n_3;
  wire start_for_CvtColor_1_U0_empty_n;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_CvtColor_U0_empty_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_CvtColozec_U_n_4;
  wire start_for_CvtColozec_U_n_5;
  wire start_for_GaussianBlur_U0_empty_n;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_for_Mat2AXICeG_U_n_3;
  wire start_for_Mat2AXIvideo_U0_empty_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Threshold_U0_empty_n;
  wire start_for_Threshoyd2_U_n_2;
  wire start_for_Threshoyd2_U_n_5;
  wire start_for_Threshoyd2_U_n_6;
  wire start_for_Threshoyd2_U_n_7;
  wire start_for_Threshoyd2_U_n_8;
  wire start_for_Threshoyd2_U_n_9;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_10;
  wire start_once_reg_2;
  wire start_once_reg_5;
  wire [31:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [30:6]\^video_out_TDATA ;
  wire [2:2]\^video_out_TKEEP ;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  assign video_out_TDATA[31] = \^video_out_TDATA [30];
  assign video_out_TDATA[30] = \^video_out_TDATA [30];
  assign video_out_TDATA[29] = \^video_out_TDATA [30];
  assign video_out_TDATA[28] = \^video_out_TDATA [30];
  assign video_out_TDATA[27] = \^video_out_TDATA [30];
  assign video_out_TDATA[26] = \^video_out_TDATA [30];
  assign video_out_TDATA[25] = \^video_out_TDATA [30];
  assign video_out_TDATA[24] = \^video_out_TDATA [30];
  assign video_out_TDATA[23] = \^video_out_TDATA [22];
  assign video_out_TDATA[22] = \^video_out_TDATA [22];
  assign video_out_TDATA[21] = \^video_out_TDATA [22];
  assign video_out_TDATA[20] = \^video_out_TDATA [22];
  assign video_out_TDATA[19] = \^video_out_TDATA [22];
  assign video_out_TDATA[18] = \^video_out_TDATA [22];
  assign video_out_TDATA[17] = \^video_out_TDATA [22];
  assign video_out_TDATA[16] = \^video_out_TDATA [22];
  assign video_out_TDATA[15] = \^video_out_TDATA [14];
  assign video_out_TDATA[14] = \^video_out_TDATA [14];
  assign video_out_TDATA[13] = \^video_out_TDATA [14];
  assign video_out_TDATA[12] = \^video_out_TDATA [14];
  assign video_out_TDATA[11] = \^video_out_TDATA [14];
  assign video_out_TDATA[10] = \^video_out_TDATA [14];
  assign video_out_TDATA[9] = \^video_out_TDATA [14];
  assign video_out_TDATA[8] = \^video_out_TDATA [14];
  assign video_out_TDATA[7] = \^video_out_TDATA [6];
  assign video_out_TDATA[6] = \^video_out_TDATA [6];
  assign video_out_TDATA[5] = \^video_out_TDATA [6];
  assign video_out_TDATA[4] = \^video_out_TDATA [6];
  assign video_out_TDATA[3] = \^video_out_TDATA [6];
  assign video_out_TDATA[2] = \^video_out_TDATA [6];
  assign video_out_TDATA[1] = \^video_out_TDATA [6];
  assign video_out_TDATA[0] = \^video_out_TDATA [6];
  assign video_out_TDEST[0] = \<const0> ;
  assign video_out_TID[0] = \<const0> ;
  assign video_out_TKEEP[3] = \^video_out_TKEEP [2];
  assign video_out_TKEEP[2] = \^video_out_TKEEP [2];
  assign video_out_TKEEP[1] = \^video_out_TKEEP [2];
  assign video_out_TKEEP[0] = \^video_out_TKEEP [2];
  assign video_out_TSTRB[3] = \<const0> ;
  assign video_out_TSTRB[2] = \<const0> ;
  assign video_out_TSTRB[1] = \<const0> ;
  assign video_out_TSTRB[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat AXIvideo2Mat_U0
       (.Q(AXIvideo2Mat_U0_n_6),
        .SS(ap_rst),
        .\ap_CS_fsm_reg[0]_0 (AXIvideo2Mat_U0_n_5),
        .\ap_CS_fsm_reg[0]_1 (img_0_cols_V_c_U_n_3),
        .\ap_CS_fsm_reg[1]_0 (start_for_CvtColozec_U_n_5),
        .\ap_CS_fsm_reg[3]_0 (AXIvideo2Mat_U0_n_7),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_ready_0(ap_sync_reg_Block_proc_U0_ap_ready_reg_n_1),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ce(ce),
        .ce_0(ce_22),
        .img_0_cols_V_c15_full_n(img_0_cols_V_c15_full_n),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .img_0_data_stream_1_full_n(img_0_data_stream_1_full_n),
        .img_0_data_stream_2_full_n(img_0_data_stream_2_full_n),
        .img_0_rows_V_c14_full_n(img_0_rows_V_c14_full_n),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .\tmp_1_reg_526_reg[7]_0 (AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .\tmp_2_reg_531_reg[7]_0 (AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .\tmp_reg_521_reg[7]_0 (AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .video_in_TDATA(video_in_TDATA[23:0]),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_proc Block_proc_U0
       (.SS(ap_rst),
        .ap_clk(ap_clk),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(img_3_cols_V_c_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor_1 CvtColor_1_U0
       (.B(img_0_data_stream_2_dout),
        .CO(icmp_ln1967_fu_227_p2),
        .D(CvtColor_1_U0_n_5),
        .E(CvtColor_1_U0_n_8),
        .Q({ap_CS_fsm_state2,CvtColor_1_U0_n_4}),
        .SS(ap_rst),
        .\ap_CS_fsm_reg[0]_0 (CvtColor_1_U0_n_9),
        .\ap_CS_fsm_reg[0]_1 (CvtColor_1_U0_n_10),
        .\ap_CS_fsm_reg[0]_2 (start_for_CvtColozec_U_n_4),
        .\ap_CS_fsm_reg[1]_0 (CvtColor_1_U0_n_12),
        .\ap_CS_fsm_reg[2]_0 (CvtColor_1_U0_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(CvtColor_1_U0_n_6),
        .ap_enable_reg_pp0_iter1_reg_1(CvtColor_1_U0_n_7),
        .ap_rst_n(ap_rst_n),
        .ce(ce_1),
        .ce_0(ce),
        .img_0_cols_V_c15_empty_n(img_0_cols_V_c15_empty_n),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_0_rows_V_c14_empty_n(img_0_rows_V_c14_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .internal_empty_n_reg(CvtColor_1_U0_n_11),
        .\mOutPtr_reg[0] (AXIvideo2Mat_U0_n_5),
        .\mOutPtr_reg[1] (mOutPtr_12),
        .\mOutPtr_reg[1]_0 (mOutPtr_11),
        .\mOutPtr_reg[1]_1 (mOutPtr),
        .p(img_0_data_stream_0_dout),
        .p_0(img_0_data_stream_1_dout),
        .\p_Val2_7_reg_402_reg[7]_0 (CvtColor_1_U0_p_dst_data_stream_V_din),
        .start_for_CvtColor_1_U0_empty_n(start_for_CvtColor_1_U0_empty_n),
        .start_for_GaussianBlur_U0_full_n(start_for_GaussianBlur_U0_full_n),
        .start_once_reg(start_once_reg_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor CvtColor_U0
       (.CO(icmp_ln1967_fu_208_p2),
        .CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .D({img_3_cols_V_c17_dout[9],img_3_cols_V_c17_dout[7]}),
        .Q({ap_CS_fsm_state2_4,CvtColor_U0_n_4}),
        .SS(ap_rst),
        .\ap_CS_fsm_reg[0]_0 (start_for_CvtColoBew_U_n_3),
        .\ap_CS_fsm_reg[1]_0 (CvtColor_U0_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_3),
        .img_3_cols_V_c17_empty_n(img_3_cols_V_c17_empty_n),
        .img_3_data_stream_0_empty_n(img_3_data_stream_0_empty_n),
        .img_3_rows_V_c16_empty_n(img_3_rows_V_c16_empty_n),
        .img_4_data_stream_0_full_n(img_4_data_stream_0_full_n),
        .img_4_data_stream_1_full_n(img_4_data_stream_1_full_n),
        .img_4_data_stream_2_full_n(img_4_data_stream_2_full_n),
        .internal_empty_n_reg(CvtColor_U0_n_5),
        .\p_src_rows_V_read_reg_239_reg[8]_0 (img_3_rows_V_c16_dout),
        .start_for_CvtColor_U0_empty_n(start_for_CvtColor_U0_empty_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_5));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GaussianBlur GaussianBlur_U0
       (.DIADI(img_1_data_stream_0_dout),
        .Q(CvtColor_U0_n_4),
        .SS(ap_rst),
        .\ap_CS_fsm_reg[0]_0 (GaussianBlur_U0_n_5),
        .\ap_CS_fsm_reg[2] (GaussianBlur_U0_n_2),
        .ap_clk(ap_clk),
        .ap_idle(AXIvideo2Mat_U0_n_6),
        .ap_idle_0(CvtColor_1_U0_n_4),
        .ap_idle_1(start_for_Mat2AXICeG_U_n_3),
        .ap_rst_n(ap_rst_n),
        .ce(ce_6),
        .ce_0(ce_1),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .internal_empty_n_reg(GaussianBlur_U0_n_4),
        .mOutPtr(mOutPtr_13),
        .\mOutPtr_reg[0] (GaussianBlur_U0_n_1),
        .\p_Val2_4_reg_2528_reg[7] (GaussianBlur_U0_p_dst_data_stream_V_din),
        .start_for_GaussianBlur_U0_empty_n(start_for_GaussianBlur_U0_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo Mat2AXIvideo_U0
       (.D({img_4_data_stream_2_dout,img_4_data_stream_1_dout,img_4_data_stream_0_dout}),
        .E(Mat2AXIvideo_U0_n_1),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .Q(Mat2AXIvideo_U0_n_3),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Mat2AXIvideo_U0_n_5),
        .ce(ce_3),
        .img_4_data_stream_0_empty_n(img_4_data_stream_0_empty_n),
        .img_4_data_stream_1_empty_n(img_4_data_stream_1_empty_n),
        .img_4_data_stream_2_empty_n(img_4_data_stream_2_empty_n),
        .\ireg_reg[23] ({Mat2AXIvideo_U0_n_11,Mat2AXIvideo_U0_n_12,Mat2AXIvideo_U0_n_13}),
        .\odata_int_reg[23] ({img_4_data_stream_2_U_n_3,img_4_data_stream_2_U_n_4,img_4_data_stream_2_U_n_5}),
        .\odata_int_reg[32] ({video_out_TVALID,\^video_out_TDATA [30],\^video_out_TDATA [22],\^video_out_TDATA [14],\^video_out_TDATA [6]}),
        .start_for_Mat2AXIvideo_U0_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
        .video_out_TKEEP(\^video_out_TKEEP ),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Threshold Threshold_U0
       (.CO(icmp_ln1489_fu_207_p2),
        .CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[0]_19 ),
        .E(Threshold_U0_n_11),
        .Q({ap_CS_fsm_state2_9,Threshold_U0_n_7}),
        .\SRL_SIG_reg[0][7] (Threshold_U0_n_14),
        .\SRL_SIG_reg[0]_5 (\SRL_SIG_reg[0]_17 ),
        .\SRL_SIG_reg[1][5] (start_for_Threshoyd2_U_n_7),
        .\SRL_SIG_reg[1]_6 (\SRL_SIG_reg[1]_16 ),
        .SS(ap_rst),
        .\ap_CS_fsm_reg[0]_0 (img_3_cols_V_c_U_n_3),
        .\ap_CS_fsm_reg[1]_0 (Threshold_U0_n_8),
        .\ap_CS_fsm_reg[2]_0 (Threshold_U0_n_13),
        .ap_NS_fsm4_carry_0({\SRL_SIG_reg[0]_15 [9],\SRL_SIG_reg[0]_15 [7]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_8),
        .ce_1(ce_7),
        .ce_2(ce_6),
        .ce_4(ce_3),
        .\icmp_ln1490_reg_262_pp0_iter1_reg_reg[0]_0 (Threshold_U0_n_5),
        .icmp_ln1497_fu_229_p2(icmp_ln1497_fu_229_p2),
        .\icmp_ln1497_reg_271_reg[0]_0 (Threshold_U0_n_15),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_3_cols_V_c17_full_n(img_3_cols_V_c17_full_n),
        .img_3_cols_V_c_empty_n(img_3_cols_V_c_empty_n),
        .img_3_data_stream_0_full_n(img_3_data_stream_0_full_n),
        .img_3_rows_V_c16_full_n(img_3_rows_V_c16_full_n),
        .img_3_rows_V_c_empty_n(img_3_rows_V_c_empty_n),
        .internal_empty_n_reg(Threshold_U0_n_3),
        .internal_empty_n_reg_0(Threshold_U0_n_9),
        .mOutPtr(mOutPtr_14),
        .mOutPtr_3(mOutPtr_18),
        .\mOutPtr_reg[0] (Threshold_U0_n_4),
        .\mOutPtr_reg[1] (start_for_Threshoyd2_U_n_6),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_for_Threshold_U0_empty_n(start_for_Threshold_U0_empty_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_10));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_Threshoyd2_U_n_9),
        .Q(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_Threshoyd2_U_n_8),
        .Q(ap_sync_reg_Block_proc_U0_ap_ready_reg_n_1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A img_0_cols_V_c15_U
       (.E(CvtColor_1_U0_n_9),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_0_cols_V_c15_empty_n(img_0_cols_V_c15_empty_n),
        .img_0_cols_V_c15_full_n(img_0_cols_V_c15_full_n),
        .internal_full_n_reg_0(CvtColor_1_U0_n_10),
        .internal_full_n_reg_1(AXIvideo2Mat_U0_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_0 img_0_cols_V_c_U
       (.E(start_for_Threshoyd2_U_n_2),
        .SS(ap_rst),
        .\ap_CS_fsm_reg[0] (start_for_CvtColozec_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_22),
        .img_0_cols_V_c15_full_n(img_0_cols_V_c15_full_n),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_0_rows_V_c14_full_n(img_0_rows_V_c14_full_n),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .internal_empty_n_reg_0(img_0_cols_V_c_U_n_3),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A img_0_data_stream_0_U
       (.D(CvtColor_1_U0_n_7),
        .E(CvtColor_1_U0_n_8),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][7] (img_0_data_stream_0_dout),
        .\SRL_SIG_reg[0][7]_0 (AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .internal_empty_n_reg_0(CvtColor_1_U0_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1 img_0_data_stream_1_U
       (.D(CvtColor_1_U0_n_6),
        .E(CvtColor_1_U0_n_8),
        .Q(mOutPtr_11),
        .\SRL_SIG_reg[0][7] (img_0_data_stream_1_dout),
        .\SRL_SIG_reg[0][7]_0 (AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_1_full_n(img_0_data_stream_1_full_n),
        .internal_full_n_reg_0(CvtColor_1_U0_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2 img_0_data_stream_2_U
       (.B(img_0_data_stream_2_dout),
        .D(CvtColor_1_U0_n_5),
        .E(CvtColor_1_U0_n_8),
        .Q(mOutPtr_12),
        .\SRL_SIG_reg[0][7] (AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_0_data_stream_2_full_n(img_0_data_stream_2_full_n),
        .internal_full_n_reg_0(CvtColor_1_U0_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A img_0_rows_V_c14_U
       (.E(CvtColor_1_U0_n_9),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_0_rows_V_c14_empty_n(img_0_rows_V_c14_empty_n),
        .img_0_rows_V_c14_full_n(img_0_rows_V_c14_full_n),
        .internal_full_n_reg_0(CvtColor_1_U0_n_10),
        .internal_full_n_reg_1(AXIvideo2Mat_U0_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A_3 img_0_rows_V_c_U
       (.E(start_for_Threshoyd2_U_n_2),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_22),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .internal_empty_n_reg_0(AXIvideo2Mat_U0_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4 img_1_data_stream_0_U
       (.D(CvtColor_1_U0_p_dst_data_stream_V_din),
        .DIADI(img_1_data_stream_0_dout),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_1),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .\mOutPtr_reg[0]_0 (mOutPtr_13),
        .\mOutPtr_reg[0]_1 (GaussianBlur_U0_n_1),
        .\mOutPtr_reg[1]_0 (GaussianBlur_U0_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5 img_2_data_stream_0_U
       (.D(GaussianBlur_U0_p_dst_data_stream_V_din),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_6),
        .icmp_ln1497_fu_229_p2(icmp_ln1497_fu_229_p2),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .\mOutPtr_reg[0]_0 (mOutPtr_14),
        .\mOutPtr_reg[0]_1 (Threshold_U0_n_3),
        .\mOutPtr_reg[1]_0 (Threshold_U0_n_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_6 img_3_cols_V_c17_U
       (.CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .D({\SRL_SIG_reg[0]_15 [9],\SRL_SIG_reg[0]_15 [7]}),
        .E(Threshold_U0_n_11),
        .\SRL_SIG_reg[0][9] ({img_3_cols_V_c17_dout[9],img_3_cols_V_c17_dout[7]}),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_8),
        .img_3_cols_V_c17_empty_n(img_3_cols_V_c17_empty_n),
        .img_3_cols_V_c17_full_n(img_3_cols_V_c17_full_n),
        .out({img_3_cols_V_c_dout[9],img_3_cols_V_c_dout[7]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d5_A img_3_cols_V_c_U
       (.E(start_for_Threshoyd2_U_n_5),
        .SS(ap_rst),
        .\ap_CS_fsm_reg[0] (start_for_Threshoyd2_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_8),
        .ce_0(ce_22),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .img_3_cols_V_c17_full_n(img_3_cols_V_c17_full_n),
        .img_3_cols_V_c_empty_n(img_3_cols_V_c_empty_n),
        .img_3_cols_V_c_full_n(img_3_cols_V_c_full_n),
        .img_3_rows_V_c16_full_n(img_3_rows_V_c16_full_n),
        .img_3_rows_V_c_empty_n(img_3_rows_V_c_empty_n),
        .img_3_rows_V_c_full_n(img_3_rows_V_c_full_n),
        .internal_empty_n3_out(internal_empty_n3_out),
        .internal_empty_n_reg_0(img_3_cols_V_c_U_n_3),
        .internal_full_n_reg_0(img_3_cols_V_c_U_n_4),
        .out({img_3_cols_V_c_dout[9],img_3_cols_V_c_dout[7]}),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_for_Threshoyd2_U_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7 img_3_data_stream_0_U
       (.\SRL_SIG_reg[0][7] (Threshold_U0_n_15),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_17 ),
        .\SRL_SIG_reg[1][0] (Threshold_U0_n_14),
        .\SRL_SIG_reg[1]_1 (\SRL_SIG_reg[1]_16 ),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_7),
        .ce_2(ce_3),
        .img_3_data_stream_0_dout(img_3_data_stream_0_dout),
        .img_3_data_stream_0_empty_n(img_3_data_stream_0_empty_n),
        .img_3_data_stream_0_full_n(img_3_data_stream_0_full_n),
        .mOutPtr(mOutPtr_18),
        .\mOutPtr_reg[0]_0 (Threshold_U0_n_5),
        .\mOutPtr_reg[1]_0 (Threshold_U0_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A_8 img_3_rows_V_c16_U
       (.CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[0]_19 ),
        .E(Threshold_U0_n_11),
        .\SRL_SIG_reg[0][8] (img_3_rows_V_c16_dout),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_8),
        .img_3_rows_V_c16_empty_n(img_3_rows_V_c16_empty_n),
        .img_3_rows_V_c16_full_n(img_3_rows_V_c16_full_n),
        .out(img_3_rows_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d5_A img_3_rows_V_c_U
       (.E(start_for_Threshoyd2_U_n_5),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_8),
        .ce_0(ce_22),
        .img_3_rows_V_c_empty_n(img_3_rows_V_c_empty_n),
        .img_3_rows_V_c_full_n(img_3_rows_V_c_full_n),
        .internal_empty_n3_out(internal_empty_n3_out),
        .out(img_3_rows_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9 img_4_data_stream_0_U
       (.E(Mat2AXIvideo_U0_n_1),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .Q(mOutPtr_20),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_3),
        .img_4_data_stream_0_empty_n(img_4_data_stream_0_empty_n),
        .img_4_data_stream_0_full_n(img_4_data_stream_0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10 img_4_data_stream_1_U
       (.E(Mat2AXIvideo_U0_n_1),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .Q(mOutPtr_21),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_3),
        .img_4_data_stream_1_empty_n(img_4_data_stream_1_empty_n),
        .img_4_data_stream_1_full_n(img_4_data_stream_1_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11 img_4_data_stream_2_U
       (.D({img_4_data_stream_2_dout,img_4_data_stream_1_dout,img_4_data_stream_0_dout}),
        .E(Mat2AXIvideo_U0_n_1),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .Q(mOutPtr_21),
        .\SRL_SIG_reg[0][7] ({img_4_data_stream_2_U_n_3,img_4_data_stream_2_U_n_4,img_4_data_stream_2_U_n_5}),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_3),
        .img_3_data_stream_0_dout(img_3_data_stream_0_dout),
        .img_4_data_stream_2_empty_n(img_4_data_stream_2_empty_n),
        .img_4_data_stream_2_full_n(img_4_data_stream_2_full_n),
        .\ireg_reg[7] (mOutPtr_20),
        .\odata_int_reg[23] ({Mat2AXIvideo_U0_n_11,Mat2AXIvideo_U0_n_12,Mat2AXIvideo_U0_n_13}),
        .\odata_int_reg[7] (Mat2AXIvideo_U0_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColoBew start_for_CvtColoBew_U
       (.CO(icmp_ln1967_fu_208_p2),
        .Q(ap_CS_fsm_state2_4),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_CvtColoBew_U_n_3),
        .internal_empty_n_reg_1(CvtColor_U0_n_6),
        .internal_full_n_reg_0(CvtColor_U0_n_5),
        .\mOutPtr_reg[0]_0 (start_for_Threshoyd2_U_n_7),
        .start_for_CvtColor_U0_empty_n(start_for_CvtColor_U0_empty_n),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_for_Threshold_U0_empty_n(start_for_Threshold_U0_empty_n),
        .start_once_reg(start_once_reg_10),
        .start_once_reg_0(start_once_reg_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColozec start_for_CvtColozec_U
       (.CO(icmp_ln1967_fu_227_p2),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_idle_0(start_for_Threshoyd2_U_n_7),
        .ap_idle_1(start_for_Threshoyd2_U_n_6),
        .ap_idle_2(start_for_CvtColoBew_U_n_3),
        .ap_idle_3(GaussianBlur_U0_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .internal_empty_n_reg_0(start_for_CvtColozec_U_n_4),
        .internal_empty_n_reg_1(CvtColor_1_U0_n_12),
        .internal_full_n_reg_0(start_for_CvtColozec_U_n_5),
        .internal_full_n_reg_1(CvtColor_1_U0_n_11),
        .start_for_CvtColor_1_U0_empty_n(start_for_CvtColor_1_U0_empty_n),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_for_GaussianBlur_U0_full_n(start_for_GaussianBlur_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_0(start_once_reg_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_GaussiaAem start_for_GaussiaAem_U
       (.SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[1]_0 (GaussianBlur_U0_n_4),
        .start_for_CvtColor_1_U0_empty_n(start_for_CvtColor_1_U0_empty_n),
        .start_for_GaussianBlur_U0_empty_n(start_for_GaussianBlur_U0_empty_n),
        .start_for_GaussianBlur_U0_full_n(start_for_GaussianBlur_U0_full_n),
        .start_once_reg(start_once_reg_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXICeG start_for_Mat2AXICeG_U
       (.Q(Mat2AXIvideo_U0_n_3),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle_INST_0_i_6(Threshold_U0_n_7),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_Mat2AXICeG_U_n_3),
        .start_for_CvtColor_U0_empty_n(start_for_CvtColor_U0_empty_n),
        .start_for_GaussianBlur_U0_empty_n(start_for_GaussianBlur_U0_empty_n),
        .start_for_Mat2AXIvideo_U0_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Threshoyd2 start_for_Threshoyd2_U
       (.CO(icmp_ln1489_fu_207_p2),
        .E(start_for_Threshoyd2_U_n_2),
        .Q(ap_CS_fsm_state2_9),
        .SS(ap_rst),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(start_for_Threshoyd2_U_n_8),
        .ap_rst_n_1(start_for_Threshoyd2_U_n_9),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_Block_proc_U0_ap_ready_reg(ap_sync_reg_Block_proc_U0_ap_ready_reg_n_1),
        .ap_sync_reg_Block_proc_U0_ap_ready_reg_0(AXIvideo2Mat_U0_n_7),
        .ce(ce_22),
        .ce_0(ce_8),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .img_3_cols_V_c_full_n(img_3_cols_V_c_full_n),
        .img_3_rows_V_c_full_n(img_3_rows_V_c_full_n),
        .internal_empty_n3_out(internal_empty_n3_out),
        .internal_empty_n_reg_0(start_for_Threshoyd2_U_n_7),
        .internal_full_n_reg_0(start_for_Threshoyd2_U_n_5),
        .internal_full_n_reg_1(start_for_Threshoyd2_U_n_6),
        .internal_full_n_reg_2(Threshold_U0_n_9),
        .\mOutPtr_reg[1]_0 (AXIvideo2Mat_U0_n_5),
        .\mOutPtr_reg[1]_1 (Threshold_U0_n_8),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_for_Threshold_U0_empty_n(start_for_Threshold_U0_empty_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_1(start_once_reg_10));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_ama_addmulxdS
   (p_0_in,
    src_kernel_win_0_va_10_fu_2100,
    ap_block_pp0_stage0_subdone0_in,
    ap_clk,
    Q,
    p,
    PCOUT);
  output [17:0]p_0_in;
  input src_kernel_win_0_va_10_fu_2100;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_clk;
  input [7:0]Q;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire [7:0]p;
  wire [17:0]p_0_in;
  wire src_kernel_win_0_va_10_fu_2100;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_ama_addmulxdS_DSP48_17 filter_ama_addmulxdS_DSP48_17_U
       (.PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_0_in(p_0_in),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_ama_addmulxdS_DSP48_17
   (p_0_in,
    src_kernel_win_0_va_10_fu_2100,
    ap_block_pp0_stage0_subdone0_in,
    ap_clk,
    Q,
    p_0,
    PCOUT);
  output [17:0]p_0_in;
  input src_kernel_win_0_va_10_fu_2100;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_clk;
  input [7:0]Q;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire [7:0]p_0;
  wire [17:0]p_0_in;
  wire src_kernel_win_0_va_10_fu_2100;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_10_fu_2100),
        .CEA2(src_kernel_win_0_va_10_fu_2100),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(ap_block_pp0_stage0_subdone0_in),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],p_0_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdcud
   (P,
    tmp_35_reg_3770,
    ap_block_pp0_stage0_subdone3_in,
    ap_clk,
    p,
    PCOUT);
  output [28:0]P;
  input tmp_35_reg_3770;
  input ap_block_pp0_stage0_subdone3_in;
  input ap_clk;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [28:0]P;
  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire [7:0]p;
  wire tmp_35_reg_3770;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdcud_DSP48_1 filter_mac_muladdcud_DSP48_1_U
       (.P(P),
        .PCOUT(PCOUT),
        .ap_block_pp0_stage0_subdone3_in(ap_block_pp0_stage0_subdone3_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .tmp_35_reg_3770(tmp_35_reg_3770));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdcud_DSP48_1
   (P,
    tmp_35_reg_3770,
    ap_block_pp0_stage0_subdone3_in,
    ap_clk,
    p_0,
    PCOUT);
  output [28:0]P;
  input tmp_35_reg_3770;
  input ap_block_pp0_stage0_subdone3_in;
  input ap_clk;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [28:0]P;
  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire [7:0]p_0;
  wire tmp_35_reg_3770;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_35_reg_3770),
        .CEB2(ap_block_pp0_stage0_subdone3_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladddEe
   (P,
    tmp_35_reg_3770,
    ap_block_pp0_stage0_subdone3_in,
    internal_full_n_reg,
    internal_empty_n_reg,
    \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0] ,
    ap_clk,
    p,
    p_0,
    icmp_ln1968_reg_368,
    Q,
    img_1_data_stream_0_full_n,
    \ret_V_1_reg_397_reg[29] ,
    icmp_ln1968_reg_368_pp0_iter3_reg,
    img_0_data_stream_0_empty_n,
    img_0_data_stream_2_empty_n,
    img_0_data_stream_1_empty_n,
    \SRL_SIG_reg[1][0] ,
    icmp_ln1968_reg_368_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    tmp_32_fu_289_p3);
  output [8:0]P;
  output tmp_35_reg_3770;
  output ap_block_pp0_stage0_subdone3_in;
  output internal_full_n_reg;
  output internal_empty_n_reg;
  output \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0] ;
  input ap_clk;
  input [7:0]p;
  input [28:0]p_0;
  input icmp_ln1968_reg_368;
  input [0:0]Q;
  input img_1_data_stream_0_full_n;
  input \ret_V_1_reg_397_reg[29] ;
  input icmp_ln1968_reg_368_pp0_iter3_reg;
  input img_0_data_stream_0_empty_n;
  input img_0_data_stream_2_empty_n;
  input img_0_data_stream_1_empty_n;
  input \SRL_SIG_reg[1][0] ;
  input icmp_ln1968_reg_368_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input tmp_32_fu_289_p3;

  wire [8:0]P;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire icmp_ln1968_reg_368;
  wire icmp_ln1968_reg_368_pp0_iter2_reg;
  wire \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0] ;
  wire icmp_ln1968_reg_368_pp0_iter3_reg;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_2_empty_n;
  wire img_1_data_stream_0_full_n;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire [7:0]p;
  wire [28:0]p_0;
  wire \ret_V_1_reg_397_reg[29] ;
  wire tmp_32_fu_289_p3;
  wire tmp_35_reg_3770;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladddEe_DSP48_2 filter_mac_muladddEe_DSP48_2_U
       (.P(P),
        .Q(Q),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .ap_block_pp0_stage0_subdone3_in(ap_block_pp0_stage0_subdone3_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .icmp_ln1968_reg_368(icmp_ln1968_reg_368),
        .icmp_ln1968_reg_368_pp0_iter2_reg(icmp_ln1968_reg_368_pp0_iter2_reg),
        .\icmp_ln1968_reg_368_pp0_iter2_reg_reg[0] (\icmp_ln1968_reg_368_pp0_iter2_reg_reg[0] ),
        .icmp_ln1968_reg_368_pp0_iter3_reg(icmp_ln1968_reg_368_pp0_iter3_reg),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .p_0(p),
        .p_1(p_0),
        .\ret_V_1_reg_397_reg[29] (\ret_V_1_reg_397_reg[29] ),
        .tmp_32_fu_289_p3(tmp_32_fu_289_p3),
        .tmp_35_reg_3770(tmp_35_reg_3770));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladddEe_DSP48_2
   (P,
    tmp_35_reg_3770,
    ap_block_pp0_stage0_subdone3_in,
    internal_full_n_reg,
    internal_empty_n_reg,
    \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0] ,
    ap_clk,
    p_0,
    p_1,
    icmp_ln1968_reg_368,
    Q,
    img_1_data_stream_0_full_n,
    \ret_V_1_reg_397_reg[29] ,
    icmp_ln1968_reg_368_pp0_iter3_reg,
    img_0_data_stream_0_empty_n,
    img_0_data_stream_2_empty_n,
    img_0_data_stream_1_empty_n,
    \SRL_SIG_reg[1][0] ,
    icmp_ln1968_reg_368_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    tmp_32_fu_289_p3);
  output [8:0]P;
  output tmp_35_reg_3770;
  output ap_block_pp0_stage0_subdone3_in;
  output internal_full_n_reg;
  output internal_empty_n_reg;
  output \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0] ;
  input ap_clk;
  input [7:0]p_0;
  input [28:0]p_1;
  input icmp_ln1968_reg_368;
  input [0:0]Q;
  input img_1_data_stream_0_full_n;
  input \ret_V_1_reg_397_reg[29] ;
  input icmp_ln1968_reg_368_pp0_iter3_reg;
  input img_0_data_stream_0_empty_n;
  input img_0_data_stream_2_empty_n;
  input img_0_data_stream_1_empty_n;
  input \SRL_SIG_reg[1][0] ;
  input icmp_ln1968_reg_368_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input tmp_32_fu_289_p3;

  wire [8:0]P;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire icmp_ln1968_reg_368;
  wire icmp_ln1968_reg_368_pp0_iter2_reg;
  wire \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0] ;
  wire icmp_ln1968_reg_368_pp0_iter3_reg;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_2_empty_n;
  wire img_1_data_stream_0_full_n;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire [7:0]p_0;
  wire [28:0]p_1;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \ret_V_1_reg_397_reg[29] ;
  wire tmp_32_fu_289_p3;
  wire tmp_35_reg_3770;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h7F000000)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(img_0_data_stream_0_empty_n),
        .I1(img_0_data_stream_2_empty_n),
        .I2(img_0_data_stream_1_empty_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(icmp_ln1968_reg_368),
        .O(internal_empty_n_reg));
  LUT3 #(
    .INIT(8'h20)) 
    mul_ln703_1_reg_392_reg_i_1
       (.I0(icmp_ln1968_reg_368),
        .I1(internal_full_n_reg),
        .I2(Q),
        .O(tmp_35_reg_3770));
  LUT4 #(
    .INIT(16'hBAAA)) 
    mul_ln703_1_reg_392_reg_i_11
       (.I0(internal_empty_n_reg),
        .I1(img_1_data_stream_0_full_n),
        .I2(\ret_V_1_reg_397_reg[29] ),
        .I3(icmp_ln1968_reg_368_pp0_iter3_reg),
        .O(internal_full_n_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_35_reg_3770),
        .CEB2(ap_block_pp0_stage0_subdone3_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_1
       (.I0(internal_full_n_reg),
        .O(ap_block_pp0_stage0_subdone3_in));
  LUT5 #(
    .INIT(32'hFDFF2000)) 
    \ret_V_1_reg_397[29]_i_1 
       (.I0(icmp_ln1968_reg_368_pp0_iter2_reg),
        .I1(internal_full_n_reg),
        .I2(P[8]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(tmp_32_fu_289_p3),
        .O(\icmp_ln1968_reg_368_pp0_iter2_reg_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdjbC
   (P,
    ap_clk,
    p,
    and_ln512_reg_2383_pp0_iter1_reg,
    ap_block_pp0_stage0_subdone0_in,
    ap_enable_reg_pp0_iter2,
    Q,
    ap_enable_reg_pp0_iter3,
    icmp_ln444_reg_2351_pp0_iter2_reg,
    p_0);
  output [16:0]P;
  input ap_clk;
  input [16:0]p;
  input and_ln512_reg_2383_pp0_iter1_reg;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_enable_reg_pp0_iter2;
  input [7:0]Q;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln444_reg_2351_pp0_iter2_reg;
  input [7:0]p_0;

  wire [16:0]P;
  wire [7:0]Q;
  wire and_ln512_reg_2383_pp0_iter1_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire icmp_ln444_reg_2351_pp0_iter2_reg;
  wire [16:0]p;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdjbC_DSP48_3_34 filter_mac_muladdjbC_DSP48_3_U
       (.P(P),
        .Q(Q),
        .and_ln512_reg_2383_pp0_iter1_reg(and_ln512_reg_2383_pp0_iter1_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .icmp_ln444_reg_2351_pp0_iter2_reg(icmp_ln444_reg_2351_pp0_iter2_reg),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "filter_mac_muladdjbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdjbC_21
   (add_ln703_3_reg_2473,
    add_ln703_2_reg_24680,
    ap_block_pp0_stage0_subdone0_in,
    ap_clk,
    D,
    P,
    and_ln512_reg_2383_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3);
  output [16:0]add_ln703_3_reg_2473;
  output add_ln703_2_reg_24680;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_clk;
  input [7:0]D;
  input [16:0]P;
  input and_ln512_reg_2383_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;

  wire [7:0]D;
  wire [16:0]P;
  wire add_ln703_2_reg_24680;
  wire [16:0]add_ln703_3_reg_2473;
  wire and_ln512_reg_2383_pp0_iter2_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdjbC_DSP48_3 filter_mac_muladdjbC_DSP48_3_U
       (.D(D),
        .P(P),
        .add_ln703_2_reg_24680(add_ln703_2_reg_24680),
        .add_ln703_3_reg_2473(add_ln703_3_reg_2473),
        .and_ln512_reg_2383_pp0_iter2_reg(and_ln512_reg_2383_pp0_iter2_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdjbC_DSP48_3
   (add_ln703_3_reg_2473,
    add_ln703_2_reg_24680,
    ap_block_pp0_stage0_subdone0_in,
    ap_clk,
    D,
    P,
    and_ln512_reg_2383_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3);
  output [16:0]add_ln703_3_reg_2473;
  output add_ln703_2_reg_24680;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_clk;
  input [7:0]D;
  input [16:0]P;
  input and_ln512_reg_2383_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;

  wire [7:0]D;
  wire [16:0]P;
  wire add_ln703_2_reg_24680;
  wire [16:0]add_ln703_3_reg_2473;
  wire and_ln512_reg_2383_pp0_iter2_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone0_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln703_2_reg_24680),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],add_ln703_3_reg_2473}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h80)) 
    p_i_2
       (.I0(and_ln512_reg_2383_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter3),
        .O(add_ln703_2_reg_24680));
endmodule

(* ORIG_REF_NAME = "filter_mac_muladdjbC_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdjbC_DSP48_3_34
   (P,
    ap_clk,
    p_0,
    and_ln512_reg_2383_pp0_iter1_reg,
    ap_block_pp0_stage0_subdone0_in,
    ap_enable_reg_pp0_iter2,
    Q,
    ap_enable_reg_pp0_iter3,
    icmp_ln444_reg_2351_pp0_iter2_reg,
    p_1);
  output [16:0]P;
  input ap_clk;
  input [16:0]p_0;
  input and_ln512_reg_2383_pp0_iter1_reg;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_enable_reg_pp0_iter2;
  input [7:0]Q;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln444_reg_2351_pp0_iter2_reg;
  input [7:0]p_1;

  wire [16:0]P;
  wire [7:0]Q;
  wire add_ln703_reg_24630;
  wire and_ln512_reg_2383_pp0_iter1_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire [7:0]grp_fu_1899_p1;
  wire icmp_ln444_reg_2351_pp0_iter2_reg;
  wire [16:0]p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1899_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln703_reg_24630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h80)) 
    p_i_1__2
       (.I0(and_ln512_reg_2383_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter2),
        .O(add_ln703_reg_24630));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_2__2
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(p_1[7]),
        .O(grp_fu_1899_p1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_3__1
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(p_1[6]),
        .O(grp_fu_1899_p1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_4__1
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(p_1[5]),
        .O(grp_fu_1899_p1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_5__1
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(p_1[4]),
        .O(grp_fu_1899_p1[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_6__1
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(p_1[3]),
        .O(grp_fu_1899_p1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_7__1
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(p_1[2]),
        .O(grp_fu_1899_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_8__1
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(p_1[1]),
        .O(grp_fu_1899_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_9
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I3(p_1[0]),
        .O(grp_fu_1899_p1[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdkbM
   (P,
    src_kernel_win_0_va_16_fu_2340,
    ap_clk,
    Q,
    p,
    ap_block_pp0_stage0_subdone0_in,
    icmp_ln444_reg_2351_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3);
  output [17:0]P;
  output src_kernel_win_0_va_16_fu_2340;
  input ap_clk;
  input [7:0]Q;
  input [16:0]p;
  input ap_block_pp0_stage0_subdone0_in;
  input icmp_ln444_reg_2351_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire icmp_ln444_reg_2351_pp0_iter2_reg;
  wire [16:0]p;
  wire src_kernel_win_0_va_16_fu_2340;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdkbM_DSP48_4 filter_mac_muladdkbM_DSP48_4_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .icmp_ln444_reg_2351_pp0_iter2_reg(icmp_ln444_reg_2351_pp0_iter2_reg),
        .p_0(p),
        .src_kernel_win_0_va_16_fu_2340(src_kernel_win_0_va_16_fu_2340));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdkbM_DSP48_4
   (P,
    src_kernel_win_0_va_16_fu_2340,
    ap_clk,
    Q,
    p_0,
    ap_block_pp0_stage0_subdone0_in,
    icmp_ln444_reg_2351_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3);
  output [17:0]P;
  output src_kernel_win_0_va_16_fu_2340;
  input ap_clk;
  input [7:0]Q;
  input [16:0]p_0;
  input ap_block_pp0_stage0_subdone0_in;
  input icmp_ln444_reg_2351_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire icmp_ln444_reg_2351_pp0_iter2_reg;
  wire [16:0]p_0;
  wire src_kernel_win_0_va_16_fu_2340;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_16_fu_2340),
        .CEB2(src_kernel_win_0_va_16_fu_2340),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    p_i_1__3
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(icmp_ln444_reg_2351_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .O(src_kernel_win_0_va_16_fu_2340));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW
   (P,
    \right_border_buf_0_s_fu_250_reg[7] ,
    \right_border_buf_0_5_fu_270_reg[7] ,
    \right_border_buf_0_s_fu_250_reg[5] ,
    \right_border_buf_0_5_fu_270_reg[5] ,
    \right_border_buf_0_s_fu_250_reg[2] ,
    \right_border_buf_0_5_fu_270_reg[2] ,
    \right_border_buf_0_s_fu_250_reg[0] ,
    \right_border_buf_0_5_fu_270_reg[0] ,
    ap_block_pp0_stage0_subdone0_in,
    E,
    add_ln703_2_reg_24680,
    ap_clk,
    D,
    p,
    Q,
    \right_border_buf_0_5_fu_270_reg[0]_0 ,
    \src_kernel_win_0_va_20_reg_2433_reg[7] ,
    \src_kernel_win_0_va_20_reg_2433_reg[7]_0 ,
    \right_border_buf_0_5_fu_270_reg[7]_0 ,
    \right_border_buf_0_5_fu_270_reg[7]_1 ,
    \right_border_buf_0_5_fu_270_reg[7]_2 );
  output [18:0]P;
  output \right_border_buf_0_s_fu_250_reg[7] ;
  output \right_border_buf_0_5_fu_270_reg[7] ;
  output \right_border_buf_0_s_fu_250_reg[5] ;
  output \right_border_buf_0_5_fu_270_reg[5] ;
  output \right_border_buf_0_s_fu_250_reg[2] ;
  output \right_border_buf_0_5_fu_270_reg[2] ;
  output \right_border_buf_0_s_fu_250_reg[0] ;
  output \right_border_buf_0_5_fu_270_reg[0] ;
  input ap_block_pp0_stage0_subdone0_in;
  input [0:0]E;
  input add_ln703_2_reg_24680;
  input ap_clk;
  input [7:0]D;
  input [17:0]p;
  input [3:0]Q;
  input [2:0]\right_border_buf_0_5_fu_270_reg[0]_0 ;
  input [3:0]\src_kernel_win_0_va_20_reg_2433_reg[7] ;
  input [3:0]\src_kernel_win_0_va_20_reg_2433_reg[7]_0 ;
  input [3:0]\right_border_buf_0_5_fu_270_reg[7]_0 ;
  input [3:0]\right_border_buf_0_5_fu_270_reg[7]_1 ;
  input [3:0]\right_border_buf_0_5_fu_270_reg[7]_2 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [18:0]P;
  wire [3:0]Q;
  wire add_ln703_2_reg_24680;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire [17:0]p;
  wire \right_border_buf_0_5_fu_270_reg[0] ;
  wire [2:0]\right_border_buf_0_5_fu_270_reg[0]_0 ;
  wire \right_border_buf_0_5_fu_270_reg[2] ;
  wire \right_border_buf_0_5_fu_270_reg[5] ;
  wire \right_border_buf_0_5_fu_270_reg[7] ;
  wire [3:0]\right_border_buf_0_5_fu_270_reg[7]_0 ;
  wire [3:0]\right_border_buf_0_5_fu_270_reg[7]_1 ;
  wire [3:0]\right_border_buf_0_5_fu_270_reg[7]_2 ;
  wire \right_border_buf_0_s_fu_250_reg[0] ;
  wire \right_border_buf_0_s_fu_250_reg[2] ;
  wire \right_border_buf_0_s_fu_250_reg[5] ;
  wire \right_border_buf_0_s_fu_250_reg[7] ;
  wire [3:0]\src_kernel_win_0_va_20_reg_2433_reg[7] ;
  wire [3:0]\src_kernel_win_0_va_20_reg_2433_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW_DSP48_5_33 filter_mac_muladdlbW_DSP48_5_U
       (.D(D),
        .E(E),
        .P(P),
        .Q(Q),
        .add_ln703_2_reg_24680(add_ln703_2_reg_24680),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .\right_border_buf_0_5_fu_270_reg[0] (\right_border_buf_0_5_fu_270_reg[0] ),
        .\right_border_buf_0_5_fu_270_reg[0]_0 (\right_border_buf_0_5_fu_270_reg[0]_0 ),
        .\right_border_buf_0_5_fu_270_reg[2] (\right_border_buf_0_5_fu_270_reg[2] ),
        .\right_border_buf_0_5_fu_270_reg[5] (\right_border_buf_0_5_fu_270_reg[5] ),
        .\right_border_buf_0_5_fu_270_reg[7] (\right_border_buf_0_5_fu_270_reg[7] ),
        .\right_border_buf_0_5_fu_270_reg[7]_0 (\right_border_buf_0_5_fu_270_reg[7]_0 ),
        .\right_border_buf_0_5_fu_270_reg[7]_1 (\right_border_buf_0_5_fu_270_reg[7]_1 ),
        .\right_border_buf_0_5_fu_270_reg[7]_2 (\right_border_buf_0_5_fu_270_reg[7]_2 ),
        .\right_border_buf_0_s_fu_250_reg[0] (\right_border_buf_0_s_fu_250_reg[0] ),
        .\right_border_buf_0_s_fu_250_reg[2] (\right_border_buf_0_s_fu_250_reg[2] ),
        .\right_border_buf_0_s_fu_250_reg[5] (\right_border_buf_0_s_fu_250_reg[5] ),
        .\right_border_buf_0_s_fu_250_reg[7] (\right_border_buf_0_s_fu_250_reg[7] ),
        .\src_kernel_win_0_va_20_reg_2433_reg[7] (\src_kernel_win_0_va_20_reg_2433_reg[7] ),
        .\src_kernel_win_0_va_20_reg_2433_reg[7]_0 (\src_kernel_win_0_va_20_reg_2433_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "filter_mac_muladdlbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW_22
   (P,
    src_kernel_win_0_va_10_fu_2100,
    ap_clk,
    Q,
    p,
    ap_block_pp0_stage0_subdone0_in,
    p_0,
    ap_enable_reg_pp0_iter5);
  output [18:0]P;
  output src_kernel_win_0_va_10_fu_2100;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p;
  input ap_block_pp0_stage0_subdone0_in;
  input p_0;
  input ap_enable_reg_pp0_iter5;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire [17:0]p;
  wire p_0;
  wire src_kernel_win_0_va_10_fu_2100;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW_DSP48_5 filter_mac_muladdlbW_DSP48_5_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .p_0(p),
        .p_1(p_0),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW_DSP48_5
   (P,
    src_kernel_win_0_va_10_fu_2100,
    ap_clk,
    Q,
    p_0,
    ap_block_pp0_stage0_subdone0_in,
    p_1,
    ap_enable_reg_pp0_iter5);
  output [18:0]P;
  output src_kernel_win_0_va_10_fu_2100;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p_0;
  input ap_block_pp0_stage0_subdone0_in;
  input p_1;
  input ap_enable_reg_pp0_iter5;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire [17:0]p_0;
  wire p_1;
  wire src_kernel_win_0_va_10_fu_2100;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_10_fu_2100),
        .CEB2(src_kernel_win_0_va_10_fu_2100),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    p_i_1__0
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(p_1),
        .I2(ap_enable_reg_pp0_iter5),
        .O(src_kernel_win_0_va_10_fu_2100));
endmodule

(* ORIG_REF_NAME = "filter_mac_muladdlbW_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW_DSP48_5_33
   (P,
    \right_border_buf_0_s_fu_250_reg[7] ,
    \right_border_buf_0_5_fu_270_reg[7] ,
    \right_border_buf_0_s_fu_250_reg[5] ,
    \right_border_buf_0_5_fu_270_reg[5] ,
    \right_border_buf_0_s_fu_250_reg[2] ,
    \right_border_buf_0_5_fu_270_reg[2] ,
    \right_border_buf_0_s_fu_250_reg[0] ,
    \right_border_buf_0_5_fu_270_reg[0] ,
    ap_block_pp0_stage0_subdone0_in,
    E,
    add_ln703_2_reg_24680,
    ap_clk,
    D,
    p_0,
    Q,
    \right_border_buf_0_5_fu_270_reg[0]_0 ,
    \src_kernel_win_0_va_20_reg_2433_reg[7] ,
    \src_kernel_win_0_va_20_reg_2433_reg[7]_0 ,
    \right_border_buf_0_5_fu_270_reg[7]_0 ,
    \right_border_buf_0_5_fu_270_reg[7]_1 ,
    \right_border_buf_0_5_fu_270_reg[7]_2 );
  output [18:0]P;
  output \right_border_buf_0_s_fu_250_reg[7] ;
  output \right_border_buf_0_5_fu_270_reg[7] ;
  output \right_border_buf_0_s_fu_250_reg[5] ;
  output \right_border_buf_0_5_fu_270_reg[5] ;
  output \right_border_buf_0_s_fu_250_reg[2] ;
  output \right_border_buf_0_5_fu_270_reg[2] ;
  output \right_border_buf_0_s_fu_250_reg[0] ;
  output \right_border_buf_0_5_fu_270_reg[0] ;
  input ap_block_pp0_stage0_subdone0_in;
  input [0:0]E;
  input add_ln703_2_reg_24680;
  input ap_clk;
  input [7:0]D;
  input [17:0]p_0;
  input [3:0]Q;
  input [2:0]\right_border_buf_0_5_fu_270_reg[0]_0 ;
  input [3:0]\src_kernel_win_0_va_20_reg_2433_reg[7] ;
  input [3:0]\src_kernel_win_0_va_20_reg_2433_reg[7]_0 ;
  input [3:0]\right_border_buf_0_5_fu_270_reg[7]_0 ;
  input [3:0]\right_border_buf_0_5_fu_270_reg[7]_1 ;
  input [3:0]\right_border_buf_0_5_fu_270_reg[7]_2 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [18:0]P;
  wire [3:0]Q;
  wire add_ln703_2_reg_24680;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire [17:0]p_0;
  wire \right_border_buf_0_5_fu_270_reg[0] ;
  wire [2:0]\right_border_buf_0_5_fu_270_reg[0]_0 ;
  wire \right_border_buf_0_5_fu_270_reg[2] ;
  wire \right_border_buf_0_5_fu_270_reg[5] ;
  wire \right_border_buf_0_5_fu_270_reg[7] ;
  wire [3:0]\right_border_buf_0_5_fu_270_reg[7]_0 ;
  wire [3:0]\right_border_buf_0_5_fu_270_reg[7]_1 ;
  wire [3:0]\right_border_buf_0_5_fu_270_reg[7]_2 ;
  wire \right_border_buf_0_s_fu_250_reg[0] ;
  wire \right_border_buf_0_s_fu_250_reg[2] ;
  wire \right_border_buf_0_s_fu_250_reg[5] ;
  wire \right_border_buf_0_s_fu_250_reg[7] ;
  wire [3:0]\src_kernel_win_0_va_20_reg_2433_reg[7] ;
  wire [3:0]\src_kernel_win_0_va_20_reg_2433_reg[7]_0 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone0_in),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln703_2_reg_24680),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_5_fu_270[0]_i_2 
       (.I0(\right_border_buf_0_5_fu_270_reg[7]_0 [0]),
        .I1(\right_border_buf_0_5_fu_270_reg[0]_0 [0]),
        .I2(\right_border_buf_0_5_fu_270_reg[7]_1 [0]),
        .I3(\right_border_buf_0_5_fu_270_reg[0]_0 [1]),
        .I4(\right_border_buf_0_5_fu_270_reg[7]_2 [0]),
        .I5(\right_border_buf_0_5_fu_270_reg[0]_0 [2]),
        .O(\right_border_buf_0_5_fu_270_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_5_fu_270[2]_i_2 
       (.I0(\right_border_buf_0_5_fu_270_reg[7]_0 [1]),
        .I1(\right_border_buf_0_5_fu_270_reg[0]_0 [0]),
        .I2(\right_border_buf_0_5_fu_270_reg[7]_1 [1]),
        .I3(\right_border_buf_0_5_fu_270_reg[0]_0 [1]),
        .I4(\right_border_buf_0_5_fu_270_reg[7]_2 [1]),
        .I5(\right_border_buf_0_5_fu_270_reg[0]_0 [2]),
        .O(\right_border_buf_0_5_fu_270_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_5_fu_270[5]_i_2 
       (.I0(\right_border_buf_0_5_fu_270_reg[7]_0 [2]),
        .I1(\right_border_buf_0_5_fu_270_reg[0]_0 [0]),
        .I2(\right_border_buf_0_5_fu_270_reg[7]_1 [2]),
        .I3(\right_border_buf_0_5_fu_270_reg[0]_0 [1]),
        .I4(\right_border_buf_0_5_fu_270_reg[7]_2 [2]),
        .I5(\right_border_buf_0_5_fu_270_reg[0]_0 [2]),
        .O(\right_border_buf_0_5_fu_270_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_5_fu_270[7]_i_2 
       (.I0(\right_border_buf_0_5_fu_270_reg[7]_0 [3]),
        .I1(\right_border_buf_0_5_fu_270_reg[0]_0 [0]),
        .I2(\right_border_buf_0_5_fu_270_reg[7]_1 [3]),
        .I3(\right_border_buf_0_5_fu_270_reg[0]_0 [1]),
        .I4(\right_border_buf_0_5_fu_270_reg[7]_2 [3]),
        .I5(\right_border_buf_0_5_fu_270_reg[0]_0 [2]),
        .O(\right_border_buf_0_5_fu_270_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_250[0]_i_2 
       (.I0(Q[0]),
        .I1(\right_border_buf_0_5_fu_270_reg[0]_0 [0]),
        .I2(\src_kernel_win_0_va_20_reg_2433_reg[7] [0]),
        .I3(\right_border_buf_0_5_fu_270_reg[0]_0 [1]),
        .I4(\src_kernel_win_0_va_20_reg_2433_reg[7]_0 [0]),
        .I5(\right_border_buf_0_5_fu_270_reg[0]_0 [2]),
        .O(\right_border_buf_0_s_fu_250_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_250[2]_i_2 
       (.I0(Q[1]),
        .I1(\right_border_buf_0_5_fu_270_reg[0]_0 [0]),
        .I2(\src_kernel_win_0_va_20_reg_2433_reg[7] [1]),
        .I3(\right_border_buf_0_5_fu_270_reg[0]_0 [1]),
        .I4(\src_kernel_win_0_va_20_reg_2433_reg[7]_0 [1]),
        .I5(\right_border_buf_0_5_fu_270_reg[0]_0 [2]),
        .O(\right_border_buf_0_s_fu_250_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_250[5]_i_2 
       (.I0(Q[2]),
        .I1(\right_border_buf_0_5_fu_270_reg[0]_0 [0]),
        .I2(\src_kernel_win_0_va_20_reg_2433_reg[7] [2]),
        .I3(\right_border_buf_0_5_fu_270_reg[0]_0 [1]),
        .I4(\src_kernel_win_0_va_20_reg_2433_reg[7]_0 [2]),
        .I5(\right_border_buf_0_5_fu_270_reg[0]_0 [2]),
        .O(\right_border_buf_0_s_fu_250_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_250[7]_i_2 
       (.I0(Q[3]),
        .I1(\right_border_buf_0_5_fu_270_reg[0]_0 [0]),
        .I2(\src_kernel_win_0_va_20_reg_2433_reg[7] [3]),
        .I3(\right_border_buf_0_5_fu_270_reg[0]_0 [1]),
        .I4(\src_kernel_win_0_va_20_reg_2433_reg[7]_0 [3]),
        .I5(\right_border_buf_0_5_fu_270_reg[0]_0 [2]),
        .O(\right_border_buf_0_s_fu_250_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdmb6
   (PCOUT,
    D,
    p0,
    Q,
    ap_enable_reg_pp0_iter5,
    p,
    p_0);
  output [47:0]PCOUT;
  output [7:0]D;
  input [18:0]p0;
  input [7:0]Q;
  input ap_enable_reg_pp0_iter5;
  input p;
  input [7:0]p_0;

  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_enable_reg_pp0_iter5;
  wire p;
  wire [18:0]p0;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdmb6_DSP48_6 filter_mac_muladdmb6_DSP48_6_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .p0(p0),
        .p_0(p),
        .p_1(p_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdmb6_DSP48_6
   (PCOUT,
    D,
    p0,
    Q,
    ap_enable_reg_pp0_iter5,
    p_0,
    p_1);
  output [47:0]PCOUT;
  output [7:0]D;
  input [18:0]p0;
  input [7:0]Q;
  input ap_enable_reg_pp0_iter5;
  input p_0;
  input [7:0]p_1;

  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_enable_reg_pp0_iter5;
  wire [18:0]p0;
  wire p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_1__6
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_2__1
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_3__0
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_4__0
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_5__0
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_6__0
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_7__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_8__0
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[0]),
        .O(D[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdncg
   (P,
    D,
    ap_block_pp0_stage0_subdone0_in,
    src_kernel_win_0_va_10_fu_2100,
    ap_clk,
    Q,
    PCOUT,
    S,
    \add_ln703_12_reg_2513_reg[7] ,
    \add_ln703_12_reg_2513_reg[11] ,
    \add_ln703_12_reg_2513_reg[15] ,
    \add_ln703_12_reg_2513_reg[19] ,
    O);
  output [19:0]P;
  output [21:0]D;
  input ap_block_pp0_stage0_subdone0_in;
  input src_kernel_win_0_va_10_fu_2100;
  input ap_clk;
  input [7:0]Q;
  input [47:0]PCOUT;
  input [3:0]S;
  input [3:0]\add_ln703_12_reg_2513_reg[7] ;
  input [3:0]\add_ln703_12_reg_2513_reg[11] ;
  input [3:0]\add_ln703_12_reg_2513_reg[15] ;
  input [3:0]\add_ln703_12_reg_2513_reg[19] ;
  input [0:0]O;

  wire [21:0]D;
  wire [0:0]O;
  wire [19:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [3:0]S;
  wire [3:0]\add_ln703_12_reg_2513_reg[11] ;
  wire [3:0]\add_ln703_12_reg_2513_reg[15] ;
  wire [3:0]\add_ln703_12_reg_2513_reg[19] ;
  wire [3:0]\add_ln703_12_reg_2513_reg[7] ;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire src_kernel_win_0_va_10_fu_2100;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdncg_DSP48_7 filter_mac_muladdncg_DSP48_7_U
       (.D(D),
        .O(O),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .\add_ln703_12_reg_2513_reg[11] (\add_ln703_12_reg_2513_reg[11] ),
        .\add_ln703_12_reg_2513_reg[15] (\add_ln703_12_reg_2513_reg[15] ),
        .\add_ln703_12_reg_2513_reg[19] (\add_ln703_12_reg_2513_reg[19] ),
        .\add_ln703_12_reg_2513_reg[7] (\add_ln703_12_reg_2513_reg[7] ),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdncg_DSP48_7
   (P,
    D,
    ap_block_pp0_stage0_subdone0_in,
    src_kernel_win_0_va_10_fu_2100,
    ap_clk,
    Q,
    PCOUT,
    S,
    \add_ln703_12_reg_2513_reg[7] ,
    \add_ln703_12_reg_2513_reg[11] ,
    \add_ln703_12_reg_2513_reg[15] ,
    \add_ln703_12_reg_2513_reg[19] ,
    O);
  output [19:0]P;
  output [21:0]D;
  input ap_block_pp0_stage0_subdone0_in;
  input src_kernel_win_0_va_10_fu_2100;
  input ap_clk;
  input [7:0]Q;
  input [47:0]PCOUT;
  input [3:0]S;
  input [3:0]\add_ln703_12_reg_2513_reg[7] ;
  input [3:0]\add_ln703_12_reg_2513_reg[11] ;
  input [3:0]\add_ln703_12_reg_2513_reg[15] ;
  input [3:0]\add_ln703_12_reg_2513_reg[19] ;
  input [0:0]O;

  wire [21:0]D;
  wire [0:0]O;
  wire [19:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [3:0]S;
  wire [3:0]\add_ln703_12_reg_2513_reg[11] ;
  wire \add_ln703_12_reg_2513_reg[11]_i_1_n_1 ;
  wire \add_ln703_12_reg_2513_reg[11]_i_1_n_2 ;
  wire \add_ln703_12_reg_2513_reg[11]_i_1_n_3 ;
  wire \add_ln703_12_reg_2513_reg[11]_i_1_n_4 ;
  wire [3:0]\add_ln703_12_reg_2513_reg[15] ;
  wire \add_ln703_12_reg_2513_reg[15]_i_1_n_1 ;
  wire \add_ln703_12_reg_2513_reg[15]_i_1_n_2 ;
  wire \add_ln703_12_reg_2513_reg[15]_i_1_n_3 ;
  wire \add_ln703_12_reg_2513_reg[15]_i_1_n_4 ;
  wire [3:0]\add_ln703_12_reg_2513_reg[19] ;
  wire \add_ln703_12_reg_2513_reg[19]_i_1_n_1 ;
  wire \add_ln703_12_reg_2513_reg[19]_i_1_n_2 ;
  wire \add_ln703_12_reg_2513_reg[19]_i_1_n_3 ;
  wire \add_ln703_12_reg_2513_reg[19]_i_1_n_4 ;
  wire \add_ln703_12_reg_2513_reg[3]_i_1_n_1 ;
  wire \add_ln703_12_reg_2513_reg[3]_i_1_n_2 ;
  wire \add_ln703_12_reg_2513_reg[3]_i_1_n_3 ;
  wire \add_ln703_12_reg_2513_reg[3]_i_1_n_4 ;
  wire [3:0]\add_ln703_12_reg_2513_reg[7] ;
  wire \add_ln703_12_reg_2513_reg[7]_i_1_n_1 ;
  wire \add_ln703_12_reg_2513_reg[7]_i_1_n_2 ;
  wire \add_ln703_12_reg_2513_reg[7]_i_1_n_3 ;
  wire \add_ln703_12_reg_2513_reg[7]_i_1_n_4 ;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire src_kernel_win_0_va_10_fu_2100;
  wire [3:0]\NLW_add_ln703_12_reg_2513_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln703_12_reg_2513_reg[21]_i_2_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  CARRY4 \add_ln703_12_reg_2513_reg[11]_i_1 
       (.CI(\add_ln703_12_reg_2513_reg[7]_i_1_n_1 ),
        .CO({\add_ln703_12_reg_2513_reg[11]_i_1_n_1 ,\add_ln703_12_reg_2513_reg[11]_i_1_n_2 ,\add_ln703_12_reg_2513_reg[11]_i_1_n_3 ,\add_ln703_12_reg_2513_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(P[11:8]),
        .O(D[11:8]),
        .S(\add_ln703_12_reg_2513_reg[11] ));
  CARRY4 \add_ln703_12_reg_2513_reg[15]_i_1 
       (.CI(\add_ln703_12_reg_2513_reg[11]_i_1_n_1 ),
        .CO({\add_ln703_12_reg_2513_reg[15]_i_1_n_1 ,\add_ln703_12_reg_2513_reg[15]_i_1_n_2 ,\add_ln703_12_reg_2513_reg[15]_i_1_n_3 ,\add_ln703_12_reg_2513_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(P[15:12]),
        .O(D[15:12]),
        .S(\add_ln703_12_reg_2513_reg[15] ));
  CARRY4 \add_ln703_12_reg_2513_reg[19]_i_1 
       (.CI(\add_ln703_12_reg_2513_reg[15]_i_1_n_1 ),
        .CO({\add_ln703_12_reg_2513_reg[19]_i_1_n_1 ,\add_ln703_12_reg_2513_reg[19]_i_1_n_2 ,\add_ln703_12_reg_2513_reg[19]_i_1_n_3 ,\add_ln703_12_reg_2513_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(P[19:16]),
        .O(D[19:16]),
        .S(\add_ln703_12_reg_2513_reg[19] ));
  CARRY4 \add_ln703_12_reg_2513_reg[21]_i_2 
       (.CI(\add_ln703_12_reg_2513_reg[19]_i_1_n_1 ),
        .CO({\NLW_add_ln703_12_reg_2513_reg[21]_i_2_CO_UNCONNECTED [3:2],D[21],\NLW_add_ln703_12_reg_2513_reg[21]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln703_12_reg_2513_reg[21]_i_2_O_UNCONNECTED [3:1],D[20]}),
        .S({1'b0,1'b0,1'b1,O}));
  CARRY4 \add_ln703_12_reg_2513_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln703_12_reg_2513_reg[3]_i_1_n_1 ,\add_ln703_12_reg_2513_reg[3]_i_1_n_2 ,\add_ln703_12_reg_2513_reg[3]_i_1_n_3 ,\add_ln703_12_reg_2513_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O(D[3:0]),
        .S(S));
  CARRY4 \add_ln703_12_reg_2513_reg[7]_i_1 
       (.CI(\add_ln703_12_reg_2513_reg[3]_i_1_n_1 ),
        .CO({\add_ln703_12_reg_2513_reg[7]_i_1_n_1 ,\add_ln703_12_reg_2513_reg[7]_i_1_n_2 ,\add_ln703_12_reg_2513_reg[7]_i_1_n_3 ,\add_ln703_12_reg_2513_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O(D[7:4]),
        .S(\add_ln703_12_reg_2513_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone0_in),
        .CEB2(src_kernel_win_0_va_10_fu_2100),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:20],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdocq
   (P,
    p,
    Q,
    ap_enable_reg_pp0_iter5,
    p_0,
    p_1);
  output [17:0]P;
  input [16:0]p;
  input [7:0]Q;
  input ap_enable_reg_pp0_iter5;
  input p_0;
  input [7:0]p_1;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_enable_reg_pp0_iter5;
  wire [16:0]p;
  wire p_0;
  wire [7:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdocq_DSP48_8_32 filter_mac_muladdocq_DSP48_8_U
       (.P(P),
        .Q(Q),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "filter_mac_muladdocq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdocq_23
   (p,
    add_ln703_17_reg_25030,
    \right_border_buf_0_10_fu_290_reg[7] ,
    \right_border_buf_0_s_fu_250_reg[6] ,
    \right_border_buf_0_5_fu_270_reg[6] ,
    \right_border_buf_0_10_fu_290_reg[6] ,
    \right_border_buf_0_10_fu_290_reg[5] ,
    \right_border_buf_0_s_fu_250_reg[4] ,
    \right_border_buf_0_5_fu_270_reg[4] ,
    \right_border_buf_0_10_fu_290_reg[4] ,
    \right_border_buf_0_s_fu_250_reg[3] ,
    \right_border_buf_0_5_fu_270_reg[3] ,
    \right_border_buf_0_10_fu_290_reg[3] ,
    \right_border_buf_0_10_fu_290_reg[2] ,
    \right_border_buf_0_s_fu_250_reg[1] ,
    \right_border_buf_0_5_fu_270_reg[1] ,
    \right_border_buf_0_10_fu_290_reg[1] ,
    \right_border_buf_0_10_fu_290_reg[0] ,
    ap_block_pp0_stage0_subdone0_in,
    ap_clk,
    D,
    P,
    ap_enable_reg_pp0_iter4,
    and_ln512_reg_2383_pp0_iter3_reg,
    Q,
    \right_border_buf_0_10_fu_290_reg[0]_0 ,
    \right_border_buf_0_10_fu_290_reg[7]_0 ,
    \right_border_buf_0_10_fu_290_reg[7]_1 ,
    \right_border_buf_0_s_fu_250_reg[6]_0 ,
    \right_border_buf_0_s_fu_250_reg[6]_1 ,
    \right_border_buf_0_s_fu_250_reg[6]_2 ,
    \right_border_buf_0_5_fu_270_reg[6]_0 ,
    \right_border_buf_0_5_fu_270_reg[6]_1 ,
    \right_border_buf_0_5_fu_270_reg[6]_2 );
  output [17:0]p;
  output add_ln703_17_reg_25030;
  output \right_border_buf_0_10_fu_290_reg[7] ;
  output \right_border_buf_0_s_fu_250_reg[6] ;
  output \right_border_buf_0_5_fu_270_reg[6] ;
  output \right_border_buf_0_10_fu_290_reg[6] ;
  output \right_border_buf_0_10_fu_290_reg[5] ;
  output \right_border_buf_0_s_fu_250_reg[4] ;
  output \right_border_buf_0_5_fu_270_reg[4] ;
  output \right_border_buf_0_10_fu_290_reg[4] ;
  output \right_border_buf_0_s_fu_250_reg[3] ;
  output \right_border_buf_0_5_fu_270_reg[3] ;
  output \right_border_buf_0_10_fu_290_reg[3] ;
  output \right_border_buf_0_10_fu_290_reg[2] ;
  output \right_border_buf_0_s_fu_250_reg[1] ;
  output \right_border_buf_0_5_fu_270_reg[1] ;
  output \right_border_buf_0_10_fu_290_reg[1] ;
  output \right_border_buf_0_10_fu_290_reg[0] ;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_clk;
  input [7:0]D;
  input [16:0]P;
  input ap_enable_reg_pp0_iter4;
  input and_ln512_reg_2383_pp0_iter3_reg;
  input [7:0]Q;
  input [2:0]\right_border_buf_0_10_fu_290_reg[0]_0 ;
  input [7:0]\right_border_buf_0_10_fu_290_reg[7]_0 ;
  input [7:0]\right_border_buf_0_10_fu_290_reg[7]_1 ;
  input [3:0]\right_border_buf_0_s_fu_250_reg[6]_0 ;
  input [3:0]\right_border_buf_0_s_fu_250_reg[6]_1 ;
  input [3:0]\right_border_buf_0_s_fu_250_reg[6]_2 ;
  input [3:0]\right_border_buf_0_5_fu_270_reg[6]_0 ;
  input [3:0]\right_border_buf_0_5_fu_270_reg[6]_1 ;
  input [3:0]\right_border_buf_0_5_fu_270_reg[6]_2 ;

  wire [7:0]D;
  wire [16:0]P;
  wire [7:0]Q;
  wire add_ln703_17_reg_25030;
  wire and_ln512_reg_2383_pp0_iter3_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire [17:0]p;
  wire \right_border_buf_0_10_fu_290_reg[0] ;
  wire [2:0]\right_border_buf_0_10_fu_290_reg[0]_0 ;
  wire \right_border_buf_0_10_fu_290_reg[1] ;
  wire \right_border_buf_0_10_fu_290_reg[2] ;
  wire \right_border_buf_0_10_fu_290_reg[3] ;
  wire \right_border_buf_0_10_fu_290_reg[4] ;
  wire \right_border_buf_0_10_fu_290_reg[5] ;
  wire \right_border_buf_0_10_fu_290_reg[6] ;
  wire \right_border_buf_0_10_fu_290_reg[7] ;
  wire [7:0]\right_border_buf_0_10_fu_290_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_10_fu_290_reg[7]_1 ;
  wire \right_border_buf_0_5_fu_270_reg[1] ;
  wire \right_border_buf_0_5_fu_270_reg[3] ;
  wire \right_border_buf_0_5_fu_270_reg[4] ;
  wire \right_border_buf_0_5_fu_270_reg[6] ;
  wire [3:0]\right_border_buf_0_5_fu_270_reg[6]_0 ;
  wire [3:0]\right_border_buf_0_5_fu_270_reg[6]_1 ;
  wire [3:0]\right_border_buf_0_5_fu_270_reg[6]_2 ;
  wire \right_border_buf_0_s_fu_250_reg[1] ;
  wire \right_border_buf_0_s_fu_250_reg[3] ;
  wire \right_border_buf_0_s_fu_250_reg[4] ;
  wire \right_border_buf_0_s_fu_250_reg[6] ;
  wire [3:0]\right_border_buf_0_s_fu_250_reg[6]_0 ;
  wire [3:0]\right_border_buf_0_s_fu_250_reg[6]_1 ;
  wire [3:0]\right_border_buf_0_s_fu_250_reg[6]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdocq_DSP48_8 filter_mac_muladdocq_DSP48_8_U
       (.D(D),
        .P(P),
        .Q(Q),
        .add_ln703_17_reg_25030(add_ln703_17_reg_25030),
        .and_ln512_reg_2383_pp0_iter3_reg(and_ln512_reg_2383_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .p_0(p),
        .\right_border_buf_0_10_fu_290_reg[0] (\right_border_buf_0_10_fu_290_reg[0] ),
        .\right_border_buf_0_10_fu_290_reg[0]_0 (\right_border_buf_0_10_fu_290_reg[0]_0 ),
        .\right_border_buf_0_10_fu_290_reg[1] (\right_border_buf_0_10_fu_290_reg[1] ),
        .\right_border_buf_0_10_fu_290_reg[2] (\right_border_buf_0_10_fu_290_reg[2] ),
        .\right_border_buf_0_10_fu_290_reg[3] (\right_border_buf_0_10_fu_290_reg[3] ),
        .\right_border_buf_0_10_fu_290_reg[4] (\right_border_buf_0_10_fu_290_reg[4] ),
        .\right_border_buf_0_10_fu_290_reg[5] (\right_border_buf_0_10_fu_290_reg[5] ),
        .\right_border_buf_0_10_fu_290_reg[6] (\right_border_buf_0_10_fu_290_reg[6] ),
        .\right_border_buf_0_10_fu_290_reg[7] (\right_border_buf_0_10_fu_290_reg[7] ),
        .\right_border_buf_0_10_fu_290_reg[7]_0 (\right_border_buf_0_10_fu_290_reg[7]_0 ),
        .\right_border_buf_0_10_fu_290_reg[7]_1 (\right_border_buf_0_10_fu_290_reg[7]_1 ),
        .\right_border_buf_0_5_fu_270_reg[1] (\right_border_buf_0_5_fu_270_reg[1] ),
        .\right_border_buf_0_5_fu_270_reg[3] (\right_border_buf_0_5_fu_270_reg[3] ),
        .\right_border_buf_0_5_fu_270_reg[4] (\right_border_buf_0_5_fu_270_reg[4] ),
        .\right_border_buf_0_5_fu_270_reg[6] (\right_border_buf_0_5_fu_270_reg[6] ),
        .\right_border_buf_0_5_fu_270_reg[6]_0 (\right_border_buf_0_5_fu_270_reg[6]_0 ),
        .\right_border_buf_0_5_fu_270_reg[6]_1 (\right_border_buf_0_5_fu_270_reg[6]_1 ),
        .\right_border_buf_0_5_fu_270_reg[6]_2 (\right_border_buf_0_5_fu_270_reg[6]_2 ),
        .\right_border_buf_0_s_fu_250_reg[1] (\right_border_buf_0_s_fu_250_reg[1] ),
        .\right_border_buf_0_s_fu_250_reg[3] (\right_border_buf_0_s_fu_250_reg[3] ),
        .\right_border_buf_0_s_fu_250_reg[4] (\right_border_buf_0_s_fu_250_reg[4] ),
        .\right_border_buf_0_s_fu_250_reg[6] (\right_border_buf_0_s_fu_250_reg[6] ),
        .\right_border_buf_0_s_fu_250_reg[6]_0 (\right_border_buf_0_s_fu_250_reg[6]_0 ),
        .\right_border_buf_0_s_fu_250_reg[6]_1 (\right_border_buf_0_s_fu_250_reg[6]_1 ),
        .\right_border_buf_0_s_fu_250_reg[6]_2 (\right_border_buf_0_s_fu_250_reg[6]_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdocq_DSP48_8
   (p_0,
    add_ln703_17_reg_25030,
    \right_border_buf_0_10_fu_290_reg[7] ,
    \right_border_buf_0_s_fu_250_reg[6] ,
    \right_border_buf_0_5_fu_270_reg[6] ,
    \right_border_buf_0_10_fu_290_reg[6] ,
    \right_border_buf_0_10_fu_290_reg[5] ,
    \right_border_buf_0_s_fu_250_reg[4] ,
    \right_border_buf_0_5_fu_270_reg[4] ,
    \right_border_buf_0_10_fu_290_reg[4] ,
    \right_border_buf_0_s_fu_250_reg[3] ,
    \right_border_buf_0_5_fu_270_reg[3] ,
    \right_border_buf_0_10_fu_290_reg[3] ,
    \right_border_buf_0_10_fu_290_reg[2] ,
    \right_border_buf_0_s_fu_250_reg[1] ,
    \right_border_buf_0_5_fu_270_reg[1] ,
    \right_border_buf_0_10_fu_290_reg[1] ,
    \right_border_buf_0_10_fu_290_reg[0] ,
    ap_block_pp0_stage0_subdone0_in,
    ap_clk,
    D,
    P,
    ap_enable_reg_pp0_iter4,
    and_ln512_reg_2383_pp0_iter3_reg,
    Q,
    \right_border_buf_0_10_fu_290_reg[0]_0 ,
    \right_border_buf_0_10_fu_290_reg[7]_0 ,
    \right_border_buf_0_10_fu_290_reg[7]_1 ,
    \right_border_buf_0_s_fu_250_reg[6]_0 ,
    \right_border_buf_0_s_fu_250_reg[6]_1 ,
    \right_border_buf_0_s_fu_250_reg[6]_2 ,
    \right_border_buf_0_5_fu_270_reg[6]_0 ,
    \right_border_buf_0_5_fu_270_reg[6]_1 ,
    \right_border_buf_0_5_fu_270_reg[6]_2 );
  output [17:0]p_0;
  output add_ln703_17_reg_25030;
  output \right_border_buf_0_10_fu_290_reg[7] ;
  output \right_border_buf_0_s_fu_250_reg[6] ;
  output \right_border_buf_0_5_fu_270_reg[6] ;
  output \right_border_buf_0_10_fu_290_reg[6] ;
  output \right_border_buf_0_10_fu_290_reg[5] ;
  output \right_border_buf_0_s_fu_250_reg[4] ;
  output \right_border_buf_0_5_fu_270_reg[4] ;
  output \right_border_buf_0_10_fu_290_reg[4] ;
  output \right_border_buf_0_s_fu_250_reg[3] ;
  output \right_border_buf_0_5_fu_270_reg[3] ;
  output \right_border_buf_0_10_fu_290_reg[3] ;
  output \right_border_buf_0_10_fu_290_reg[2] ;
  output \right_border_buf_0_s_fu_250_reg[1] ;
  output \right_border_buf_0_5_fu_270_reg[1] ;
  output \right_border_buf_0_10_fu_290_reg[1] ;
  output \right_border_buf_0_10_fu_290_reg[0] ;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_clk;
  input [7:0]D;
  input [16:0]P;
  input ap_enable_reg_pp0_iter4;
  input and_ln512_reg_2383_pp0_iter3_reg;
  input [7:0]Q;
  input [2:0]\right_border_buf_0_10_fu_290_reg[0]_0 ;
  input [7:0]\right_border_buf_0_10_fu_290_reg[7]_0 ;
  input [7:0]\right_border_buf_0_10_fu_290_reg[7]_1 ;
  input [3:0]\right_border_buf_0_s_fu_250_reg[6]_0 ;
  input [3:0]\right_border_buf_0_s_fu_250_reg[6]_1 ;
  input [3:0]\right_border_buf_0_s_fu_250_reg[6]_2 ;
  input [3:0]\right_border_buf_0_5_fu_270_reg[6]_0 ;
  input [3:0]\right_border_buf_0_5_fu_270_reg[6]_1 ;
  input [3:0]\right_border_buf_0_5_fu_270_reg[6]_2 ;

  wire [7:0]D;
  wire [16:0]P;
  wire [7:0]Q;
  wire add_ln703_17_reg_25030;
  wire and_ln512_reg_2383_pp0_iter3_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire [17:0]p_0;
  wire \right_border_buf_0_10_fu_290_reg[0] ;
  wire [2:0]\right_border_buf_0_10_fu_290_reg[0]_0 ;
  wire \right_border_buf_0_10_fu_290_reg[1] ;
  wire \right_border_buf_0_10_fu_290_reg[2] ;
  wire \right_border_buf_0_10_fu_290_reg[3] ;
  wire \right_border_buf_0_10_fu_290_reg[4] ;
  wire \right_border_buf_0_10_fu_290_reg[5] ;
  wire \right_border_buf_0_10_fu_290_reg[6] ;
  wire \right_border_buf_0_10_fu_290_reg[7] ;
  wire [7:0]\right_border_buf_0_10_fu_290_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_10_fu_290_reg[7]_1 ;
  wire \right_border_buf_0_5_fu_270_reg[1] ;
  wire \right_border_buf_0_5_fu_270_reg[3] ;
  wire \right_border_buf_0_5_fu_270_reg[4] ;
  wire \right_border_buf_0_5_fu_270_reg[6] ;
  wire [3:0]\right_border_buf_0_5_fu_270_reg[6]_0 ;
  wire [3:0]\right_border_buf_0_5_fu_270_reg[6]_1 ;
  wire [3:0]\right_border_buf_0_5_fu_270_reg[6]_2 ;
  wire \right_border_buf_0_s_fu_250_reg[1] ;
  wire \right_border_buf_0_s_fu_250_reg[3] ;
  wire \right_border_buf_0_s_fu_250_reg[4] ;
  wire \right_border_buf_0_s_fu_250_reg[6] ;
  wire [3:0]\right_border_buf_0_s_fu_250_reg[6]_0 ;
  wire [3:0]\right_border_buf_0_s_fu_250_reg[6]_1 ;
  wire [3:0]\right_border_buf_0_s_fu_250_reg[6]_2 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone0_in),
        .CEB2(ap_block_pp0_stage0_subdone0_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln703_17_reg_25030),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],p_0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h80)) 
    p_i_1__1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(and_ln512_reg_2383_pp0_iter3_reg),
        .O(add_ln703_17_reg_25030));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_10_fu_290[0]_i_2 
       (.I0(Q[0]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_10_fu_290_reg[7]_0 [0]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_10_fu_290_reg[7]_1 [0]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_10_fu_290_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_10_fu_290[1]_i_2 
       (.I0(Q[1]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_10_fu_290_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_10_fu_290_reg[7]_1 [1]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_10_fu_290_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_10_fu_290[2]_i_2 
       (.I0(Q[2]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_10_fu_290_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_10_fu_290_reg[7]_1 [2]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_10_fu_290_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_10_fu_290[3]_i_2 
       (.I0(Q[3]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_10_fu_290_reg[7]_0 [3]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_10_fu_290_reg[7]_1 [3]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_10_fu_290_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_10_fu_290[4]_i_2 
       (.I0(Q[4]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_10_fu_290_reg[7]_0 [4]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_10_fu_290_reg[7]_1 [4]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_10_fu_290_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_10_fu_290[5]_i_2 
       (.I0(Q[5]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_10_fu_290_reg[7]_0 [5]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_10_fu_290_reg[7]_1 [5]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_10_fu_290_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_10_fu_290[6]_i_2 
       (.I0(Q[6]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_10_fu_290_reg[7]_0 [6]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_10_fu_290_reg[7]_1 [6]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_10_fu_290_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_10_fu_290[7]_i_2 
       (.I0(Q[7]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_10_fu_290_reg[7]_0 [7]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_10_fu_290_reg[7]_1 [7]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_10_fu_290_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_5_fu_270[1]_i_2 
       (.I0(\right_border_buf_0_5_fu_270_reg[6]_0 [0]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_5_fu_270_reg[6]_1 [0]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_5_fu_270_reg[6]_2 [0]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_5_fu_270_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_5_fu_270[3]_i_2 
       (.I0(\right_border_buf_0_5_fu_270_reg[6]_0 [1]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_5_fu_270_reg[6]_1 [1]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_5_fu_270_reg[6]_2 [1]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_5_fu_270_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_5_fu_270[4]_i_2 
       (.I0(\right_border_buf_0_5_fu_270_reg[6]_0 [2]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_5_fu_270_reg[6]_1 [2]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_5_fu_270_reg[6]_2 [2]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_5_fu_270_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_5_fu_270[6]_i_2 
       (.I0(\right_border_buf_0_5_fu_270_reg[6]_0 [3]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_5_fu_270_reg[6]_1 [3]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_5_fu_270_reg[6]_2 [3]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_5_fu_270_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_250[1]_i_2 
       (.I0(\right_border_buf_0_s_fu_250_reg[6]_0 [0]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_s_fu_250_reg[6]_1 [0]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_s_fu_250_reg[6]_2 [0]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_s_fu_250_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_250[3]_i_2 
       (.I0(\right_border_buf_0_s_fu_250_reg[6]_0 [1]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_s_fu_250_reg[6]_1 [1]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_s_fu_250_reg[6]_2 [1]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_s_fu_250_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_250[4]_i_2 
       (.I0(\right_border_buf_0_s_fu_250_reg[6]_0 [2]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_s_fu_250_reg[6]_1 [2]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_s_fu_250_reg[6]_2 [2]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_s_fu_250_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_250[6]_i_2 
       (.I0(\right_border_buf_0_s_fu_250_reg[6]_0 [3]),
        .I1(\right_border_buf_0_10_fu_290_reg[0]_0 [0]),
        .I2(\right_border_buf_0_s_fu_250_reg[6]_1 [3]),
        .I3(\right_border_buf_0_10_fu_290_reg[0]_0 [1]),
        .I4(\right_border_buf_0_s_fu_250_reg[6]_2 [3]),
        .I5(\right_border_buf_0_10_fu_290_reg[0]_0 [2]),
        .O(\right_border_buf_0_s_fu_250_reg[6] ));
endmodule

(* ORIG_REF_NAME = "filter_mac_muladdocq_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdocq_DSP48_8_32
   (P,
    p_0,
    Q,
    ap_enable_reg_pp0_iter5,
    p_1,
    p_2);
  output [17:0]P;
  input [16:0]p_0;
  input [7:0]Q;
  input ap_enable_reg_pp0_iter5;
  input p_1;
  input [7:0]p_2;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_enable_reg_pp0_iter5;
  wire [7:0]grp_fu_1948_p1;
  wire [16:0]p_0;
  wire p_1;
  wire [7:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1948_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_1__5
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[7]),
        .O(grp_fu_1948_p1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_2__0
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[6]),
        .O(grp_fu_1948_p1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_3
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[5]),
        .O(grp_fu_1948_p1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_4
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[4]),
        .O(grp_fu_1948_p1[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_5
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[3]),
        .O(grp_fu_1948_p1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_6
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[2]),
        .O(grp_fu_1948_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_7
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[1]),
        .O(grp_fu_1948_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_8
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[0]),
        .O(grp_fu_1948_p1[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdtde
   (P,
    add_ln703_10_fu_1654_p2,
    ap_block_pp0_stage0_subdone0_in,
    src_kernel_win_0_va_10_fu_2100,
    add_ln703_17_reg_25030,
    ap_clk,
    Q,
    p,
    S,
    \add_ln703_12_reg_2513[7]_i_5 ,
    \add_ln703_12_reg_2513[11]_i_5 ,
    \add_ln703_12_reg_2513[15]_i_5 ,
    \add_ln703_12_reg_2513[19]_i_5 ,
    \add_ln703_12_reg_2513_reg[21] );
  output [18:0]P;
  output [20:0]add_ln703_10_fu_1654_p2;
  input ap_block_pp0_stage0_subdone0_in;
  input src_kernel_win_0_va_10_fu_2100;
  input add_ln703_17_reg_25030;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p;
  input [3:0]S;
  input [3:0]\add_ln703_12_reg_2513[7]_i_5 ;
  input [3:0]\add_ln703_12_reg_2513[11]_i_5 ;
  input [3:0]\add_ln703_12_reg_2513[15]_i_5 ;
  input [3:0]\add_ln703_12_reg_2513[19]_i_5 ;
  input [0:0]\add_ln703_12_reg_2513_reg[21] ;

  wire [18:0]P;
  wire [7:0]Q;
  wire [3:0]S;
  wire [20:0]add_ln703_10_fu_1654_p2;
  wire [3:0]\add_ln703_12_reg_2513[11]_i_5 ;
  wire [3:0]\add_ln703_12_reg_2513[15]_i_5 ;
  wire [3:0]\add_ln703_12_reg_2513[19]_i_5 ;
  wire [3:0]\add_ln703_12_reg_2513[7]_i_5 ;
  wire [0:0]\add_ln703_12_reg_2513_reg[21] ;
  wire add_ln703_17_reg_25030;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire [17:0]p;
  wire src_kernel_win_0_va_10_fu_2100;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdtde_DSP48_13 filter_mac_muladdtde_DSP48_13_U
       (.P(P),
        .Q(Q),
        .S(S),
        .add_ln703_10_fu_1654_p2(add_ln703_10_fu_1654_p2),
        .\add_ln703_12_reg_2513[11]_i_5 (\add_ln703_12_reg_2513[11]_i_5 ),
        .\add_ln703_12_reg_2513[15]_i_5 (\add_ln703_12_reg_2513[15]_i_5 ),
        .\add_ln703_12_reg_2513[19]_i_5 (\add_ln703_12_reg_2513[19]_i_5 ),
        .\add_ln703_12_reg_2513[7]_i_5 (\add_ln703_12_reg_2513[7]_i_5 ),
        .\add_ln703_12_reg_2513_reg[21] (\add_ln703_12_reg_2513_reg[21] ),
        .add_ln703_17_reg_25030(add_ln703_17_reg_25030),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdtde_DSP48_13
   (P,
    add_ln703_10_fu_1654_p2,
    ap_block_pp0_stage0_subdone0_in,
    src_kernel_win_0_va_10_fu_2100,
    add_ln703_17_reg_25030,
    ap_clk,
    Q,
    p_0,
    S,
    \add_ln703_12_reg_2513[7]_i_5 ,
    \add_ln703_12_reg_2513[11]_i_5 ,
    \add_ln703_12_reg_2513[15]_i_5 ,
    \add_ln703_12_reg_2513[19]_i_5 ,
    \add_ln703_12_reg_2513_reg[21] );
  output [18:0]P;
  output [20:0]add_ln703_10_fu_1654_p2;
  input ap_block_pp0_stage0_subdone0_in;
  input src_kernel_win_0_va_10_fu_2100;
  input add_ln703_17_reg_25030;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p_0;
  input [3:0]S;
  input [3:0]\add_ln703_12_reg_2513[7]_i_5 ;
  input [3:0]\add_ln703_12_reg_2513[11]_i_5 ;
  input [3:0]\add_ln703_12_reg_2513[15]_i_5 ;
  input [3:0]\add_ln703_12_reg_2513[19]_i_5 ;
  input [0:0]\add_ln703_12_reg_2513_reg[21] ;

  wire [18:0]P;
  wire [7:0]Q;
  wire [3:0]S;
  wire [20:0]add_ln703_10_fu_1654_p2;
  wire [3:0]\add_ln703_12_reg_2513[11]_i_5 ;
  wire [3:0]\add_ln703_12_reg_2513[15]_i_5 ;
  wire [3:0]\add_ln703_12_reg_2513[19]_i_5 ;
  wire [3:0]\add_ln703_12_reg_2513[7]_i_5 ;
  wire \add_ln703_12_reg_2513_reg[11]_i_6_n_1 ;
  wire \add_ln703_12_reg_2513_reg[11]_i_6_n_2 ;
  wire \add_ln703_12_reg_2513_reg[11]_i_6_n_3 ;
  wire \add_ln703_12_reg_2513_reg[11]_i_6_n_4 ;
  wire \add_ln703_12_reg_2513_reg[15]_i_6_n_1 ;
  wire \add_ln703_12_reg_2513_reg[15]_i_6_n_2 ;
  wire \add_ln703_12_reg_2513_reg[15]_i_6_n_3 ;
  wire \add_ln703_12_reg_2513_reg[15]_i_6_n_4 ;
  wire [0:0]\add_ln703_12_reg_2513_reg[21] ;
  wire \add_ln703_12_reg_2513_reg[21]_i_4_n_1 ;
  wire \add_ln703_12_reg_2513_reg[21]_i_4_n_2 ;
  wire \add_ln703_12_reg_2513_reg[21]_i_4_n_3 ;
  wire \add_ln703_12_reg_2513_reg[21]_i_4_n_4 ;
  wire \add_ln703_12_reg_2513_reg[3]_i_6_n_1 ;
  wire \add_ln703_12_reg_2513_reg[3]_i_6_n_2 ;
  wire \add_ln703_12_reg_2513_reg[3]_i_6_n_3 ;
  wire \add_ln703_12_reg_2513_reg[3]_i_6_n_4 ;
  wire \add_ln703_12_reg_2513_reg[7]_i_6_n_1 ;
  wire \add_ln703_12_reg_2513_reg[7]_i_6_n_2 ;
  wire \add_ln703_12_reg_2513_reg[7]_i_6_n_3 ;
  wire \add_ln703_12_reg_2513_reg[7]_i_6_n_4 ;
  wire add_ln703_17_reg_25030;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire [17:0]p_0;
  wire src_kernel_win_0_va_10_fu_2100;
  wire [3:0]\NLW_add_ln703_12_reg_2513_reg[21]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln703_12_reg_2513_reg[21]_i_3_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  CARRY4 \add_ln703_12_reg_2513_reg[11]_i_6 
       (.CI(\add_ln703_12_reg_2513_reg[7]_i_6_n_1 ),
        .CO({\add_ln703_12_reg_2513_reg[11]_i_6_n_1 ,\add_ln703_12_reg_2513_reg[11]_i_6_n_2 ,\add_ln703_12_reg_2513_reg[11]_i_6_n_3 ,\add_ln703_12_reg_2513_reg[11]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI(P[11:8]),
        .O(add_ln703_10_fu_1654_p2[11:8]),
        .S(\add_ln703_12_reg_2513[11]_i_5 ));
  CARRY4 \add_ln703_12_reg_2513_reg[15]_i_6 
       (.CI(\add_ln703_12_reg_2513_reg[11]_i_6_n_1 ),
        .CO({\add_ln703_12_reg_2513_reg[15]_i_6_n_1 ,\add_ln703_12_reg_2513_reg[15]_i_6_n_2 ,\add_ln703_12_reg_2513_reg[15]_i_6_n_3 ,\add_ln703_12_reg_2513_reg[15]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI(P[15:12]),
        .O(add_ln703_10_fu_1654_p2[15:12]),
        .S(\add_ln703_12_reg_2513[15]_i_5 ));
  CARRY4 \add_ln703_12_reg_2513_reg[21]_i_3 
       (.CI(\add_ln703_12_reg_2513_reg[21]_i_4_n_1 ),
        .CO(\NLW_add_ln703_12_reg_2513_reg[21]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln703_12_reg_2513_reg[21]_i_3_O_UNCONNECTED [3:1],add_ln703_10_fu_1654_p2[20]}),
        .S({1'b0,1'b0,1'b0,\add_ln703_12_reg_2513_reg[21] }));
  CARRY4 \add_ln703_12_reg_2513_reg[21]_i_4 
       (.CI(\add_ln703_12_reg_2513_reg[15]_i_6_n_1 ),
        .CO({\add_ln703_12_reg_2513_reg[21]_i_4_n_1 ,\add_ln703_12_reg_2513_reg[21]_i_4_n_2 ,\add_ln703_12_reg_2513_reg[21]_i_4_n_3 ,\add_ln703_12_reg_2513_reg[21]_i_4_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,P[18:16]}),
        .O(add_ln703_10_fu_1654_p2[19:16]),
        .S(\add_ln703_12_reg_2513[19]_i_5 ));
  CARRY4 \add_ln703_12_reg_2513_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\add_ln703_12_reg_2513_reg[3]_i_6_n_1 ,\add_ln703_12_reg_2513_reg[3]_i_6_n_2 ,\add_ln703_12_reg_2513_reg[3]_i_6_n_3 ,\add_ln703_12_reg_2513_reg[3]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O(add_ln703_10_fu_1654_p2[3:0]),
        .S(S));
  CARRY4 \add_ln703_12_reg_2513_reg[7]_i_6 
       (.CI(\add_ln703_12_reg_2513_reg[3]_i_6_n_1 ),
        .CO({\add_ln703_12_reg_2513_reg[7]_i_6_n_1 ,\add_ln703_12_reg_2513_reg[7]_i_6_n_2 ,\add_ln703_12_reg_2513_reg[7]_i_6_n_3 ,\add_ln703_12_reg_2513_reg[7]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O(add_ln703_10_fu_1654_p2[7:4]),
        .S(\add_ln703_12_reg_2513[7]_i_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone0_in),
        .CEA2(src_kernel_win_0_va_10_fu_2100),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(add_ln703_17_reg_25030),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdudo
   (P,
    src_kernel_win_0_va_10_fu_2100,
    ap_clk,
    Q,
    p);
  output [20:0]P;
  input src_kernel_win_0_va_10_fu_2100;
  input ap_clk;
  input [7:0]Q;
  input [19:0]p;

  wire [20:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [19:0]p;
  wire src_kernel_win_0_va_10_fu_2100;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdudo_DSP48_14 filter_mac_muladdudo_DSP48_14_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdudo_DSP48_14
   (P,
    src_kernel_win_0_va_10_fu_2100,
    ap_clk,
    Q,
    p_0);
  output [20:0]P;
  input src_kernel_win_0_va_10_fu_2100;
  input ap_clk;
  input [7:0]Q;
  input [19:0]p_0;

  wire [20:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [19:0]p_0;
  wire src_kernel_win_0_va_10_fu_2100;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_10_fu_2100),
        .CEA2(src_kernel_win_0_va_10_fu_2100),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:21],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdvdy
   (P,
    ap_block_pp0_stage0_subdone0_in,
    src_kernel_win_0_va_10_fu_2100,
    ap_clk,
    Q,
    p);
  output [19:0]P;
  input ap_block_pp0_stage0_subdone0_in;
  input src_kernel_win_0_va_10_fu_2100;
  input ap_clk;
  input [7:0]Q;
  input [18:0]p;

  wire [19:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire [18:0]p;
  wire src_kernel_win_0_va_10_fu_2100;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdvdy_DSP48_15 filter_mac_muladdvdy_DSP48_15_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdvdy_DSP48_15
   (P,
    ap_block_pp0_stage0_subdone0_in,
    src_kernel_win_0_va_10_fu_2100,
    ap_clk,
    Q,
    p_0);
  output [19:0]P;
  input ap_block_pp0_stage0_subdone0_in;
  input src_kernel_win_0_va_10_fu_2100;
  input ap_clk;
  input [7:0]Q;
  input [18:0]p_0;

  wire [19:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire [18:0]p_0;
  wire src_kernel_win_0_va_10_fu_2100;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone0_in),
        .CEA2(src_kernel_win_0_va_10_fu_2100),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:20],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdwdI
   (dout,
    ap_block_pp0_stage0_subdone0_in,
    src_kernel_win_0_va_10_fu_2100,
    ap_clk,
    Q,
    P);
  output [18:0]dout;
  input ap_block_pp0_stage0_subdone0_in;
  input src_kernel_win_0_va_10_fu_2100;
  input ap_clk;
  input [7:0]Q;
  input [17:0]P;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire [18:0]dout;
  wire src_kernel_win_0_va_10_fu_2100;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdwdI_DSP48_16 filter_mac_muladdwdI_DSP48_16_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .dout(dout),
        .src_kernel_win_0_va_10_fu_2100(src_kernel_win_0_va_10_fu_2100));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdwdI_DSP48_16
   (dout,
    ap_block_pp0_stage0_subdone0_in,
    src_kernel_win_0_va_10_fu_2100,
    ap_clk,
    Q,
    P);
  output [18:0]dout;
  input ap_block_pp0_stage0_subdone0_in;
  input src_kernel_win_0_va_10_fu_2100;
  input ap_clk;
  input [7:0]Q;
  input [17:0]P;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire [18:0]dout;
  wire src_kernel_win_0_va_10_fu_2100;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone0_in),
        .CEB2(src_kernel_win_0_va_10_fu_2100),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],dout}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (ap_rst_n_0,
    ap_rst_n_1,
    E,
    D,
    \ap_CS_fsm_reg[2] ,
    \tmp_user_V_fu_128_reg[0] ,
    ap_done,
    SR,
    \ap_CS_fsm_reg[1] ,
    \axi_last_V_reg_283_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n_2,
    \odata_int_reg[32] ,
    ap_rst_n_3,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ireg_reg[23] ,
    SS,
    ap_clk,
    icmp_ln126_fu_218_p2,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    \ireg_reg[32] ,
    ap_enable_reg_pp0_iter2_reg,
    ce,
    Q,
    start_for_Mat2AXIvideo_U0_empty_n,
    tmp_user_V_fu_128,
    ap_done_0,
    video_out_TREADY,
    \axi_last_V_reg_283_reg[0]_0 ,
    \axi_last_V_reg_283_reg[0]_1 ,
    \axi_last_V_reg_283_reg[0]_2 ,
    icmp_ln126_reg_274_pp0_iter1_reg,
    img_4_data_stream_2_empty_n,
    img_4_data_stream_1_empty_n,
    img_4_data_stream_0_empty_n,
    \icmp_ln126_reg_274_reg[0] ,
    \ireg_reg[23]_0 ,
    \odata_int_reg[23] );
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [0:0]E;
  output [0:0]D;
  output [3:0]\ap_CS_fsm_reg[2] ;
  output \tmp_user_V_fu_128_reg[0] ;
  output ap_done;
  output [0:0]SR;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output \axi_last_V_reg_283_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter0_reg;
  output ap_rst_n_2;
  output [4:0]\odata_int_reg[32] ;
  output ap_rst_n_3;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output [2:0]\ireg_reg[23] ;
  input [0:0]SS;
  input ap_clk;
  input icmp_ln126_fu_218_p2;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input \ireg_reg[32] ;
  input ap_enable_reg_pp0_iter2_reg;
  input ce;
  input [3:0]Q;
  input start_for_Mat2AXIvideo_U0_empty_n;
  input tmp_user_V_fu_128;
  input ap_done_0;
  input video_out_TREADY;
  input \axi_last_V_reg_283_reg[0]_0 ;
  input [2:0]\axi_last_V_reg_283_reg[0]_1 ;
  input \axi_last_V_reg_283_reg[0]_2 ;
  input icmp_ln126_reg_274_pp0_iter1_reg;
  input img_4_data_stream_2_empty_n;
  input img_4_data_stream_1_empty_n;
  input img_4_data_stream_0_empty_n;
  input \icmp_ln126_reg_274_reg[0] ;
  input [2:0]\ireg_reg[23]_0 ;
  input [2:0]\odata_int_reg[23] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_2__2_n_1 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [3:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done;
  wire ap_done_0;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_3;
  wire \axi_last_V_reg_283_reg[0] ;
  wire \axi_last_V_reg_283_reg[0]_0 ;
  wire [2:0]\axi_last_V_reg_283_reg[0]_1 ;
  wire \axi_last_V_reg_283_reg[0]_2 ;
  wire ce;
  wire [1:1]count;
  wire \count_reg_n_1_[0] ;
  wire \count_reg_n_1_[1] ;
  wire ibuf_inst_n_14;
  wire ibuf_inst_n_15;
  wire ibuf_inst_n_9;
  wire icmp_ln126_fu_218_p2;
  wire icmp_ln126_reg_274_pp0_iter1_reg;
  wire \icmp_ln126_reg_274_reg[0] ;
  wire img_4_data_stream_0_empty_n;
  wire img_4_data_stream_1_empty_n;
  wire img_4_data_stream_2_empty_n;
  wire [2:0]\ireg_reg[23] ;
  wire [2:0]\ireg_reg[23]_0 ;
  wire \ireg_reg[32] ;
  wire obuf_inst_n_1;
  wire obuf_inst_n_7;
  wire [2:0]\odata_int_reg[23] ;
  wire [4:0]\odata_int_reg[32] ;
  wire p_0_in;
  wire start_for_Mat2AXIvideo_U0_empty_n;
  wire tmp_user_V_fu_128;
  wire \tmp_user_V_fu_128_reg[0] ;
  wire video_out_TREADY;

  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(ap_done),
        .I1(start_for_Mat2AXIvideo_U0_empty_n),
        .I2(Q[0]),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm[1]_i_2__2_n_1 ),
        .I1(Q[1]),
        .I2(start_for_Mat2AXIvideo_U0_empty_n),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\ap_CS_fsm_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(\count_reg_n_1_[0] ),
        .I1(\count_reg_n_1_[1] ),
        .I2(video_out_TREADY),
        .O(\ap_CS_fsm[1]_i_2__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h0000D500)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\count_reg_n_1_[0] ),
        .I1(\count_reg_n_1_[1] ),
        .I2(video_out_TREADY),
        .I3(Q[1]),
        .I4(ap_done_0),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hA2220000)) 
    ap_done_INST_0
       (.I0(ap_done_0),
        .I1(\count_reg_n_1_[0] ),
        .I2(\count_reg_n_1_[1] ),
        .I3(video_out_TREADY),
        .I4(Q[1]),
        .O(ap_done));
  FDRE \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ibuf_inst_n_9),
        .Q(\count_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(count),
        .Q(\count_reg_n_1_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \i_V_reg_269[8]_i_1 
       (.I0(Q[1]),
        .I1(video_out_TREADY),
        .I2(\count_reg_n_1_[1] ),
        .I3(\count_reg_n_1_[0] ),
        .O(\ap_CS_fsm_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf ibuf_inst
       (.D({ibuf_inst_n_14,ibuf_inst_n_15}),
        .E(E),
        .Q({Q[2],Q[0]}),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (D),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] [3:2]),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_2 (\ap_CS_fsm_reg[2]_1 ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_rst_n_2(ibuf_inst_n_9),
        .ap_rst_n_3(ap_rst_n_2),
        .ap_rst_n_4(ap_rst_n_3),
        .\axi_last_V_reg_283_reg[0] (\axi_last_V_reg_283_reg[0] ),
        .\axi_last_V_reg_283_reg[0]_0 (\axi_last_V_reg_283_reg[0]_0 ),
        .\axi_last_V_reg_283_reg[0]_1 (\axi_last_V_reg_283_reg[0]_1 ),
        .\axi_last_V_reg_283_reg[0]_2 (\axi_last_V_reg_283_reg[0]_2 ),
        .ce(ce),
        .count(count),
        .\count_reg[0] (\count_reg_n_1_[0] ),
        .\count_reg[0]_0 (\count_reg_n_1_[1] ),
        .icmp_ln126_fu_218_p2(icmp_ln126_fu_218_p2),
        .icmp_ln126_reg_274_pp0_iter1_reg(icmp_ln126_reg_274_pp0_iter1_reg),
        .\icmp_ln126_reg_274_reg[0] (obuf_inst_n_1),
        .\icmp_ln126_reg_274_reg[0]_0 (\icmp_ln126_reg_274_reg[0] ),
        .img_4_data_stream_0_empty_n(img_4_data_stream_0_empty_n),
        .img_4_data_stream_1_empty_n(img_4_data_stream_1_empty_n),
        .img_4_data_stream_2_empty_n(img_4_data_stream_2_empty_n),
        .\ireg_reg[23]_0 (\ireg_reg[23]_0 ),
        .\ireg_reg[32]_0 ({p_0_in,\ireg_reg[23] }),
        .\ireg_reg[32]_1 (\ireg_reg[32] ),
        .\ireg_reg[7]_0 (\odata_int_reg[32] [4]),
        .\ireg_reg[7]_1 (obuf_inst_n_7),
        .start_for_Mat2AXIvideo_U0_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
        .tmp_user_V_fu_128(tmp_user_V_fu_128),
        .\tmp_user_V_fu_128_reg[0] (\tmp_user_V_fu_128_reg[0] ),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf obuf_inst
       (.D({ibuf_inst_n_14,ibuf_inst_n_15,\odata_int_reg[23] }),
        .Q(\odata_int_reg[32] ),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(obuf_inst_n_1),
        .ap_rst_n(ap_rst_n),
        .\ireg[32]_i_4__0 (\ireg_reg[32] ),
        .\ireg[32]_i_4__0_0 (\icmp_ln126_reg_274_reg[0] ),
        .\ireg_reg[7] (p_0_in),
        .\odata_int_reg[32]_0 (obuf_inst_n_7),
        .video_out_TREADY(video_out_TREADY));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_35
   (ap_enable_reg_pp1_iter0_reg,
    \eol_0_i_reg_311_reg[0] ,
    ap_enable_reg_pp1_iter1_reg,
    E,
    \odata_int_reg[32] ,
    \odata_int_reg[32]_0 ,
    \odata_int_reg[32]_1 ,
    D,
    \axi_data_V_1_i_reg_289_reg[7] ,
    \axi_data_V_1_i_reg_289_reg[15] ,
    \axi_data_V_1_i_reg_289_reg[23] ,
    ap_rst_n_0,
    ap_enable_reg_pp1_iter0_reg_0,
    ap_enable_reg_pp1_iter0_reg_1,
    t_V_4_reg_300,
    sof_1_i_fu_1760,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[3] ,
    \axi_last_V_2_i_reg_323_reg[0] ,
    \p_Val2_s_reg_336_reg[23] ,
    SR,
    video_in_TREADY,
    \axi_data_V_1_i_reg_289_reg[23]_0 ,
    \icmp_ln73_reg_508_reg[0] ,
    \odata_int_reg[32]_2 ,
    ap_enable_reg_pp1_iter0_reg_2,
    p_1_in3_in,
    ap_enable_reg_pp1_iter0,
    \SRL_SIG_reg[0][7] ,
    ap_rst_n,
    CO,
    \eol_0_i_reg_311_reg[0]_0 ,
    \eol_reg_278_reg[0] ,
    Q,
    \ap_CS_fsm_reg[4]_0 ,
    \axi_data_V_3_i_reg_360_reg[0] ,
    \tmp_2_reg_531_reg[7] ,
    \axi_data_V_3_i_reg_360_reg[23] ,
    \tmp_2_reg_531_reg[7]_0 ,
    \axi_data_V_1_i_reg_289_reg[23]_1 ,
    \ap_CS_fsm_reg[4]_1 ,
    axi_last_V_0_i_reg_247,
    \axi_data_V_1_i_reg_289_reg[23]_2 ,
    \SRL_SIG_reg[0][7]_0 ,
    \ireg_reg[32] ,
    sof_1_i_fu_176,
    ap_clk);
  output ap_enable_reg_pp1_iter0_reg;
  output \eol_0_i_reg_311_reg[0] ;
  output ap_enable_reg_pp1_iter1_reg;
  output [0:0]E;
  output [24:0]\odata_int_reg[32] ;
  output \odata_int_reg[32]_0 ;
  output [0:0]\odata_int_reg[32]_1 ;
  output [23:0]D;
  output [7:0]\axi_data_V_1_i_reg_289_reg[7] ;
  output [7:0]\axi_data_V_1_i_reg_289_reg[15] ;
  output [7:0]\axi_data_V_1_i_reg_289_reg[23] ;
  output ap_rst_n_0;
  output [1:0]ap_enable_reg_pp1_iter0_reg_0;
  output [0:0]ap_enable_reg_pp1_iter0_reg_1;
  output t_V_4_reg_300;
  output sof_1_i_fu_1760;
  output \ap_CS_fsm_reg[4] ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output \axi_last_V_2_i_reg_323_reg[0] ;
  output [23:0]\p_Val2_s_reg_336_reg[23] ;
  output [0:0]SR;
  output video_in_TREADY;
  output [23:0]\axi_data_V_1_i_reg_289_reg[23]_0 ;
  output \icmp_ln73_reg_508_reg[0] ;
  output [0:0]\odata_int_reg[32]_2 ;
  output ap_enable_reg_pp1_iter0_reg_2;
  input p_1_in3_in;
  input ap_enable_reg_pp1_iter0;
  input \SRL_SIG_reg[0][7] ;
  input ap_rst_n;
  input [0:0]CO;
  input \eol_0_i_reg_311_reg[0]_0 ;
  input \eol_reg_278_reg[0] ;
  input [5:0]Q;
  input [0:0]\ap_CS_fsm_reg[4]_0 ;
  input \axi_data_V_3_i_reg_360_reg[0] ;
  input \tmp_2_reg_531_reg[7] ;
  input [23:0]\axi_data_V_3_i_reg_360_reg[23] ;
  input \tmp_2_reg_531_reg[7]_0 ;
  input [23:0]\axi_data_V_1_i_reg_289_reg[23]_1 ;
  input \ap_CS_fsm_reg[4]_1 ;
  input axi_last_V_0_i_reg_247;
  input [23:0]\axi_data_V_1_i_reg_289_reg[23]_2 ;
  input \SRL_SIG_reg[0][7]_0 ;
  input [24:0]\ireg_reg[32] ;
  input sof_1_i_fu_176;
  input ap_clk;

  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire [1:0]ap_enable_reg_pp1_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp1_iter0_reg_1;
  wire ap_enable_reg_pp1_iter0_reg_2;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [7:0]\axi_data_V_1_i_reg_289_reg[15] ;
  wire [7:0]\axi_data_V_1_i_reg_289_reg[23] ;
  wire [23:0]\axi_data_V_1_i_reg_289_reg[23]_0 ;
  wire [23:0]\axi_data_V_1_i_reg_289_reg[23]_1 ;
  wire [23:0]\axi_data_V_1_i_reg_289_reg[23]_2 ;
  wire [7:0]\axi_data_V_1_i_reg_289_reg[7] ;
  wire \axi_data_V_3_i_reg_360_reg[0] ;
  wire [23:0]\axi_data_V_3_i_reg_360_reg[23] ;
  wire axi_last_V_0_i_reg_247;
  wire \axi_last_V_2_i_reg_323_reg[0] ;
  wire \eol_0_i_reg_311_reg[0] ;
  wire \eol_0_i_reg_311_reg[0]_0 ;
  wire \eol_reg_278_reg[0] ;
  wire ibuf_inst_n_10;
  wire ibuf_inst_n_11;
  wire ibuf_inst_n_12;
  wire ibuf_inst_n_13;
  wire ibuf_inst_n_14;
  wire ibuf_inst_n_15;
  wire ibuf_inst_n_16;
  wire ibuf_inst_n_17;
  wire ibuf_inst_n_18;
  wire ibuf_inst_n_19;
  wire ibuf_inst_n_20;
  wire ibuf_inst_n_21;
  wire ibuf_inst_n_22;
  wire ibuf_inst_n_23;
  wire ibuf_inst_n_24;
  wire ibuf_inst_n_25;
  wire ibuf_inst_n_26;
  wire ibuf_inst_n_27;
  wire ibuf_inst_n_3;
  wire ibuf_inst_n_4;
  wire ibuf_inst_n_5;
  wire ibuf_inst_n_6;
  wire ibuf_inst_n_7;
  wire ibuf_inst_n_8;
  wire ibuf_inst_n_9;
  wire \icmp_ln73_reg_508_reg[0] ;
  wire ireg01_out;
  wire [24:0]\ireg_reg[32] ;
  wire obuf_inst_n_140;
  wire [24:0]\odata_int_reg[32] ;
  wire \odata_int_reg[32]_0 ;
  wire [0:0]\odata_int_reg[32]_1 ;
  wire [0:0]\odata_int_reg[32]_2 ;
  wire p_0_in;
  wire p_1_in3_in;
  wire [23:0]\p_Val2_s_reg_336_reg[23] ;
  wire sof_1_i_fu_176;
  wire sof_1_i_fu_1760;
  wire t_V_4_reg_300;
  wire \tmp_2_reg_531_reg[7] ;
  wire \tmp_2_reg_531_reg[7]_0 ;
  wire video_in_TREADY;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf_42 ibuf_inst
       (.D({ibuf_inst_n_3,ibuf_inst_n_4,ibuf_inst_n_5,ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8,ibuf_inst_n_9,ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27}),
        .E(ireg01_out),
        .Q(p_0_in),
        .SR(obuf_inst_n_140),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[32]_0 (\ireg_reg[32] ),
        .video_in_TREADY(video_in_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf_43 obuf_inst
       (.CO(CO),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7]_0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter0_reg_0(ap_enable_reg_pp1_iter0_reg_0),
        .ap_enable_reg_pp1_iter0_reg_1(ap_enable_reg_pp1_iter0_reg_1),
        .ap_enable_reg_pp1_iter0_reg_2(ap_enable_reg_pp1_iter0_reg_2),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\axi_data_V_1_i_reg_289_reg[15] (\axi_data_V_1_i_reg_289_reg[15] ),
        .\axi_data_V_1_i_reg_289_reg[23] (\axi_data_V_1_i_reg_289_reg[23] ),
        .\axi_data_V_1_i_reg_289_reg[23]_0 (\axi_data_V_1_i_reg_289_reg[23]_0 ),
        .\axi_data_V_1_i_reg_289_reg[23]_1 (\axi_data_V_1_i_reg_289_reg[23]_1 ),
        .\axi_data_V_1_i_reg_289_reg[23]_2 (\axi_data_V_1_i_reg_289_reg[23]_2 ),
        .\axi_data_V_1_i_reg_289_reg[7] (\axi_data_V_1_i_reg_289_reg[7] ),
        .\axi_data_V_3_i_reg_360_reg[0] (\axi_data_V_3_i_reg_360_reg[0] ),
        .\axi_data_V_3_i_reg_360_reg[23] (\axi_data_V_3_i_reg_360_reg[23] ),
        .axi_last_V_0_i_reg_247(axi_last_V_0_i_reg_247),
        .\axi_last_V_2_i_reg_323_reg[0] (\axi_last_V_2_i_reg_323_reg[0] ),
        .\eol_0_i_reg_311_reg[0] (\eol_0_i_reg_311_reg[0] ),
        .\eol_0_i_reg_311_reg[0]_0 (\eol_0_i_reg_311_reg[0]_0 ),
        .\eol_reg_278_reg[0] (\eol_reg_278_reg[0] ),
        .\icmp_ln73_reg_508_reg[0] (\icmp_ln73_reg_508_reg[0] ),
        .\ireg_reg[0] (p_0_in),
        .\ireg_reg[32] (ireg01_out),
        .\odata_int_reg[32]_0 (\odata_int_reg[32] ),
        .\odata_int_reg[32]_1 (\odata_int_reg[32]_0 ),
        .\odata_int_reg[32]_2 (\odata_int_reg[32]_1 ),
        .\odata_int_reg[32]_3 (obuf_inst_n_140),
        .\odata_int_reg[32]_4 (\odata_int_reg[32]_2 ),
        .\odata_int_reg[32]_5 ({ibuf_inst_n_3,ibuf_inst_n_4,ibuf_inst_n_5,ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8,ibuf_inst_n_9,ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27}),
        .p_1_in3_in(p_1_in3_in),
        .\p_Val2_s_reg_336_reg[23] (\p_Val2_s_reg_336_reg[23] ),
        .sof_1_i_fu_176(sof_1_i_fu_176),
        .sof_1_i_fu_1760(sof_1_i_fu_1760),
        .t_V_4_reg_300(t_V_4_reg_300),
        .\tmp_2_reg_531_reg[7] (\tmp_2_reg_531_reg[7] ),
        .\tmp_2_reg_531_reg[7]_0 (\tmp_2_reg_531_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1
   (video_out_TKEEP,
    D,
    ap_rst_n,
    video_out_TREADY,
    ap_clk,
    SS);
  output [0:0]video_out_TKEEP;
  input [0:0]D;
  input ap_rst_n;
  input video_out_TREADY;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ibuf_inst_n_2;
  wire obuf_inst_n_1;
  wire p_0_in;
  wire [0:0]video_out_TKEEP;
  wire video_out_TREADY;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0 ibuf_inst
       (.D(D),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[3]_0 (ibuf_inst_n_2),
        .\ireg_reg[4]_0 (obuf_inst_n_1),
        .p_0_in(p_0_in),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0 obuf_inst
       (.D(D),
        .SS(SS),
        .ap_clk(ap_clk),
        .\odata_int_reg[3]_0 (ibuf_inst_n_2),
        .\odata_int_reg[4]_0 (obuf_inst_n_1),
        .p_0_in(p_0_in),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TREADY(video_out_TREADY));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3
   (video_out_TLAST,
    ap_rst_n,
    video_out_TREADY,
    D,
    \odata_int_reg[0] ,
    ap_clk,
    SS);
  output [0:0]video_out_TLAST;
  input ap_rst_n;
  input video_out_TREADY;
  input [0:0]D;
  input \odata_int_reg[0] ;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ibuf_inst_n_2;
  wire obuf_inst_n_1;
  wire \odata_int_reg[0] ;
  wire p_0_in;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_19 ibuf_inst
       (.D(D),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[0]_0 (ibuf_inst_n_2),
        .\ireg_reg[0]_1 (\odata_int_reg[0] ),
        .\ireg_reg[1]_0 (obuf_inst_n_1),
        .p_0_in(p_0_in),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_20 obuf_inst
       (.D(D),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\odata_int_reg[0]_0 (\odata_int_reg[0] ),
        .\odata_int_reg[0]_1 (ibuf_inst_n_2),
        .\odata_int_reg[1]_0 (obuf_inst_n_1),
        .p_0_in(p_0_in),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_18
   (video_out_TUSER,
    ap_rst_n,
    video_out_TREADY,
    D,
    tmp_user_V_fu_128,
    ap_clk,
    SS);
  output [0:0]video_out_TUSER;
  input ap_rst_n;
  input video_out_TREADY;
  input [0:0]D;
  input tmp_user_V_fu_128;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ibuf_inst_n_2;
  wire obuf_inst_n_1;
  wire p_0_in;
  wire tmp_user_V_fu_128;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1 ibuf_inst
       (.D(D),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[0]_0 (ibuf_inst_n_2),
        .\ireg_reg[1]_0 (obuf_inst_n_1),
        .p_0_in(p_0_in),
        .tmp_user_V_fu_128(tmp_user_V_fu_128),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1 obuf_inst
       (.D(D),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\odata_int_reg[0]_0 (ibuf_inst_n_2),
        .\odata_int_reg[1]_0 (obuf_inst_n_1),
        .p_0_in(p_0_in),
        .tmp_user_V_fu_128(tmp_user_V_fu_128),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_36
   (\sof_1_i_fu_176_reg[0] ,
    ap_enable_reg_pp1_iter1_reg,
    \eol_0_i_reg_311_reg[0] ,
    video_in_TLAST_int,
    \eol_reg_278_reg[0] ,
    \odata_int_reg[0] ,
    sof_1_i_fu_176,
    \axi_last_V_2_i_reg_323_reg[0] ,
    Q,
    \tmp_2_reg_531_reg[7] ,
    \tmp_2_reg_531_reg[7]_0 ,
    \eol_2_i_reg_372_reg[0] ,
    img_0_data_stream_0_full_n,
    img_0_data_stream_2_full_n,
    img_0_data_stream_1_full_n,
    eol_reg_278,
    video_in_TLAST,
    ap_rst_n,
    \axi_last_V_2_i_reg_323_reg[0]_0 ,
    \axi_last_V_2_i_reg_323_reg[0]_1 ,
    \axi_last_V_2_i_reg_323_reg[0]_2 ,
    video_in_TVALID,
    \odata_int_reg[0]_0 ,
    ap_clk,
    SR);
  output \sof_1_i_fu_176_reg[0] ;
  output ap_enable_reg_pp1_iter1_reg;
  output \eol_0_i_reg_311_reg[0] ;
  output video_in_TLAST_int;
  output \eol_reg_278_reg[0] ;
  output \odata_int_reg[0] ;
  input sof_1_i_fu_176;
  input \axi_last_V_2_i_reg_323_reg[0] ;
  input [1:0]Q;
  input \tmp_2_reg_531_reg[7] ;
  input \tmp_2_reg_531_reg[7]_0 ;
  input \eol_2_i_reg_372_reg[0] ;
  input img_0_data_stream_0_full_n;
  input img_0_data_stream_2_full_n;
  input img_0_data_stream_1_full_n;
  input eol_reg_278;
  input [0:0]video_in_TLAST;
  input ap_rst_n;
  input \axi_last_V_2_i_reg_323_reg[0]_0 ;
  input \axi_last_V_2_i_reg_323_reg[0]_1 ;
  input \axi_last_V_2_i_reg_323_reg[0]_2 ;
  input video_in_TVALID;
  input \odata_int_reg[0]_0 ;
  input ap_clk;
  input [0:0]SR;

  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_rst_n;
  wire \axi_last_V_2_i_reg_323_reg[0] ;
  wire \axi_last_V_2_i_reg_323_reg[0]_0 ;
  wire \axi_last_V_2_i_reg_323_reg[0]_1 ;
  wire \axi_last_V_2_i_reg_323_reg[0]_2 ;
  wire [0:0]cdata;
  wire \eol_0_i_reg_311_reg[0] ;
  wire \eol_2_i_reg_372_reg[0] ;
  wire eol_reg_278;
  wire \eol_reg_278_reg[0] ;
  wire img_0_data_stream_0_full_n;
  wire img_0_data_stream_1_full_n;
  wire img_0_data_stream_2_full_n;
  wire obuf_inst_n_7;
  wire \odata_int_reg[0] ;
  wire \odata_int_reg[0]_0 ;
  wire p_0_in;
  wire sof_1_i_fu_176;
  wire \sof_1_i_fu_176_reg[0] ;
  wire \tmp_2_reg_531_reg[7] ;
  wire \tmp_2_reg_531_reg[7]_0 ;
  wire [0:0]video_in_TLAST;
  wire video_in_TLAST_int;
  wire video_in_TVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_40 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cdata(cdata),
        .\ireg_reg[0]_0 (\odata_int_reg[0]_0 ),
        .\ireg_reg[1]_0 (obuf_inst_n_7),
        .p_0_in(p_0_in),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_41 obuf_inst
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .\axi_last_V_2_i_reg_323_reg[0] (\axi_last_V_2_i_reg_323_reg[0] ),
        .\axi_last_V_2_i_reg_323_reg[0]_0 (\axi_last_V_2_i_reg_323_reg[0]_0 ),
        .\axi_last_V_2_i_reg_323_reg[0]_1 (\axi_last_V_2_i_reg_323_reg[0]_1 ),
        .\axi_last_V_2_i_reg_323_reg[0]_2 (\axi_last_V_2_i_reg_323_reg[0]_2 ),
        .cdata(cdata),
        .\eol_0_i_reg_311_reg[0] (\eol_0_i_reg_311_reg[0] ),
        .\eol_2_i_reg_372_reg[0] (\eol_2_i_reg_372_reg[0] ),
        .eol_reg_278(eol_reg_278),
        .\eol_reg_278_reg[0] (\eol_reg_278_reg[0] ),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .img_0_data_stream_1_full_n(img_0_data_stream_1_full_n),
        .img_0_data_stream_2_full_n(img_0_data_stream_2_full_n),
        .\odata_int_reg[0]_0 (video_in_TLAST_int),
        .\odata_int_reg[0]_1 (\odata_int_reg[0] ),
        .\odata_int_reg[0]_2 (\odata_int_reg[0]_0 ),
        .\odata_int_reg[1]_0 (obuf_inst_n_7),
        .p_0_in(p_0_in),
        .sof_1_i_fu_176(sof_1_i_fu_176),
        .\sof_1_i_fu_176_reg[0] (\sof_1_i_fu_176_reg[0] ),
        .\tmp_2_reg_531_reg[7] (\tmp_2_reg_531_reg[7] ),
        .\tmp_2_reg_531_reg[7]_0 (\tmp_2_reg_531_reg[7]_0 ),
        .video_in_TVALID(video_in_TVALID));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_37
   (D,
    \ap_CS_fsm_reg[1] ,
    Q,
    \ap_CS_fsm_reg[2] ,
    video_in_TUSER,
    ap_rst_n,
    video_in_TVALID,
    \odata_int_reg[0] ,
    ap_clk,
    SR);
  output [1:0]D;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]Q;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [0:0]video_in_TUSER;
  input ap_rst_n;
  input video_in_TVALID;
  input \odata_int_reg[0] ;
  input ap_clk;
  input [0:0]SR;

  wire [1:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]cdata;
  wire obuf_inst_n_3;
  wire \odata_int_reg[0] ;
  wire p_0_in;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_38 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cdata(cdata),
        .\ireg_reg[0]_0 (\odata_int_reg[0] ),
        .\ireg_reg[1]_0 (obuf_inst_n_3),
        .p_0_in(p_0_in),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_39 obuf_inst
       (.D(D),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .cdata(cdata),
        .\odata_int_reg[0]_0 (\odata_int_reg[0] ),
        .\odata_int_reg[1]_0 (obuf_inst_n_3),
        .p_0_in(p_0_in),
        .video_in_TVALID(video_in_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColoBew
   (start_for_CvtColor_U0_full_n,
    start_for_CvtColor_U0_empty_n,
    internal_empty_n_reg_0,
    ap_clk,
    internal_empty_n_reg_1,
    ap_rst_n,
    internal_full_n_reg_0,
    start_for_Threshold_U0_empty_n,
    start_once_reg,
    start_for_Mat2AXIvideo_U0_full_n,
    start_once_reg_0,
    Q,
    CO,
    \mOutPtr_reg[0]_0 ,
    SS);
  output start_for_CvtColor_U0_full_n;
  output start_for_CvtColor_U0_empty_n;
  output internal_empty_n_reg_0;
  input ap_clk;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input start_for_Threshold_U0_empty_n;
  input start_once_reg;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_once_reg_0;
  input [0:0]Q;
  input [0:0]CO;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__13_n_1;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__13_n_1;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_1 ;
  wire \mOutPtr[1]_i_1_n_1 ;
  wire \mOutPtr[1]_i_2__3_n_1 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_1_[0] ;
  wire \mOutPtr_reg_n_1_[1] ;
  wire start_for_CvtColor_U0_empty_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Threshold_U0_empty_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT3 #(
    .INIT(8'hA8)) 
    ap_idle_INST_0_i_5
       (.I0(start_for_CvtColor_U0_empty_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_once_reg_0),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__13
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(\mOutPtr_reg_n_1_[1] ),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr[1]_i_2__3_n_1 ),
        .I4(start_for_CvtColor_U0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__13_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_1),
        .Q(start_for_CvtColor_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(start_for_CvtColor_U0_full_n),
        .I2(\mOutPtr_reg_n_1_[0] ),
        .I3(\mOutPtr_reg_n_1_[1] ),
        .I4(\mOutPtr[1]_i_2__3_n_1 ),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__13_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_1),
        .Q(start_for_CvtColor_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_CvtColor_U0_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_1_[0] ),
        .O(\mOutPtr[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(\mOutPtr[1]_i_2__3_n_1 ),
        .I2(Q),
        .I3(CO),
        .I4(start_for_CvtColor_U0_empty_n),
        .I5(\mOutPtr_reg_n_1_[1] ),
        .O(\mOutPtr[1]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[1]_i_2__3 
       (.I0(start_for_CvtColor_U0_full_n),
        .I1(start_for_Threshold_U0_empty_n),
        .I2(start_once_reg),
        .O(\mOutPtr[1]_i_2__3_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_1 ),
        .Q(\mOutPtr_reg_n_1_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_1 ),
        .Q(\mOutPtr_reg_n_1_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColozec
   (start_for_CvtColor_1_U0_full_n,
    start_for_CvtColor_1_U0_empty_n,
    ap_idle,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    ap_clk,
    ap_idle_0,
    ap_idle_1,
    ap_idle_2,
    ap_idle_3,
    internal_empty_n_reg_1,
    ap_rst_n,
    internal_full_n_reg_1,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    ap_start,
    start_once_reg,
    start_for_GaussianBlur_U0_full_n,
    start_once_reg_0,
    Q,
    CO,
    SS);
  output start_for_CvtColor_1_U0_full_n;
  output start_for_CvtColor_1_U0_empty_n;
  output ap_idle;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_idle_0;
  input ap_idle_1;
  input ap_idle_2;
  input ap_idle_3;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input ap_start;
  input start_once_reg;
  input start_for_GaussianBlur_U0_full_n;
  input start_once_reg_0;
  input [0:0]Q;
  input [0:0]CO;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_idle;
  wire ap_idle_0;
  wire ap_idle_1;
  wire ap_idle_2;
  wire ap_idle_3;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire internal_empty_n_i_1__7_n_1;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__7_n_1;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_1 ;
  wire \mOutPtr[1]_i_1_n_1 ;
  wire \mOutPtr[1]_i_2__0_n_1 ;
  wire start_for_CvtColor_1_U0_empty_n;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ap_idle_INST_0
       (.I0(internal_empty_n_reg_0),
        .I1(internal_full_n_reg_0),
        .I2(ap_idle_0),
        .I3(ap_idle_1),
        .I4(ap_idle_2),
        .I5(ap_idle_3),
        .O(ap_idle));
  LUT3 #(
    .INIT(8'hA8)) 
    ap_idle_INST_0_i_1
       (.I0(start_for_CvtColor_1_U0_empty_n),
        .I1(start_for_GaussianBlur_U0_full_n),
        .I2(start_once_reg_0),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_idle_INST_0_i_2
       (.I0(start_for_CvtColor_1_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__7
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr[1]_i_2__0_n_1 ),
        .I4(start_for_CvtColor_1_U0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_1),
        .Q(start_for_CvtColor_1_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(start_for_CvtColor_1_U0_full_n),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\mOutPtr[1]_i_2__0_n_1 ),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__7_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_1),
        .Q(start_for_CvtColor_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_CvtColor_1_U0_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(internal_full_n_reg_0),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr[1]_i_2__0_n_1 ),
        .I2(Q),
        .I3(CO),
        .I4(start_for_CvtColor_1_U0_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_CvtColor_1_U0_full_n),
        .I3(start_once_reg),
        .O(\mOutPtr[1]_i_2__0_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_1 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_1 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_GaussiaAem
   (start_for_GaussianBlur_U0_full_n,
    start_for_GaussianBlur_U0_empty_n,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    start_for_CvtColor_1_U0_empty_n,
    start_once_reg,
    SS);
  output start_for_GaussianBlur_U0_full_n;
  output start_for_GaussianBlur_U0_empty_n;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input start_for_CvtColor_1_U0_empty_n;
  input start_once_reg;
  input [0:0]SS;

  wire [1:0]A;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__10_n_1;
  wire internal_full_n_i_1__10_n_1;
  wire internal_full_n_i_2__0_n_1;
  wire \mOutPtr[0]_i_1_n_1 ;
  wire \mOutPtr[1]_i_1_n_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire start_for_CvtColor_1_U0_empty_n;
  wire start_for_GaussianBlur_U0_empty_n;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__10
       (.I0(A[0]),
        .I1(A[1]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(internal_full_n_i_2__0_n_1),
        .I4(start_for_GaussianBlur_U0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_1),
        .Q(start_for_GaussianBlur_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(start_for_GaussianBlur_U0_full_n),
        .I2(A[0]),
        .I3(A[1]),
        .I4(internal_full_n_i_2__0_n_1),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__10_n_1));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__0
       (.I0(start_for_GaussianBlur_U0_full_n),
        .I1(start_for_CvtColor_1_U0_empty_n),
        .I2(start_once_reg),
        .O(internal_full_n_i_2__0_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_1),
        .Q(start_for_GaussianBlur_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(start_for_GaussianBlur_U0_full_n),
        .I2(start_for_CvtColor_1_U0_empty_n),
        .I3(start_once_reg),
        .I4(A[0]),
        .O(\mOutPtr[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(A[0]),
        .I1(start_once_reg),
        .I2(start_for_CvtColor_1_U0_empty_n),
        .I3(start_for_GaussianBlur_U0_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(A[1]),
        .O(\mOutPtr[1]_i_1_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_1 ),
        .Q(A[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_1 ),
        .Q(A[1]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXICeG
   (start_for_Mat2AXIvideo_U0_full_n,
    start_for_Mat2AXIvideo_U0_empty_n,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    start_for_CvtColor_U0_empty_n,
    start_once_reg,
    ap_done,
    Q,
    start_for_GaussianBlur_U0_empty_n,
    ap_idle_INST_0_i_6,
    SS);
  output start_for_Mat2AXIvideo_U0_full_n;
  output start_for_Mat2AXIvideo_U0_empty_n;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input start_for_CvtColor_U0_empty_n;
  input start_once_reg;
  input ap_done;
  input [0:0]Q;
  input start_for_GaussianBlur_U0_empty_n;
  input [0:0]ap_idle_INST_0_i_6;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done;
  wire [0:0]ap_idle_INST_0_i_6;
  wire ap_rst_n;
  wire internal_empty_n_i_1__17_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__17_n_1;
  wire internal_full_n_i_2__4_n_1;
  wire \mOutPtr[0]_i_1_n_1 ;
  wire \mOutPtr[1]_i_1_n_1 ;
  wire \mOutPtr[1]_i_2__7_n_1 ;
  wire \mOutPtr_reg_n_1_[0] ;
  wire \mOutPtr_reg_n_1_[1] ;
  wire start_for_CvtColor_U0_empty_n;
  wire start_for_GaussianBlur_U0_empty_n;
  wire start_for_Mat2AXIvideo_U0_empty_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;

  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    ap_idle_INST_0_i_7
       (.I0(start_for_Mat2AXIvideo_U0_empty_n),
        .I1(Q),
        .I2(start_for_GaussianBlur_U0_empty_n),
        .I3(ap_idle_INST_0_i_6),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__17
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(\mOutPtr_reg_n_1_[1] ),
        .I2(\mOutPtr[1]_i_2__7_n_1 ),
        .I3(internal_full_n_i_2__4_n_1),
        .I4(start_for_Mat2AXIvideo_U0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__17_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_1),
        .Q(start_for_Mat2AXIvideo_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__17
       (.I0(ap_rst_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(\mOutPtr_reg_n_1_[0] ),
        .I3(\mOutPtr_reg_n_1_[1] ),
        .I4(internal_full_n_i_2__4_n_1),
        .I5(\mOutPtr[1]_i_2__7_n_1 ),
        .O(internal_full_n_i_1__17_n_1));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__4
       (.I0(start_for_Mat2AXIvideo_U0_full_n),
        .I1(start_for_CvtColor_U0_empty_n),
        .I2(start_once_reg),
        .O(internal_full_n_i_2__4_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_1),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[1]_i_2__7_n_1 ),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_for_CvtColor_U0_empty_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg_n_1_[0] ),
        .O(\mOutPtr[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(start_once_reg),
        .I2(start_for_CvtColor_U0_empty_n),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .I4(\mOutPtr[1]_i_2__7_n_1 ),
        .I5(\mOutPtr_reg_n_1_[1] ),
        .O(\mOutPtr[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_2__7 
       (.I0(start_for_Mat2AXIvideo_U0_empty_n),
        .I1(ap_done),
        .O(\mOutPtr[1]_i_2__7_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_1 ),
        .Q(\mOutPtr_reg_n_1_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_1 ),
        .Q(\mOutPtr_reg_n_1_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Threshoyd2
   (start_for_Threshold_U0_empty_n,
    E,
    ce,
    internal_empty_n3_out,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    internal_empty_n_reg_0,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    ce_0,
    img_3_cols_V_c_full_n,
    img_0_rows_V_c_full_n,
    img_3_rows_V_c_full_n,
    img_0_cols_V_c_full_n,
    ap_rst_n,
    start_once_reg,
    internal_full_n_reg_2,
    \mOutPtr_reg[1]_1 ,
    CO,
    Q,
    ap_start,
    ap_sync_reg_Block_proc_U0_ap_ready_reg,
    start_for_CvtColor_U0_full_n,
    start_once_reg_1,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    ap_sync_reg_Block_proc_U0_ap_ready_reg_0,
    SS);
  output start_for_Threshold_U0_empty_n;
  output [0:0]E;
  output ce;
  output internal_empty_n3_out;
  output [0:0]internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output internal_empty_n_reg_0;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input ce_0;
  input img_3_cols_V_c_full_n;
  input img_0_rows_V_c_full_n;
  input img_3_rows_V_c_full_n;
  input img_0_cols_V_c_full_n;
  input ap_rst_n;
  input start_once_reg;
  input internal_full_n_reg_2;
  input \mOutPtr_reg[1]_1 ;
  input [0:0]CO;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_Block_proc_U0_ap_ready_reg;
  input start_for_CvtColor_U0_full_n;
  input start_once_reg_1;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input ap_sync_reg_Block_proc_U0_ap_ready_reg_0;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_proc_U0_ap_ready_reg;
  wire ap_sync_reg_Block_proc_U0_ap_ready_reg_0;
  wire ce;
  wire ce_0;
  wire img_0_cols_V_c_full_n;
  wire img_0_rows_V_c_full_n;
  wire img_3_cols_V_c_full_n;
  wire img_3_rows_V_c_full_n;
  wire internal_empty_n3_out;
  wire internal_empty_n3_out_0;
  wire internal_empty_n_i_1__3_n_1;
  wire internal_empty_n_i_2__1_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__3_n_1;
  wire internal_full_n_i_2__7_n_1;
  wire [0:0]internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire \mOutPtr[0]_i_1__4_n_1 ;
  wire \mOutPtr[1]_i_1__5_n_1 ;
  wire \mOutPtr[2]_i_1__1_n_1 ;
  wire \mOutPtr[3]_i_1__1_n_1 ;
  wire \mOutPtr[3]_i_2__0_n_1 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Threshold_U0_empty_n;
  wire start_for_Threshold_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_1;

  LUT3 #(
    .INIT(8'hA8)) 
    ap_idle_INST_0_i_3
       (.I0(start_for_Threshold_U0_empty_n),
        .I1(start_for_CvtColor_U0_full_n),
        .I2(start_once_reg_1),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_idle_INST_0_i_4
       (.I0(start_for_Threshold_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_proc_U0_ap_ready_reg),
        .O(internal_full_n_reg_1));
  LUT5 #(
    .INIT(32'h80000000)) 
    ap_ready_INST_0_i_1
       (.I0(internal_full_n_reg_1),
        .I1(img_3_cols_V_c_full_n),
        .I2(img_0_rows_V_c_full_n),
        .I3(img_3_rows_V_c_full_n),
        .I4(img_0_cols_V_c_full_n),
        .O(ce));
  LUT6 #(
    .INIT(64'h222A222A222A0000)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_proc_U0_ap_ready_reg),
        .I3(ce),
        .I4(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I5(ap_sync_reg_Block_proc_U0_ap_ready_reg_0),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h222022202220AAA0)) 
    ap_sync_reg_Block_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_proc_U0_ap_ready_reg),
        .I3(ce),
        .I4(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I5(ap_sync_reg_Block_proc_U0_ap_ready_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFDFDFD0000000000)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n_i_2__1_n_1),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[3]),
        .I3(internal_empty_n3_out_0),
        .I4(start_for_Threshold_U0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2
       (.I0(ce),
        .I1(ce_0),
        .O(internal_empty_n3_out));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_empty_n_i_2__1
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__1_n_1));
  LUT5 #(
    .INIT(32'h04444444)) 
    internal_empty_n_i_3__0
       (.I0(start_once_reg),
        .I1(internal_full_n_reg_1),
        .I2(CO),
        .I3(Q),
        .I4(start_for_Threshold_U0_empty_n),
        .O(internal_empty_n3_out_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_1),
        .Q(start_for_Threshold_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(start_for_Threshold_U0_full_n),
        .I2(internal_full_n_i_2__7_n_1),
        .I3(start_once_reg),
        .I4(internal_full_n_reg_1),
        .I5(internal_full_n_reg_2),
        .O(internal_full_n_i_1__3_n_1));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    internal_full_n_i_2__7
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n_i_2__7_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_1),
        .Q(start_for_Threshold_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__2 
       (.I0(ce),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[2]),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[3]_i_1 
       (.I0(ce),
        .I1(ce_0),
        .O(internal_full_n_reg_0));
  LUT5 #(
    .INIT(32'hB4444444)) 
    \mOutPtr[3]_i_1__1 
       (.I0(start_once_reg),
        .I1(internal_full_n_reg_1),
        .I2(CO),
        .I3(Q),
        .I4(start_for_Threshold_U0_empty_n),
        .O(\mOutPtr[3]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(\mOutPtr_reg[1]_1 ),
        .O(\mOutPtr[3]_i_2__0_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_1 ),
        .D(\mOutPtr[0]_i_1__4_n_1 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_1 ),
        .D(\mOutPtr[1]_i_1__5_n_1 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_1 ),
        .D(\mOutPtr[2]_i_1__1_n_1 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_1 ),
        .D(\mOutPtr[3]_i_2__0_n_1 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf
   (ap_rst_n_0,
    ap_rst_n_1,
    E,
    \ap_CS_fsm_reg[2] ,
    \tmp_user_V_fu_128_reg[0] ,
    SR,
    \ap_CS_fsm_reg[2]_0 ,
    ap_rst_n_2,
    \axi_last_V_reg_283_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n_3,
    count,
    D,
    \ireg_reg[32]_0 ,
    ap_rst_n_4,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    icmp_ln126_fu_218_p2,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    \ireg_reg[32]_1 ,
    ap_NS_fsm1,
    ap_enable_reg_pp0_iter2_reg,
    ce,
    tmp_user_V_fu_128,
    start_for_Mat2AXIvideo_U0_empty_n,
    Q,
    \count_reg[0] ,
    \count_reg[0]_0 ,
    video_out_TREADY,
    \axi_last_V_reg_283_reg[0]_0 ,
    \axi_last_V_reg_283_reg[0]_1 ,
    \axi_last_V_reg_283_reg[0]_2 ,
    icmp_ln126_reg_274_pp0_iter1_reg,
    img_4_data_stream_2_empty_n,
    img_4_data_stream_1_empty_n,
    img_4_data_stream_0_empty_n,
    \icmp_ln126_reg_274_reg[0] ,
    \ireg_reg[7]_0 ,
    \icmp_ln126_reg_274_reg[0]_0 ,
    \ireg_reg[7]_1 ,
    ap_clk,
    \ireg_reg[23]_0 );
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [0:0]E;
  output \ap_CS_fsm_reg[2] ;
  output \tmp_user_V_fu_128_reg[0] ;
  output [0:0]SR;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output ap_rst_n_2;
  output \axi_last_V_reg_283_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter0_reg;
  output ap_rst_n_3;
  output [0:0]count;
  output [1:0]D;
  output [3:0]\ireg_reg[32]_0 ;
  output ap_rst_n_4;
  output \ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[2]_2 ;
  input icmp_ln126_fu_218_p2;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input \ireg_reg[32]_1 ;
  input ap_NS_fsm1;
  input ap_enable_reg_pp0_iter2_reg;
  input ce;
  input tmp_user_V_fu_128;
  input start_for_Mat2AXIvideo_U0_empty_n;
  input [1:0]Q;
  input \count_reg[0] ;
  input \count_reg[0]_0 ;
  input video_out_TREADY;
  input \axi_last_V_reg_283_reg[0]_0 ;
  input [2:0]\axi_last_V_reg_283_reg[0]_1 ;
  input \axi_last_V_reg_283_reg[0]_2 ;
  input icmp_ln126_reg_274_pp0_iter1_reg;
  input img_4_data_stream_2_empty_n;
  input img_4_data_stream_1_empty_n;
  input img_4_data_stream_0_empty_n;
  input \icmp_ln126_reg_274_reg[0] ;
  input [0:0]\ireg_reg[7]_0 ;
  input \icmp_ln126_reg_274_reg[0]_0 ;
  input [0:0]\ireg_reg[7]_1 ;
  input ap_clk;
  input [2:0]\ireg_reg[23]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[3]_i_2__3_n_1 ;
  wire \ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_3;
  wire ap_rst_n_4;
  wire axi_last_V_reg_2830;
  wire \axi_last_V_reg_283_reg[0] ;
  wire \axi_last_V_reg_283_reg[0]_0 ;
  wire [2:0]\axi_last_V_reg_283_reg[0]_1 ;
  wire \axi_last_V_reg_283_reg[0]_2 ;
  wire ce;
  wire [0:0]count;
  wire \count_reg[0] ;
  wire \count_reg[0]_0 ;
  wire icmp_ln126_fu_218_p2;
  wire icmp_ln126_reg_274_pp0_iter1_reg;
  wire \icmp_ln126_reg_274_reg[0] ;
  wire \icmp_ln126_reg_274_reg[0]_0 ;
  wire img_4_data_stream_0_empty_n;
  wire img_4_data_stream_1_empty_n;
  wire img_4_data_stream_2_empty_n;
  wire ireg01_out;
  wire \ireg[32]_i_6_n_1 ;
  wire [2:0]\ireg_reg[23]_0 ;
  wire [3:0]\ireg_reg[32]_0 ;
  wire \ireg_reg[32]_1 ;
  wire [0:0]\ireg_reg[7]_0 ;
  wire [0:0]\ireg_reg[7]_1 ;
  wire \ireg_reg_n_1_[31] ;
  wire start_for_Mat2AXIvideo_U0_empty_n;
  wire tmp_user_V_fu_128;
  wire \tmp_user_V_fu_128_reg[0] ;
  wire video_out_TREADY;

  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm[3]_i_2__3_n_1 ),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[3]_i_2__3_n_1 ),
        .O(\ap_CS_fsm_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h0E0F0E000E000E00)) 
    \ap_CS_fsm[3]_i_2__3 
       (.I0(icmp_ln126_reg_274_pp0_iter1_reg),
        .I1(ap_rst_n_3),
        .I2(\ireg_reg[32]_1 ),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(icmp_ln126_fu_218_p2),
        .O(\ap_CS_fsm[3]_i_2__3_n_1 ));
  LUT6 #(
    .INIT(64'h70707000F0F0F000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(icmp_ln126_fu_218_p2),
        .I1(ap_block_pp0_stage0_subdone3_in),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm1),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q[1]),
        .O(ap_rst_n_4));
  LUT5 #(
    .INIT(32'h40CC4000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(icmp_ln126_fu_218_p2),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_subdone3_in),
        .I4(\ireg_reg[32]_1 ),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hC044C000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_NS_fsm1),
        .I1(ap_rst_n),
        .I2(\ireg_reg[32]_1 ),
        .I3(ap_block_pp0_stage0_subdone3_in),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h00000C00AAAAAAAA)) 
    \axi_last_V_reg_283[0]_i_1 
       (.I0(\axi_last_V_reg_283_reg[0]_0 ),
        .I1(\axi_last_V_reg_283_reg[0]_1 [2]),
        .I2(\axi_last_V_reg_283_reg[0]_1 [1]),
        .I3(\axi_last_V_reg_283_reg[0]_2 ),
        .I4(\axi_last_V_reg_283_reg[0]_1 [0]),
        .I5(axi_last_V_reg_2830),
        .O(\axi_last_V_reg_283_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hAAC0EAC0)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_rst_n),
        .I2(\count_reg[0] ),
        .I3(\count_reg[0]_0 ),
        .I4(video_out_TREADY),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \count[1]_i_1 
       (.I0(video_out_TREADY),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\count_reg[0]_0 ),
        .I3(\count_reg[0] ),
        .O(count));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \icmp_ln126_reg_274[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_subdone3_in),
        .I2(icmp_ln126_fu_218_p2),
        .I3(\icmp_ln126_reg_274_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \icmp_ln126_reg_274_pp0_iter1_reg[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_subdone3_in),
        .I2(\icmp_ln126_reg_274_reg[0]_0 ),
        .I3(icmp_ln126_reg_274_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ireg[32]_i_2__0 
       (.I0(\ireg_reg[32]_0 [3]),
        .I1(\ireg_reg[7]_0 ),
        .I2(video_out_TREADY),
        .O(ireg01_out));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ireg[32]_i_3__0 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_subdone3_in),
        .I2(\icmp_ln126_reg_274_reg[0]_0 ),
        .I3(\ireg_reg[32]_1 ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h000000008000FFFF)) 
    \ireg[32]_i_4__0 
       (.I0(ap_rst_n_3),
        .I1(img_4_data_stream_2_empty_n),
        .I2(img_4_data_stream_1_empty_n),
        .I3(img_4_data_stream_0_empty_n),
        .I4(\icmp_ln126_reg_274_reg[0] ),
        .I5(\ireg[32]_i_6_n_1 ),
        .O(ap_block_pp0_stage0_subdone3_in));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \ireg[32]_i_6 
       (.I0(icmp_ln126_reg_274_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(\ireg_reg[32]_0 [3]),
        .I3(ap_rst_n),
        .O(\ireg[32]_i_6_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[23]_0 [1]),
        .Q(\ireg_reg[32]_0 [1]),
        .R(\ireg_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[23]_0 [2]),
        .Q(\ireg_reg[32]_0 [2]),
        .R(\ireg_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[31] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(1'b1),
        .Q(\ireg_reg_n_1_[31] ),
        .R(\ireg_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[32] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ap_CS_fsm_reg[2] ),
        .Q(\ireg_reg[32]_0 [3]),
        .R(\ireg_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[23]_0 [0]),
        .Q(\ireg_reg[32]_0 [0]),
        .R(\ireg_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ce),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \odata_int[23]_i_2 
       (.I0(ap_rst_n),
        .I1(\ireg_reg[32]_0 [3]),
        .O(ap_rst_n_3));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \odata_int[31]_i_3 
       (.I0(\ireg_reg_n_1_[31] ),
        .I1(\ireg_reg[32]_0 [3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata_int[32]_i_1 
       (.I0(\ireg_reg[32]_0 [3]),
        .I1(\ap_CS_fsm_reg[2] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \t_V_2_reg_190[9]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(axi_last_V_reg_2830),
        .I2(ap_enable_reg_pp0_iter0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t_V_2_reg_190[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(axi_last_V_reg_2830),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_2_reg_190[9]_i_4 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_subdone3_in),
        .I2(icmp_ln126_fu_218_p2),
        .O(axi_last_V_reg_2830));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \tmp_user_V_fu_128[0]_i_1 
       (.I0(tmp_user_V_fu_128),
        .I1(start_for_Mat2AXIvideo_U0_empty_n),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[2] ),
        .O(\tmp_user_V_fu_128_reg[0] ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf_42
   (video_in_TREADY,
    Q,
    D,
    \ireg_reg[32]_0 ,
    ap_rst_n,
    SR,
    E,
    ap_clk);
  output video_in_TREADY;
  output [0:0]Q;
  output [24:0]D;
  input [24:0]\ireg_reg[32]_0 ;
  input ap_rst_n;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [24:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [24:0]\ireg_reg[32]_0 ;
  wire \ireg_reg_n_1_[0] ;
  wire \ireg_reg_n_1_[10] ;
  wire \ireg_reg_n_1_[11] ;
  wire \ireg_reg_n_1_[12] ;
  wire \ireg_reg_n_1_[13] ;
  wire \ireg_reg_n_1_[14] ;
  wire \ireg_reg_n_1_[15] ;
  wire \ireg_reg_n_1_[16] ;
  wire \ireg_reg_n_1_[17] ;
  wire \ireg_reg_n_1_[18] ;
  wire \ireg_reg_n_1_[19] ;
  wire \ireg_reg_n_1_[1] ;
  wire \ireg_reg_n_1_[20] ;
  wire \ireg_reg_n_1_[21] ;
  wire \ireg_reg_n_1_[22] ;
  wire \ireg_reg_n_1_[23] ;
  wire \ireg_reg_n_1_[2] ;
  wire \ireg_reg_n_1_[3] ;
  wire \ireg_reg_n_1_[4] ;
  wire \ireg_reg_n_1_[5] ;
  wire \ireg_reg_n_1_[6] ;
  wire \ireg_reg_n_1_[7] ;
  wire \ireg_reg_n_1_[8] ;
  wire \ireg_reg_n_1_[9] ;
  wire video_in_TREADY;

  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [0]),
        .Q(\ireg_reg_n_1_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [10]),
        .Q(\ireg_reg_n_1_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [11]),
        .Q(\ireg_reg_n_1_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [12]),
        .Q(\ireg_reg_n_1_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [13]),
        .Q(\ireg_reg_n_1_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [14]),
        .Q(\ireg_reg_n_1_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [15]),
        .Q(\ireg_reg_n_1_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [16]),
        .Q(\ireg_reg_n_1_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [17]),
        .Q(\ireg_reg_n_1_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [18]),
        .Q(\ireg_reg_n_1_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [19]),
        .Q(\ireg_reg_n_1_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [1]),
        .Q(\ireg_reg_n_1_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [20]),
        .Q(\ireg_reg_n_1_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [21]),
        .Q(\ireg_reg_n_1_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [22]),
        .Q(\ireg_reg_n_1_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [23]),
        .Q(\ireg_reg_n_1_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [2]),
        .Q(\ireg_reg_n_1_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [24]),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [3]),
        .Q(\ireg_reg_n_1_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [4]),
        .Q(\ireg_reg_n_1_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [5]),
        .Q(\ireg_reg_n_1_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [6]),
        .Q(\ireg_reg_n_1_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [7]),
        .Q(\ireg_reg_n_1_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [8]),
        .Q(\ireg_reg_n_1_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [9]),
        .Q(\ireg_reg_n_1_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[0]_i_1 
       (.I0(\ireg_reg[32]_0 [0]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[10]_i_1 
       (.I0(\ireg_reg[32]_0 [10]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[11]_i_1 
       (.I0(\ireg_reg[32]_0 [11]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[12]_i_1 
       (.I0(\ireg_reg[32]_0 [12]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[13]_i_1 
       (.I0(\ireg_reg[32]_0 [13]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[14]_i_1 
       (.I0(\ireg_reg[32]_0 [14]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[15]_i_1__0 
       (.I0(\ireg_reg[32]_0 [15]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[16]_i_1 
       (.I0(\ireg_reg[32]_0 [16]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[16] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[17]_i_1 
       (.I0(\ireg_reg[32]_0 [17]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[17] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[18]_i_1 
       (.I0(\ireg_reg[32]_0 [18]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[18] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[19]_i_1 
       (.I0(\ireg_reg[32]_0 [19]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[19] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[1]_i_1 
       (.I0(\ireg_reg[32]_0 [1]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[20]_i_1 
       (.I0(\ireg_reg[32]_0 [20]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[20] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[21]_i_1 
       (.I0(\ireg_reg[32]_0 [21]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[21] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[22]_i_1 
       (.I0(\ireg_reg[32]_0 [22]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[22] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[23]_i_1__0 
       (.I0(\ireg_reg[32]_0 [23]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[23] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[2]_i_1 
       (.I0(\ireg_reg[32]_0 [2]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata_int[32]_i_2 
       (.I0(Q),
        .I1(\ireg_reg[32]_0 [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[3]_i_1 
       (.I0(\ireg_reg[32]_0 [3]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[4]_i_1 
       (.I0(\ireg_reg[32]_0 [4]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[5]_i_1 
       (.I0(\ireg_reg[32]_0 [5]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[6]_i_1 
       (.I0(\ireg_reg[32]_0 [6]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[7]_i_1__0 
       (.I0(\ireg_reg[32]_0 [7]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[8]_i_1 
       (.I0(\ireg_reg[32]_0 [8]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata_int[9]_i_1 
       (.I0(\ireg_reg[32]_0 [9]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[9] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h20)) 
    video_in_TREADY_INST_0
       (.I0(\ireg_reg[32]_0 [24]),
        .I1(Q),
        .I2(ap_rst_n),
        .O(video_in_TREADY));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0
   (p_0_in,
    \ireg_reg[3]_0 ,
    D,
    ap_rst_n,
    video_out_TREADY,
    \ireg_reg[4]_0 ,
    ap_clk);
  output p_0_in;
  output \ireg_reg[3]_0 ;
  input [0:0]D;
  input ap_rst_n;
  input video_out_TREADY;
  input \ireg_reg[4]_0 ;
  input ap_clk;

  wire [0:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire \ireg[3]_i_1_n_1 ;
  wire \ireg[4]_i_1_n_1 ;
  wire \ireg_reg[3]_0 ;
  wire \ireg_reg[4]_0 ;
  wire p_0_in;
  wire video_out_TREADY;

  LUT5 #(
    .INIT(32'h088C0808)) 
    \ireg[3]_i_1 
       (.I0(\ireg_reg[3]_0 ),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(video_out_TREADY),
        .I4(\ireg_reg[4]_0 ),
        .O(\ireg[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ireg[4]_i_1 
       (.I0(D),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(video_out_TREADY),
        .I4(\ireg_reg[4]_0 ),
        .O(\ireg[4]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[3]_i_1_n_1 ),
        .Q(\ireg_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[4]_i_1_n_1 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1
   (p_0_in,
    \ireg_reg[0]_0 ,
    D,
    ap_rst_n,
    video_out_TREADY,
    \ireg_reg[1]_0 ,
    tmp_user_V_fu_128,
    ap_clk);
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input [0:0]D;
  input ap_rst_n;
  input video_out_TREADY;
  input \ireg_reg[1]_0 ;
  input tmp_user_V_fu_128;
  input ap_clk;

  wire [0:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire \ireg[0]_i_1__0_n_1 ;
  wire \ireg[1]_i_1__0_n_1 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire p_0_in;
  wire tmp_user_V_fu_128;
  wire video_out_TREADY;

  LUT6 #(
    .INIT(64'h00A0A0C000A000A0)) 
    \ireg[0]_i_1__0 
       (.I0(\ireg_reg[0]_0 ),
        .I1(tmp_user_V_fu_128),
        .I2(ap_rst_n),
        .I3(p_0_in),
        .I4(video_out_TREADY),
        .I5(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ireg[1]_i_1__0 
       (.I0(D),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(video_out_TREADY),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1__0_n_1 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1__0_n_1 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_19
   (p_0_in,
    \ireg_reg[0]_0 ,
    D,
    ap_rst_n,
    video_out_TREADY,
    \ireg_reg[1]_0 ,
    \ireg_reg[0]_1 ,
    ap_clk);
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input [0:0]D;
  input ap_rst_n;
  input video_out_TREADY;
  input \ireg_reg[1]_0 ;
  input \ireg_reg[0]_1 ;
  input ap_clk;

  wire [0:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire \ireg[0]_i_1__0_n_1 ;
  wire \ireg[1]_i_1__0_n_1 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[0]_1 ;
  wire \ireg_reg[1]_0 ;
  wire p_0_in;
  wire video_out_TREADY;

  LUT6 #(
    .INIT(64'h00A0A0C000A000A0)) 
    \ireg[0]_i_1__0 
       (.I0(\ireg_reg[0]_0 ),
        .I1(\ireg_reg[0]_1 ),
        .I2(ap_rst_n),
        .I3(p_0_in),
        .I4(video_out_TREADY),
        .I5(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ireg[1]_i_1__0 
       (.I0(D),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(video_out_TREADY),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1__0_n_1 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1__0_n_1 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_38
   (cdata,
    p_0_in,
    video_in_TUSER,
    ap_rst_n,
    video_in_TVALID,
    \ireg_reg[0]_0 ,
    \ireg_reg[1]_0 ,
    ap_clk);
  output [0:0]cdata;
  output p_0_in;
  input [0:0]video_in_TUSER;
  input ap_rst_n;
  input video_in_TVALID;
  input \ireg_reg[0]_0 ;
  input \ireg_reg[1]_0 ;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]cdata;
  wire \ireg[0]_i_1_n_1 ;
  wire \ireg[1]_i_1_n_1 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire \ireg_reg_n_1_[0] ;
  wire p_0_in;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;

  LUT6 #(
    .INIT(64'h00A0A0C000A000A0)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg_n_1_[0] ),
        .I1(video_in_TUSER),
        .I2(ap_rst_n),
        .I3(p_0_in),
        .I4(\ireg_reg[0]_0 ),
        .I5(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ireg[1]_i_1 
       (.I0(video_in_TVALID),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(\ireg_reg[0]_0 ),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_1 ),
        .Q(\ireg_reg_n_1_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_1 ),
        .Q(p_0_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \odata_int[0]_i_2__1 
       (.I0(video_in_TUSER),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(\ireg_reg_n_1_[0] ),
        .O(cdata));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_40
   (cdata,
    p_0_in,
    video_in_TLAST,
    ap_rst_n,
    video_in_TVALID,
    \ireg_reg[0]_0 ,
    \ireg_reg[1]_0 ,
    ap_clk);
  output [0:0]cdata;
  output p_0_in;
  input [0:0]video_in_TLAST;
  input ap_rst_n;
  input video_in_TVALID;
  input \ireg_reg[0]_0 ;
  input \ireg_reg[1]_0 ;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]cdata;
  wire \ireg[0]_i_1_n_1 ;
  wire \ireg[1]_i_1_n_1 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire \ireg_reg_n_1_[0] ;
  wire p_0_in;
  wire [0:0]video_in_TLAST;
  wire video_in_TVALID;

  LUT6 #(
    .INIT(64'h00A0A0C000A000A0)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg_n_1_[0] ),
        .I1(video_in_TLAST),
        .I2(ap_rst_n),
        .I3(p_0_in),
        .I4(\ireg_reg[0]_0 ),
        .I5(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ireg[1]_i_1 
       (.I0(video_in_TVALID),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(\ireg_reg[0]_0 ),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_1 ),
        .Q(\ireg_reg_n_1_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_1 ),
        .Q(p_0_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \odata_int[0]_i_2__2 
       (.I0(video_in_TLAST),
        .I1(ap_rst_n),
        .I2(p_0_in),
        .I3(\ireg_reg_n_1_[0] ),
        .O(cdata));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf
   (ap_enable_reg_pp0_iter1_reg,
    Q,
    \odata_int_reg[32]_0 ,
    \ireg[32]_i_4__0 ,
    \ireg[32]_i_4__0_0 ,
    video_out_TREADY,
    \ireg_reg[7] ,
    ap_rst_n,
    SS,
    D,
    ap_clk);
  output ap_enable_reg_pp0_iter1_reg;
  output [4:0]Q;
  output [0:0]\odata_int_reg[32]_0 ;
  input \ireg[32]_i_4__0 ;
  input \ireg[32]_i_4__0_0 ;
  input video_out_TREADY;
  input [0:0]\ireg_reg[7] ;
  input ap_rst_n;
  input [0:0]SS;
  input [4:0]D;
  input ap_clk;

  wire [4:0]D;
  wire [4:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire \ireg[32]_i_4__0 ;
  wire \ireg[32]_i_4__0_0 ;
  wire [0:0]\ireg_reg[7] ;
  wire [0:0]\odata_int_reg[32]_0 ;
  wire p_0_in;
  wire video_out_TREADY;

  LUT4 #(
    .INIT(16'hD0FF)) 
    \ireg[32]_i_1__0 
       (.I0(Q[4]),
        .I1(video_out_TREADY),
        .I2(\ireg_reg[7] ),
        .I3(ap_rst_n),
        .O(\odata_int_reg[32]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ireg[32]_i_5 
       (.I0(\ireg[32]_i_4__0 ),
        .I1(\ireg[32]_i_4__0_0 ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \odata_int[31]_i_2 
       (.I0(video_out_TREADY),
        .I1(Q[4]),
        .O(p_0_in));
  FDRE \odata_int_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE \odata_int_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE \odata_int_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE \odata_int_reg[32] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE \odata_int_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf_43
   (ap_enable_reg_pp1_iter0_reg,
    \eol_0_i_reg_311_reg[0] ,
    ap_enable_reg_pp1_iter1_reg,
    E,
    \odata_int_reg[32]_0 ,
    \odata_int_reg[32]_1 ,
    \odata_int_reg[32]_2 ,
    D,
    \axi_data_V_1_i_reg_289_reg[7] ,
    \axi_data_V_1_i_reg_289_reg[15] ,
    \axi_data_V_1_i_reg_289_reg[23] ,
    ap_rst_n_0,
    ap_enable_reg_pp1_iter0_reg_0,
    ap_enable_reg_pp1_iter0_reg_1,
    t_V_4_reg_300,
    sof_1_i_fu_1760,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[3] ,
    \axi_last_V_2_i_reg_323_reg[0] ,
    \p_Val2_s_reg_336_reg[23] ,
    SR,
    \axi_data_V_1_i_reg_289_reg[23]_0 ,
    \ireg_reg[32] ,
    \icmp_ln73_reg_508_reg[0] ,
    \odata_int_reg[32]_3 ,
    \odata_int_reg[32]_4 ,
    ap_enable_reg_pp1_iter0_reg_2,
    p_1_in3_in,
    ap_enable_reg_pp1_iter0,
    \SRL_SIG_reg[0][7] ,
    ap_rst_n,
    CO,
    \eol_0_i_reg_311_reg[0]_0 ,
    \eol_reg_278_reg[0] ,
    Q,
    \ap_CS_fsm_reg[4]_0 ,
    \axi_data_V_3_i_reg_360_reg[0] ,
    \tmp_2_reg_531_reg[7] ,
    \axi_data_V_3_i_reg_360_reg[23] ,
    \tmp_2_reg_531_reg[7]_0 ,
    \axi_data_V_1_i_reg_289_reg[23]_1 ,
    \ap_CS_fsm_reg[4]_1 ,
    axi_last_V_0_i_reg_247,
    \axi_data_V_1_i_reg_289_reg[23]_2 ,
    \SRL_SIG_reg[0][7]_0 ,
    \ireg_reg[0] ,
    sof_1_i_fu_176,
    \odata_int_reg[32]_5 ,
    ap_clk);
  output ap_enable_reg_pp1_iter0_reg;
  output \eol_0_i_reg_311_reg[0] ;
  output ap_enable_reg_pp1_iter1_reg;
  output [0:0]E;
  output [24:0]\odata_int_reg[32]_0 ;
  output \odata_int_reg[32]_1 ;
  output [0:0]\odata_int_reg[32]_2 ;
  output [23:0]D;
  output [7:0]\axi_data_V_1_i_reg_289_reg[7] ;
  output [7:0]\axi_data_V_1_i_reg_289_reg[15] ;
  output [7:0]\axi_data_V_1_i_reg_289_reg[23] ;
  output ap_rst_n_0;
  output [1:0]ap_enable_reg_pp1_iter0_reg_0;
  output [0:0]ap_enable_reg_pp1_iter0_reg_1;
  output t_V_4_reg_300;
  output sof_1_i_fu_1760;
  output \ap_CS_fsm_reg[4] ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output \axi_last_V_2_i_reg_323_reg[0] ;
  output [23:0]\p_Val2_s_reg_336_reg[23] ;
  output [0:0]SR;
  output [23:0]\axi_data_V_1_i_reg_289_reg[23]_0 ;
  output [0:0]\ireg_reg[32] ;
  output \icmp_ln73_reg_508_reg[0] ;
  output [0:0]\odata_int_reg[32]_3 ;
  output [0:0]\odata_int_reg[32]_4 ;
  output ap_enable_reg_pp1_iter0_reg_2;
  input p_1_in3_in;
  input ap_enable_reg_pp1_iter0;
  input \SRL_SIG_reg[0][7] ;
  input ap_rst_n;
  input [0:0]CO;
  input \eol_0_i_reg_311_reg[0]_0 ;
  input \eol_reg_278_reg[0] ;
  input [5:0]Q;
  input [0:0]\ap_CS_fsm_reg[4]_0 ;
  input \axi_data_V_3_i_reg_360_reg[0] ;
  input \tmp_2_reg_531_reg[7] ;
  input [23:0]\axi_data_V_3_i_reg_360_reg[23] ;
  input \tmp_2_reg_531_reg[7]_0 ;
  input [23:0]\axi_data_V_1_i_reg_289_reg[23]_1 ;
  input \ap_CS_fsm_reg[4]_1 ;
  input axi_last_V_0_i_reg_247;
  input [23:0]\axi_data_V_1_i_reg_289_reg[23]_2 ;
  input \SRL_SIG_reg[0][7]_0 ;
  input [0:0]\ireg_reg[0] ;
  input sof_1_i_fu_176;
  input [24:0]\odata_int_reg[32]_5 ;
  input ap_clk;

  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \ap_CS_fsm[4]_i_2_n_1 ;
  wire \ap_CS_fsm[5]_i_2_n_1 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire [1:0]ap_enable_reg_pp1_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp1_iter0_reg_1;
  wire ap_enable_reg_pp1_iter0_reg_2;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [7:0]\axi_data_V_1_i_reg_289_reg[15] ;
  wire [7:0]\axi_data_V_1_i_reg_289_reg[23] ;
  wire [23:0]\axi_data_V_1_i_reg_289_reg[23]_0 ;
  wire [23:0]\axi_data_V_1_i_reg_289_reg[23]_1 ;
  wire [23:0]\axi_data_V_1_i_reg_289_reg[23]_2 ;
  wire [7:0]\axi_data_V_1_i_reg_289_reg[7] ;
  wire \axi_data_V_3_i_reg_360_reg[0] ;
  wire [23:0]\axi_data_V_3_i_reg_360_reg[23] ;
  wire axi_last_V_0_i_reg_247;
  wire \axi_last_V_2_i_reg_323_reg[0] ;
  wire \eol_0_i_reg_311_reg[0] ;
  wire \eol_0_i_reg_311_reg[0]_0 ;
  wire \eol_reg_278_reg[0] ;
  wire \icmp_ln73_reg_508_reg[0] ;
  wire \ireg[32]_i_4_n_1 ;
  wire [0:0]\ireg_reg[0] ;
  wire [0:0]\ireg_reg[32] ;
  wire \odata_int[32]_i_1__0_n_1 ;
  wire [24:0]\odata_int_reg[32]_0 ;
  wire \odata_int_reg[32]_1 ;
  wire [0:0]\odata_int_reg[32]_2 ;
  wire [0:0]\odata_int_reg[32]_3 ;
  wire [0:0]\odata_int_reg[32]_4 ;
  wire [24:0]\odata_int_reg[32]_5 ;
  wire p_1_in3_in;
  wire [23:0]\p_Val2_s_reg_336_reg[23] ;
  wire sof_1_i_fu_176;
  wire sof_1_i_fu_1760;
  wire t_V_4_reg_300;
  wire \tmp_2_reg_531_reg[7] ;
  wire \tmp_2_reg_531_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[0][7] ),
        .I1(\SRL_SIG_reg[0][7]_0 ),
        .I2(\ap_CS_fsm[5]_i_2_n_1 ),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT6 #(
    .INIT(64'hFF4FFFFF44444444)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\ap_CS_fsm[4]_i_2_n_1 ),
        .I4(CO),
        .I5(Q[3]),
        .O(ap_enable_reg_pp1_iter0_reg_0[0]));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\ap_CS_fsm_reg[4]_1 ),
        .I1(\tmp_2_reg_531_reg[7] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(CO),
        .I4(\odata_int_reg[32]_0 [24]),
        .O(\ap_CS_fsm[4]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(CO),
        .I2(\ap_CS_fsm[5]_i_2_n_1 ),
        .O(ap_enable_reg_pp1_iter0_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFF0010FFFFFFFF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\odata_int_reg[32]_0 [24]),
        .I1(CO),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\ap_CS_fsm_reg[4]_1 ),
        .I5(Q[3]),
        .O(\ap_CS_fsm[5]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hD0D0D0D000D00000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(CO),
        .I1(\ap_CS_fsm[5]_i_2_n_1 ),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(Q[2]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h500000005C0C0000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(p_1_in3_in),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[4]_i_2_n_1 ),
        .I3(\SRL_SIG_reg[0][7] ),
        .I4(ap_rst_n),
        .I5(CO),
        .O(ap_enable_reg_pp1_iter0_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[0]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [0]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [0]),
        .O(\p_Val2_s_reg_336_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[10]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [10]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [10]),
        .O(\p_Val2_s_reg_336_reg[23] [10]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[11]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [11]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [11]),
        .O(\p_Val2_s_reg_336_reg[23] [11]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[12]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [12]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [12]),
        .O(\p_Val2_s_reg_336_reg[23] [12]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[13]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [13]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [13]),
        .O(\p_Val2_s_reg_336_reg[23] [13]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[14]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [14]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [14]),
        .O(\p_Val2_s_reg_336_reg[23] [14]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[15]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [15]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [15]),
        .O(\p_Val2_s_reg_336_reg[23] [15]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[16]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [16]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [16]),
        .O(\p_Val2_s_reg_336_reg[23] [16]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[17]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [17]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [17]),
        .O(\p_Val2_s_reg_336_reg[23] [17]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[18]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [18]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [18]),
        .O(\p_Val2_s_reg_336_reg[23] [18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[19]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [19]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [19]),
        .O(\p_Val2_s_reg_336_reg[23] [19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[1]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [1]),
        .O(\p_Val2_s_reg_336_reg[23] [1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[20]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [20]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [20]),
        .O(\p_Val2_s_reg_336_reg[23] [20]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[21]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [21]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [21]),
        .O(\p_Val2_s_reg_336_reg[23] [21]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[22]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [22]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [22]),
        .O(\p_Val2_s_reg_336_reg[23] [22]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \axi_data_V_1_i_reg_289[23]_i_1 
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[23]_i_2 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [23]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [23]),
        .O(\p_Val2_s_reg_336_reg[23] [23]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[2]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [2]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [2]),
        .O(\p_Val2_s_reg_336_reg[23] [2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[3]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [3]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [3]),
        .O(\p_Val2_s_reg_336_reg[23] [3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[4]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [4]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [4]),
        .O(\p_Val2_s_reg_336_reg[23] [4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[5]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [5]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [5]),
        .O(\p_Val2_s_reg_336_reg[23] [5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[6]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [6]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [6]),
        .O(\p_Val2_s_reg_336_reg[23] [6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[7]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [7]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [7]),
        .O(\p_Val2_s_reg_336_reg[23] [7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[8]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [8]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [8]),
        .O(\p_Val2_s_reg_336_reg[23] [8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_289[9]_i_1 
       (.I0(\axi_data_V_1_i_reg_289_reg[23]_1 [9]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_2 [9]),
        .O(\p_Val2_s_reg_336_reg[23] [9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[0]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [0]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [0]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[10]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [10]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [10]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[11]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [11]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [11]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[12]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [12]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [12]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[13]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [13]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [13]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[14]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [14]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [14]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[15]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [15]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [15]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[16]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [16]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [16]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[17]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [17]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [17]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[18]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [18]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [18]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[19]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [19]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [19]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[1]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [1]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [1]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[20]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [20]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [20]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[21]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [21]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [21]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[22]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [22]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [22]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[23]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [23]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [23]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[2]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [2]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [2]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[3]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [3]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [3]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[4]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [4]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [4]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[5]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [5]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [5]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[6]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [6]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [6]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[7]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [7]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [7]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[8]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [8]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [8]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_360[9]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [9]),
        .I1(Q[4]),
        .I2(\odata_int_reg[32]_0 [9]),
        .O(\axi_data_V_1_i_reg_289_reg[23]_0 [9]));
  LUT6 #(
    .INIT(64'hDDDDDDDFFFFFFFFF)) 
    \axi_last_V_2_i_reg_323[0]_i_2 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(CO),
        .I4(\odata_int_reg[32]_0 [24]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hCACAC0CA)) 
    \eol_0_i_reg_311[0]_i_1 
       (.I0(\eol_0_i_reg_311_reg[0]_0 ),
        .I1(\eol_reg_278_reg[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(Q[2]),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .O(\eol_0_i_reg_311_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \eol_2_i_reg_372[0]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\axi_data_V_3_i_reg_360_reg[0] ),
        .I3(\odata_int_reg[32]_0 [24]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_reg_278[0]_i_1 
       (.I0(\eol_reg_278_reg[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(axi_last_V_0_i_reg_247),
        .O(\axi_last_V_2_i_reg_323_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln73_reg_508[0]_i_1 
       (.I0(\SRL_SIG_reg[0][7]_0 ),
        .I1(\ap_CS_fsm[5]_i_2_n_1 ),
        .I2(CO),
        .O(\icmp_ln73_reg_508_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \ireg[32]_i_1 
       (.I0(\odata_int_reg[32]_0 [24]),
        .I1(\odata_int_reg[32]_1 ),
        .I2(\ireg_reg[0] ),
        .I3(ap_rst_n),
        .O(\odata_int_reg[32]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ireg[32]_i_2 
       (.I0(\ireg_reg[0] ),
        .I1(\odata_int_reg[32]_0 [24]),
        .I2(\odata_int_reg[32]_1 ),
        .O(\ireg_reg[32] ));
  LUT6 #(
    .INIT(64'hF1F1F1F111F11111)) 
    \ireg[32]_i_3 
       (.I0(\ireg[32]_i_4_n_1 ),
        .I1(\tmp_2_reg_531_reg[7] ),
        .I2(\odata_int_reg[32]_0 [24]),
        .I3(\axi_data_V_3_i_reg_360_reg[0] ),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\odata_int_reg[32]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF5F7FFFFFFFF)) 
    \ireg[32]_i_4 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\odata_int_reg[32]_0 [24]),
        .I2(CO),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\ap_CS_fsm_reg[4]_1 ),
        .I5(Q[3]),
        .O(\ireg[32]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \odata_int[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \odata_int[32]_i_1__0 
       (.I0(\odata_int_reg[32]_1 ),
        .I1(\odata_int_reg[32]_0 [24]),
        .O(\odata_int[32]_i_1__0_n_1 ));
  FDRE \odata_int_reg[0] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [0]),
        .Q(\odata_int_reg[32]_0 [0]),
        .R(SR));
  FDRE \odata_int_reg[10] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [10]),
        .Q(\odata_int_reg[32]_0 [10]),
        .R(SR));
  FDRE \odata_int_reg[11] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [11]),
        .Q(\odata_int_reg[32]_0 [11]),
        .R(SR));
  FDRE \odata_int_reg[12] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [12]),
        .Q(\odata_int_reg[32]_0 [12]),
        .R(SR));
  FDRE \odata_int_reg[13] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [13]),
        .Q(\odata_int_reg[32]_0 [13]),
        .R(SR));
  FDRE \odata_int_reg[14] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [14]),
        .Q(\odata_int_reg[32]_0 [14]),
        .R(SR));
  FDRE \odata_int_reg[15] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [15]),
        .Q(\odata_int_reg[32]_0 [15]),
        .R(SR));
  FDRE \odata_int_reg[16] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [16]),
        .Q(\odata_int_reg[32]_0 [16]),
        .R(SR));
  FDRE \odata_int_reg[17] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [17]),
        .Q(\odata_int_reg[32]_0 [17]),
        .R(SR));
  FDRE \odata_int_reg[18] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [18]),
        .Q(\odata_int_reg[32]_0 [18]),
        .R(SR));
  FDRE \odata_int_reg[19] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [19]),
        .Q(\odata_int_reg[32]_0 [19]),
        .R(SR));
  FDRE \odata_int_reg[1] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [1]),
        .Q(\odata_int_reg[32]_0 [1]),
        .R(SR));
  FDRE \odata_int_reg[20] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [20]),
        .Q(\odata_int_reg[32]_0 [20]),
        .R(SR));
  FDRE \odata_int_reg[21] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [21]),
        .Q(\odata_int_reg[32]_0 [21]),
        .R(SR));
  FDRE \odata_int_reg[22] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [22]),
        .Q(\odata_int_reg[32]_0 [22]),
        .R(SR));
  FDRE \odata_int_reg[23] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [23]),
        .Q(\odata_int_reg[32]_0 [23]),
        .R(SR));
  FDRE \odata_int_reg[2] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [2]),
        .Q(\odata_int_reg[32]_0 [2]),
        .R(SR));
  FDRE \odata_int_reg[32] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [24]),
        .Q(\odata_int_reg[32]_0 [24]),
        .R(SR));
  FDRE \odata_int_reg[3] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [3]),
        .Q(\odata_int_reg[32]_0 [3]),
        .R(SR));
  FDRE \odata_int_reg[4] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [4]),
        .Q(\odata_int_reg[32]_0 [4]),
        .R(SR));
  FDRE \odata_int_reg[5] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [5]),
        .Q(\odata_int_reg[32]_0 [5]),
        .R(SR));
  FDRE \odata_int_reg[6] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [6]),
        .Q(\odata_int_reg[32]_0 [6]),
        .R(SR));
  FDRE \odata_int_reg[7] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [7]),
        .Q(\odata_int_reg[32]_0 [7]),
        .R(SR));
  FDRE \odata_int_reg[8] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [8]),
        .Q(\odata_int_reg[32]_0 [8]),
        .R(SR));
  FDRE \odata_int_reg[9] 
       (.C(ap_clk),
        .CE(\odata_int[32]_i_1__0_n_1 ),
        .D(\odata_int_reg[32]_5 [9]),
        .Q(\odata_int_reg[32]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[0]_i_1 
       (.I0(\odata_int_reg[32]_0 [0]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [0]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[10]_i_1 
       (.I0(\odata_int_reg[32]_0 [10]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [10]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[11]_i_1 
       (.I0(\odata_int_reg[32]_0 [11]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [11]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[12]_i_1 
       (.I0(\odata_int_reg[32]_0 [12]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [12]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[13]_i_1 
       (.I0(\odata_int_reg[32]_0 [13]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [13]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[14]_i_1 
       (.I0(\odata_int_reg[32]_0 [14]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [14]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[15]_i_1 
       (.I0(\odata_int_reg[32]_0 [15]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [15]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[16]_i_1 
       (.I0(\odata_int_reg[32]_0 [16]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [16]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[17]_i_1 
       (.I0(\odata_int_reg[32]_0 [17]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [17]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[18]_i_1 
       (.I0(\odata_int_reg[32]_0 [18]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [18]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[19]_i_1 
       (.I0(\odata_int_reg[32]_0 [19]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [19]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[1]_i_1 
       (.I0(\odata_int_reg[32]_0 [1]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [1]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[20]_i_1 
       (.I0(\odata_int_reg[32]_0 [20]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [20]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[21]_i_1 
       (.I0(\odata_int_reg[32]_0 [21]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [21]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[22]_i_1 
       (.I0(\odata_int_reg[32]_0 [22]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [22]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_reg_336[23]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_1 ),
        .O(ap_enable_reg_pp1_iter0_reg_1));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[23]_i_2 
       (.I0(\odata_int_reg[32]_0 [23]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [23]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[2]_i_1 
       (.I0(\odata_int_reg[32]_0 [2]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [2]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[3]_i_1 
       (.I0(\odata_int_reg[32]_0 [3]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [3]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[4]_i_1 
       (.I0(\odata_int_reg[32]_0 [4]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [4]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[5]_i_1 
       (.I0(\odata_int_reg[32]_0 [5]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [5]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[6]_i_1 
       (.I0(\odata_int_reg[32]_0 [6]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [6]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[7]_i_1 
       (.I0(\odata_int_reg[32]_0 [7]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [7]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[8]_i_1 
       (.I0(\odata_int_reg[32]_0 [8]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [8]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_336[9]_i_1 
       (.I0(\odata_int_reg[32]_0 [9]),
        .I1(CO),
        .I2(\tmp_2_reg_531_reg[7] ),
        .I3(\axi_data_V_3_i_reg_360_reg[23] [9]),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\axi_data_V_1_i_reg_289_reg[23]_1 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFBFBFB00)) 
    \sof_1_i_fu_176[0]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_1 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(CO),
        .I3(sof_1_i_fu_176),
        .I4(Q[1]),
        .O(ap_enable_reg_pp1_iter0_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00FB0000)) 
    \t_V_4_reg_300[0]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_1 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(Q[2]),
        .O(t_V_4_reg_300));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \t_V_4_reg_300[0]_i_2 
       (.I0(\ap_CS_fsm[5]_i_2_n_1 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(CO),
        .O(sof_1_i_fu_1760));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_1_reg_526[0]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [8]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [8]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [8]),
        .O(\axi_data_V_1_i_reg_289_reg[15] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_1_reg_526[1]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [9]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [9]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [9]),
        .O(\axi_data_V_1_i_reg_289_reg[15] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_1_reg_526[2]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [10]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [10]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [10]),
        .O(\axi_data_V_1_i_reg_289_reg[15] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_1_reg_526[3]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [11]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [11]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [11]),
        .O(\axi_data_V_1_i_reg_289_reg[15] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_1_reg_526[4]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [12]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [12]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [12]),
        .O(\axi_data_V_1_i_reg_289_reg[15] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_1_reg_526[5]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [13]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [13]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [13]),
        .O(\axi_data_V_1_i_reg_289_reg[15] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_1_reg_526[6]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [14]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [14]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [14]),
        .O(\axi_data_V_1_i_reg_289_reg[15] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_1_reg_526[7]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [15]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [15]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [15]),
        .O(\axi_data_V_1_i_reg_289_reg[15] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_2_reg_531[0]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [16]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [16]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [16]),
        .O(\axi_data_V_1_i_reg_289_reg[23] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_2_reg_531[1]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [17]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [17]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [17]),
        .O(\axi_data_V_1_i_reg_289_reg[23] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_2_reg_531[2]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [18]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [18]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [18]),
        .O(\axi_data_V_1_i_reg_289_reg[23] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_2_reg_531[3]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [19]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [19]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [19]),
        .O(\axi_data_V_1_i_reg_289_reg[23] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_2_reg_531[4]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [20]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [20]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [20]),
        .O(\axi_data_V_1_i_reg_289_reg[23] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_2_reg_531[5]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [21]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [21]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [21]),
        .O(\axi_data_V_1_i_reg_289_reg[23] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_2_reg_531[6]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [22]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [22]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [22]),
        .O(\axi_data_V_1_i_reg_289_reg[23] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_2_reg_531[7]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [23]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [23]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [23]),
        .O(\axi_data_V_1_i_reg_289_reg[23] [7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_487[0]_i_1 
       (.I0(\odata_int_reg[32]_0 [24]),
        .I1(Q[0]),
        .O(\odata_int_reg[32]_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_521[0]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [0]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [0]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [0]),
        .O(\axi_data_V_1_i_reg_289_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_521[1]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [1]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [1]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [1]),
        .O(\axi_data_V_1_i_reg_289_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_521[2]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [2]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [2]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [2]),
        .O(\axi_data_V_1_i_reg_289_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_521[3]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [3]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [3]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [3]),
        .O(\axi_data_V_1_i_reg_289_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_521[4]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [4]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [4]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [4]),
        .O(\axi_data_V_1_i_reg_289_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_521[5]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [5]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [5]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [5]),
        .O(\axi_data_V_1_i_reg_289_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_521[6]_i_1 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [6]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [6]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [6]),
        .O(\axi_data_V_1_i_reg_289_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_reg_521[7]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm[5]_i_2_n_1 ),
        .O(\odata_int_reg[32]_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_521[7]_i_2 
       (.I0(\axi_data_V_3_i_reg_360_reg[23] [7]),
        .I1(\tmp_2_reg_531_reg[7]_0 ),
        .I2(\axi_data_V_1_i_reg_289_reg[23]_1 [7]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\odata_int_reg[32]_0 [7]),
        .O(\axi_data_V_1_i_reg_289_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0
   (\odata_int_reg[4]_0 ,
    video_out_TKEEP,
    p_0_in,
    D,
    video_out_TREADY,
    \odata_int_reg[3]_0 ,
    SS,
    ap_clk);
  output \odata_int_reg[4]_0 ;
  output [0:0]video_out_TKEEP;
  input p_0_in;
  input [0:0]D;
  input video_out_TREADY;
  input \odata_int_reg[3]_0 ;
  input [0:0]SS;
  input ap_clk;

  wire [0:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire \odata_int[3]_i_1_n_1 ;
  wire \odata_int[4]_i_1_n_1 ;
  wire \odata_int_reg[3]_0 ;
  wire \odata_int_reg[4]_0 ;
  wire p_0_in;
  wire [0:0]video_out_TKEEP;
  wire video_out_TREADY;

  LUT5 #(
    .INIT(32'hBFBBB0BB)) 
    \odata_int[3]_i_1 
       (.I0(\odata_int_reg[3]_0 ),
        .I1(p_0_in),
        .I2(video_out_TREADY),
        .I3(\odata_int_reg[4]_0 ),
        .I4(video_out_TKEEP),
        .O(\odata_int[3]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \odata_int[4]_i_1 
       (.I0(p_0_in),
        .I1(D),
        .I2(video_out_TREADY),
        .I3(\odata_int_reg[4]_0 ),
        .O(\odata_int[4]_i_1_n_1 ));
  FDRE \odata_int_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[3]_i_1_n_1 ),
        .Q(video_out_TKEEP),
        .R(SS));
  FDRE \odata_int_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[4]_i_1_n_1 ),
        .Q(\odata_int_reg[4]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1
   (\odata_int_reg[1]_0 ,
    video_out_TUSER,
    ap_rst_n,
    video_out_TREADY,
    p_0_in,
    D,
    tmp_user_V_fu_128,
    \odata_int_reg[0]_0 ,
    SS,
    ap_clk);
  output \odata_int_reg[1]_0 ;
  output [0:0]video_out_TUSER;
  input ap_rst_n;
  input video_out_TREADY;
  input p_0_in;
  input [0:0]D;
  input tmp_user_V_fu_128;
  input \odata_int_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;

  wire [0:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \odata_int[0]_i_1__0_n_1 ;
  wire \odata_int[0]_i_2_n_1 ;
  wire \odata_int[1]_i_1__0_n_1 ;
  wire \odata_int_reg[0]_0 ;
  wire \odata_int_reg[1]_0 ;
  wire p_0_in;
  wire tmp_user_V_fu_128;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \odata_int[0]_i_1__0 
       (.I0(tmp_user_V_fu_128),
        .I1(p_0_in),
        .I2(\odata_int_reg[0]_0 ),
        .I3(\odata_int[0]_i_2_n_1 ),
        .I4(video_out_TUSER),
        .O(\odata_int[0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \odata_int[0]_i_2 
       (.I0(ap_rst_n),
        .I1(video_out_TREADY),
        .I2(\odata_int_reg[1]_0 ),
        .O(\odata_int[0]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \odata_int[1]_i_1__0 
       (.I0(p_0_in),
        .I1(D),
        .I2(video_out_TREADY),
        .I3(\odata_int_reg[1]_0 ),
        .O(\odata_int[1]_i_1__0_n_1 ));
  FDRE \odata_int_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[0]_i_1__0_n_1 ),
        .Q(video_out_TUSER),
        .R(SS));
  FDRE \odata_int_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[1]_i_1__0_n_1 ),
        .Q(\odata_int_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_20
   (\odata_int_reg[1]_0 ,
    video_out_TLAST,
    ap_rst_n,
    video_out_TREADY,
    p_0_in,
    D,
    \odata_int_reg[0]_0 ,
    \odata_int_reg[0]_1 ,
    SS,
    ap_clk);
  output \odata_int_reg[1]_0 ;
  output [0:0]video_out_TLAST;
  input ap_rst_n;
  input video_out_TREADY;
  input p_0_in;
  input [0:0]D;
  input \odata_int_reg[0]_0 ;
  input \odata_int_reg[0]_1 ;
  input [0:0]SS;
  input ap_clk;

  wire [0:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \odata_int[0]_i_1__0_n_1 ;
  wire \odata_int[0]_i_2__0_n_1 ;
  wire \odata_int[1]_i_1__0_n_1 ;
  wire \odata_int_reg[0]_0 ;
  wire \odata_int_reg[0]_1 ;
  wire \odata_int_reg[1]_0 ;
  wire p_0_in;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;

  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \odata_int[0]_i_1__0 
       (.I0(\odata_int_reg[0]_0 ),
        .I1(p_0_in),
        .I2(\odata_int_reg[0]_1 ),
        .I3(\odata_int[0]_i_2__0_n_1 ),
        .I4(video_out_TLAST),
        .O(\odata_int[0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \odata_int[0]_i_2__0 
       (.I0(ap_rst_n),
        .I1(video_out_TREADY),
        .I2(\odata_int_reg[1]_0 ),
        .O(\odata_int[0]_i_2__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \odata_int[1]_i_1__0 
       (.I0(p_0_in),
        .I1(D),
        .I2(video_out_TREADY),
        .I3(\odata_int_reg[1]_0 ),
        .O(\odata_int[1]_i_1__0_n_1 ));
  FDRE \odata_int_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[0]_i_1__0_n_1 ),
        .Q(video_out_TLAST),
        .R(SS));
  FDRE \odata_int_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[1]_i_1__0_n_1 ),
        .Q(\odata_int_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_39
   (D,
    \odata_int_reg[1]_0 ,
    \ap_CS_fsm_reg[1] ,
    Q,
    \ap_CS_fsm_reg[2] ,
    p_0_in,
    video_in_TVALID,
    \odata_int_reg[0]_0 ,
    cdata,
    SR,
    ap_clk);
  output [1:0]D;
  output \odata_int_reg[1]_0 ;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]Q;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input p_0_in;
  input video_in_TVALID;
  input \odata_int_reg[0]_0 ;
  input [0:0]cdata;
  input [0:0]SR;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [0:0]cdata;
  wire \odata_int[0]_i_1_n_1 ;
  wire \odata_int[1]_i_1_n_1 ;
  wire \odata_int_reg[0]_0 ;
  wire \odata_int_reg[1]_0 ;
  wire p_0_in;
  wire video_in_TUSER_int;
  wire video_in_TVALID;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hBAFA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(video_in_TUSER_int),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[2] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(video_in_TUSER_int),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[2] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \odata_int[0]_i_1 
       (.I0(cdata),
        .I1(\odata_int_reg[0]_0 ),
        .I2(\odata_int_reg[1]_0 ),
        .I3(video_in_TUSER_int),
        .O(\odata_int[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \odata_int[1]_i_1 
       (.I0(p_0_in),
        .I1(video_in_TVALID),
        .I2(\odata_int_reg[0]_0 ),
        .I3(\odata_int_reg[1]_0 ),
        .O(\odata_int[1]_i_1_n_1 ));
  FDRE \odata_int_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[0]_i_1_n_1 ),
        .Q(video_in_TUSER_int),
        .R(SR));
  FDRE \odata_int_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[1]_i_1_n_1 ),
        .Q(\odata_int_reg[1]_0 ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_41
   (\sof_1_i_fu_176_reg[0] ,
    ap_enable_reg_pp1_iter1_reg,
    \eol_0_i_reg_311_reg[0] ,
    \odata_int_reg[0]_0 ,
    \eol_reg_278_reg[0] ,
    \odata_int_reg[0]_1 ,
    \odata_int_reg[1]_0 ,
    sof_1_i_fu_176,
    \axi_last_V_2_i_reg_323_reg[0] ,
    Q,
    \tmp_2_reg_531_reg[7] ,
    \tmp_2_reg_531_reg[7]_0 ,
    \eol_2_i_reg_372_reg[0] ,
    img_0_data_stream_0_full_n,
    img_0_data_stream_2_full_n,
    img_0_data_stream_1_full_n,
    eol_reg_278,
    \axi_last_V_2_i_reg_323_reg[0]_0 ,
    \axi_last_V_2_i_reg_323_reg[0]_1 ,
    \axi_last_V_2_i_reg_323_reg[0]_2 ,
    p_0_in,
    video_in_TVALID,
    \odata_int_reg[0]_2 ,
    cdata,
    SR,
    ap_clk);
  output \sof_1_i_fu_176_reg[0] ;
  output ap_enable_reg_pp1_iter1_reg;
  output \eol_0_i_reg_311_reg[0] ;
  output \odata_int_reg[0]_0 ;
  output \eol_reg_278_reg[0] ;
  output \odata_int_reg[0]_1 ;
  output \odata_int_reg[1]_0 ;
  input sof_1_i_fu_176;
  input \axi_last_V_2_i_reg_323_reg[0] ;
  input [1:0]Q;
  input \tmp_2_reg_531_reg[7] ;
  input \tmp_2_reg_531_reg[7]_0 ;
  input \eol_2_i_reg_372_reg[0] ;
  input img_0_data_stream_0_full_n;
  input img_0_data_stream_2_full_n;
  input img_0_data_stream_1_full_n;
  input eol_reg_278;
  input \axi_last_V_2_i_reg_323_reg[0]_0 ;
  input \axi_last_V_2_i_reg_323_reg[0]_1 ;
  input \axi_last_V_2_i_reg_323_reg[0]_2 ;
  input p_0_in;
  input video_in_TVALID;
  input \odata_int_reg[0]_2 ;
  input [0:0]cdata;
  input [0:0]SR;
  input ap_clk;

  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1_reg;
  wire \axi_last_V_2_i_reg_323_reg[0] ;
  wire \axi_last_V_2_i_reg_323_reg[0]_0 ;
  wire \axi_last_V_2_i_reg_323_reg[0]_1 ;
  wire \axi_last_V_2_i_reg_323_reg[0]_2 ;
  wire [0:0]cdata;
  wire \eol_0_i_reg_311_reg[0] ;
  wire \eol_2_i_reg_372_reg[0] ;
  wire eol_reg_278;
  wire \eol_reg_278_reg[0] ;
  wire img_0_data_stream_0_full_n;
  wire img_0_data_stream_1_full_n;
  wire img_0_data_stream_2_full_n;
  wire \odata_int[0]_i_1_n_1 ;
  wire \odata_int[1]_i_1_n_1 ;
  wire \odata_int_reg[0]_0 ;
  wire \odata_int_reg[0]_1 ;
  wire \odata_int_reg[0]_2 ;
  wire \odata_int_reg[1]_0 ;
  wire p_0_in;
  wire sof_1_i_fu_176;
  wire \sof_1_i_fu_176_reg[0] ;
  wire \tmp_2_reg_531_reg[7] ;
  wire \tmp_2_reg_531_reg[7]_0 ;
  wire video_in_TVALID;

  LUT5 #(
    .INIT(32'h02222222)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(\tmp_2_reg_531_reg[7]_0 ),
        .I1(\tmp_2_reg_531_reg[7] ),
        .I2(img_0_data_stream_0_full_n),
        .I3(img_0_data_stream_2_full_n),
        .I4(img_0_data_stream_1_full_n),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT6 #(
    .INIT(64'hFAFCFAFF0A0C0A00)) 
    \axi_last_V_2_i_reg_323[0]_i_1 
       (.I0(\odata_int_reg[0]_0 ),
        .I1(eol_reg_278),
        .I2(\axi_last_V_2_i_reg_323_reg[0]_0 ),
        .I3(\axi_last_V_2_i_reg_323_reg[0]_1 ),
        .I4(\axi_last_V_2_i_reg_323_reg[0]_2 ),
        .I5(\axi_last_V_2_i_reg_323_reg[0] ),
        .O(\odata_int_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_3_i_reg_348[0]_i_1 
       (.I0(eol_reg_278),
        .I1(Q[1]),
        .I2(\odata_int_reg[0]_0 ),
        .O(\eol_reg_278_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_2_i_reg_372[0]_i_2 
       (.I0(\eol_2_i_reg_372_reg[0] ),
        .I1(Q[1]),
        .I2(\odata_int_reg[0]_0 ),
        .O(\eol_0_i_reg_311_reg[0] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \odata_int[0]_i_1 
       (.I0(cdata),
        .I1(\odata_int_reg[0]_2 ),
        .I2(\odata_int_reg[1]_0 ),
        .I3(\odata_int_reg[0]_0 ),
        .O(\odata_int[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \odata_int[1]_i_1 
       (.I0(p_0_in),
        .I1(video_in_TVALID),
        .I2(\odata_int_reg[0]_2 ),
        .I3(\odata_int_reg[1]_0 ),
        .O(\odata_int[1]_i_1_n_1 ));
  FDRE \odata_int_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[0]_i_1_n_1 ),
        .Q(\odata_int_reg[0]_0 ),
        .R(SR));
  FDRE \odata_int_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[1]_i_1_n_1 ),
        .Q(\odata_int_reg[1]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAEAAAAA)) 
    \p_Val2_s_reg_336[23]_i_3 
       (.I0(sof_1_i_fu_176),
        .I1(\axi_last_V_2_i_reg_323_reg[0] ),
        .I2(Q[0]),
        .I3(\tmp_2_reg_531_reg[7] ),
        .I4(\tmp_2_reg_531_reg[7]_0 ),
        .I5(\eol_2_i_reg_372_reg[0] ),
        .O(\sof_1_i_fu_176_reg[0] ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
