{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540840685655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540840685656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 15:18:04 2018 " "Processing started: Mon Oct 29 15:18:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540840685656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540840685656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540840685656 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1540840686184 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1540840686184 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1540840686184 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1540840686184 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540840686828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_DRIVER.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_DRIVER.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540840746717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540840746717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_NANO.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_NANO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540840746718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540840746718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dual_Port_RAM_M9K.v 1 1 " "Found 1 design units, including 1 entities, in source file Dual_Port_RAM_M9K.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540840746719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540840746719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMAGE_PROCESSOR.v 1 1 " "Found 1 design units, including 1 entities, in source file IMAGE_PROCESSOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540840746720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540840746720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sweetPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file sweetPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweetPLL " "Found entity 1: sweetPLL" {  } { { "sweetPLL.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/sweetPLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540840746721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540840746721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540840747010 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "X_ADDR DE0_NANO.v(55) " "Verilog HDL warning at DE0_NANO.v(55): object X_ADDR used but never assigned" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1540840747012 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Y_ADDR DE0_NANO.v(56) " "Verilog HDL warning at DE0_NANO.v(56): object Y_ADDR used but never assigned" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1540840747015 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(60) " "Verilog HDL assignment warning at DE0_NANO.v(60): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540840747017 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(123) " "Verilog HDL assignment warning at DE0_NANO.v(123): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540840747021 "|DE0_NANO"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "16 33 20 GPIO_1_D DE0_NANO.v(138) " "Verilog HDL error at DE0_NANO.v(138): index 16 cannot fall outside the declared range \[33:20\] for vector \"GPIO_1_D\"" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 138 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1540840747021 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "15 33 20 GPIO_1_D DE0_NANO.v(138) " "Verilog HDL error at DE0_NANO.v(138): index 15 cannot fall outside the declared range \[33:20\] for vector \"GPIO_1_D\"" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 138 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1540840747021 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "14 33 20 GPIO_1_D DE0_NANO.v(138) " "Verilog HDL error at DE0_NANO.v(138): index 14 cannot fall outside the declared range \[33:20\] for vector \"GPIO_1_D\"" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 138 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1540840747021 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "13 33 20 GPIO_1_D DE0_NANO.v(138) " "Verilog HDL error at DE0_NANO.v(138): index 13 cannot fall outside the declared range \[33:20\] for vector \"GPIO_1_D\"" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 138 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1540840747021 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "10 33 20 GPIO_1_D DE0_NANO.v(138) " "Verilog HDL error at DE0_NANO.v(138): index 10 cannot fall outside the declared range \[33:20\] for vector \"GPIO_1_D\"" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 138 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1540840747021 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "9 33 20 GPIO_1_D DE0_NANO.v(138) " "Verilog HDL error at DE0_NANO.v(138): index 9 cannot fall outside the declared range \[33:20\] for vector \"GPIO_1_D\"" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 138 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1540840747021 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "8 33 20 GPIO_1_D DE0_NANO.v(138) " "Verilog HDL error at DE0_NANO.v(138): index 8 cannot fall outside the declared range \[33:20\] for vector \"GPIO_1_D\"" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 138 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1540840747021 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "7 33 20 GPIO_1_D DE0_NANO.v(138) " "Verilog HDL error at DE0_NANO.v(138): index 7 cannot fall outside the declared range \[33:20\] for vector \"GPIO_1_D\"" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 138 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1540840747022 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1540840747022 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "928 " "Peak virtual memory: 928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540840747322 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 29 15:19:07 2018 " "Processing ended: Mon Oct 29 15:19:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540840747322 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540840747322 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540840747322 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540840747322 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 7 s " "Quartus II Full Compilation was unsuccessful. 11 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540840747747 ""}
