[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Tue May 18 18:55:25 2021
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/rtl_unit_tests/friscv_io_interfaces_testbench.vcd"
[dumpfile_mtime] "Tue May 18 18:43:06 2021"
[dumpfile_size] 18018
[savefile] "/Users/damien/workspace/hdl/friscv/test/rtl_unit_tests/friscv_io_interfaces_testbench.gtkw"
[timestart] 459100
[size] 2001 1249
[pos] -1 -1
*-15.762379 666000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_io_interfaces_testbench.
[treeopen] friscv_io_interfaces_testbench.dut.
[sst_width] 193
[signals_width] 300
[sst_expanded] 1
[sst_vpaned_height] 327
@c00200
-interconnect
@28
friscv_io_interfaces_testbench.dut.apb_interconnect.aclk
friscv_io_interfaces_testbench.dut.apb_interconnect.aresetn
friscv_io_interfaces_testbench.dut.apb_interconnect.srst
friscv_io_interfaces_testbench.dut.apb_interconnect.mst_en
friscv_io_interfaces_testbench.dut.apb_interconnect.mst_wr
@22
friscv_io_interfaces_testbench.dut.apb_interconnect.mst_wdata[31:0]
friscv_io_interfaces_testbench.dut.apb_interconnect.mst_strb[3:0]
friscv_io_interfaces_testbench.dut.apb_interconnect.mst_rdata[31:0]
@28
friscv_io_interfaces_testbench.dut.apb_interconnect.mst_ready
@200
-
@28
friscv_io_interfaces_testbench.dut.apb_interconnect.slv0_en
friscv_io_interfaces_testbench.dut.apb_interconnect.slv0_wr
@22
friscv_io_interfaces_testbench.dut.apb_interconnect.slv0_wdata[31:0]
friscv_io_interfaces_testbench.dut.apb_interconnect.slv0_strb[3:0]
friscv_io_interfaces_testbench.dut.apb_interconnect.slv0_rdata[31:0]
@28
friscv_io_interfaces_testbench.dut.apb_interconnect.slv0_ready
@200
-
@28
friscv_io_interfaces_testbench.dut.apb_interconnect.slv1_en
friscv_io_interfaces_testbench.dut.apb_interconnect.slv1_wr
@22
friscv_io_interfaces_testbench.dut.apb_interconnect.slv1_wdata[31:0]
friscv_io_interfaces_testbench.dut.apb_interconnect.slv1_strb[3:0]
friscv_io_interfaces_testbench.dut.apb_interconnect.slv1_rdata[31:0]
@28
friscv_io_interfaces_testbench.dut.apb_interconnect.slv1_ready
@1401200
-interconnect
@800200
-GPIOs
@28
friscv_io_interfaces_testbench.dut.gpios.aclk
friscv_io_interfaces_testbench.dut.gpios.aresetn
friscv_io_interfaces_testbench.dut.gpios.srst
friscv_io_interfaces_testbench.dut.gpios.mst_en
friscv_io_interfaces_testbench.dut.gpios.mst_wr
@22
friscv_io_interfaces_testbench.dut.gpios.mst_wdata[31:0]
friscv_io_interfaces_testbench.dut.gpios.mst_strb[3:0]
friscv_io_interfaces_testbench.dut.gpios.mst_rdata[31:0]
@28
friscv_io_interfaces_testbench.dut.gpios.mst_ready
@200
-
@22
friscv_io_interfaces_testbench.dut.gpios.register0[31:0]
friscv_io_interfaces_testbench.dut.gpios.register1[31:0]
@200
-
@22
friscv_io_interfaces_testbench.dut.gpios.gpio_in[31:0]
friscv_io_interfaces_testbench.dut.gpios.gpio_out[31:0]
@1000200
-GPIOs
@800200
-UART
@28
friscv_io_interfaces_testbench.dut.uart.aclk
@29
friscv_io_interfaces_testbench.dut.uart.aresetn
@28
friscv_io_interfaces_testbench.dut.uart.srst
friscv_io_interfaces_testbench.dut.uart.busy
friscv_io_interfaces_testbench.dut.uart.enable
@200
-
@28
friscv_io_interfaces_testbench.dut.uart.mst_en
friscv_io_interfaces_testbench.dut.uart.mst_wr
@22
friscv_io_interfaces_testbench.dut.uart.mst_addr[14:0]
friscv_io_interfaces_testbench.dut.uart.mst_wdata[31:0]
friscv_io_interfaces_testbench.dut.uart.mst_strb[3:0]
friscv_io_interfaces_testbench.dut.uart.mst_rdata[31:0]
@28
friscv_io_interfaces_testbench.dut.uart.mst_ready
@200
-
@c00022
friscv_io_interfaces_testbench.dut.uart.register0[31:0]
@28
(0)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(1)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(2)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(3)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(4)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(5)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(6)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(7)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(8)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(9)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(10)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(11)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(12)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(13)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(14)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(15)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(16)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(17)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(18)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(19)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(20)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(21)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(22)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(23)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(24)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(25)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(26)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(27)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(28)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(29)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(30)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
(31)friscv_io_interfaces_testbench.dut.uart.register0[31:0]
@1401200
-group_end
@28
friscv_io_interfaces_testbench.dut.uart.enable
friscv_io_interfaces_testbench.dut.uart.loopback_mode
friscv_io_interfaces_testbench.dut.uart.parity_en
friscv_io_interfaces_testbench.dut.uart.parity_mode
friscv_io_interfaces_testbench.dut.uart.stop_mode
@22
friscv_io_interfaces_testbench.dut.uart.clock_divider[15:0]
friscv_io_interfaces_testbench.dut.uart.register2[7:0]
friscv_io_interfaces_testbench.dut.uart.register3[7:0]
@200
-
@28
friscv_io_interfaces_testbench.dut.uart.rx_push
friscv_io_interfaces_testbench.dut.uart.rx_full
friscv_io_interfaces_testbench.dut.uart.rx_pull
friscv_io_interfaces_testbench.dut.uart.rx_empty
@200
-
@22
friscv_io_interfaces_testbench.dut.uart.rxfsm[3:0]
friscv_io_interfaces_testbench.dut.uart.rx_baud_cnt[15:0]
friscv_io_interfaces_testbench.dut.uart.rx_bit_cnt[3:0]
friscv_io_interfaces_testbench.dut.uart.rx_data[7:0]
@200
-
@28
friscv_io_interfaces_testbench.dut.uart.tx_push
@22
friscv_io_interfaces_testbench.dut.uart.register2[7:0]
@28
friscv_io_interfaces_testbench.dut.uart.tx_full
friscv_io_interfaces_testbench.dut.uart.tx_pull
@22
friscv_io_interfaces_testbench.dut.uart.tx_data[7:0]
@28
friscv_io_interfaces_testbench.dut.uart.tx_empty
@200
-
@22
friscv_io_interfaces_testbench.dut.uart.txfsm[3:0]
friscv_io_interfaces_testbench.dut.uart.tx_baud_cnt[15:0]
friscv_io_interfaces_testbench.dut.uart.tx_bit_cnt[3:0]
friscv_io_interfaces_testbench.dut.uart.tx_data_srr[7:0]
@200
-
@28
friscv_io_interfaces_testbench.dut.uart.uart_rx
friscv_io_interfaces_testbench.dut.uart.uart_tx
friscv_io_interfaces_testbench.dut.uart.uart_cts
friscv_io_interfaces_testbench.dut.uart.uart_rts
@1000200
-UART
[pattern_trace] 1
[pattern_trace] 0
