{"vcs1":{"timestamp_begin":1701297834.510722707, "rt":0.90, "ut":0.41, "st":0.31}}
{"vcselab":{"timestamp_begin":1701297835.500147605, "rt":0.88, "ut":0.57, "st":0.26}}
{"link":{"timestamp_begin":1701297836.436885584, "rt":0.49, "ut":0.17, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701297833.751188263}
{"VCS_COMP_START_TIME": 1701297833.751188263}
{"VCS_COMP_END_TIME": 1701297837.805414731}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 337660}}
{"stitch_vcselab": {"peak_mem": 222688}}
