{"Source Block": ["oh/gpio/hdl/gpio.v@117:127@HdlStmAssign", "     else if(oen_write & reg_double)\n       oen_reg[63:0] <= reg_wdata[63:0];\n     else if(oen_write)\n       oen_reg[31:0] <= reg_wdata[31:0];\n   \n   assign gpio_oen[N-1:0] = oen_reg[N-1:0];\n   \n   //odata\n   always @ (posedge clk)\n     if(odata_write & reg_double)\n       odata_reg[63:0] <= reg_wdata[63:0];\n"], "Clone Blocks": [["oh/gpio/hdl/gpio.v@133:149", "   //################################\n   //# INPUT\n   //################################ \n\n   //ien\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       ien_reg[63:0] <= {(64){1'b1}}; \n     else if(ien_write & reg_double)\n       ien_reg[63:0] <= reg_wdata[63:0];\n     else if(ien_write)\n       ien_reg[31:0] <= reg_wdata[31:0];\n\n   //idata\n   always @ (posedge clk)\n     idata_reg[63:0] <= idata_reg[63:0] |\n\t\t\t(gpio_sync[N-1:0] & ien_reg[63:0]);\n"], ["oh/gpio/hdl/gpio.v@120:134", "       oen_reg[31:0] <= reg_wdata[31:0];\n   \n   assign gpio_oen[N-1:0] = oen_reg[N-1:0];\n   \n   //odata\n   always @ (posedge clk)\n     if(odata_write & reg_double)\n       odata_reg[63:0] <= reg_wdata[63:0];\n     else if(odata_write)\n       odata_reg[31:0] <= reg_wdata[31:0];\n \n   assign gpio_out[N-1:0] = odata_reg[N-1:0];\n\n   //################################\n   //# INPUT\n"], ["oh/gpio/hdl/gpio.v@109:125", "   //################################\n   //# OUTPUT\n   //################################ \n\n   //oen (active low, tristate by default)\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       oen_reg[63:0] <= 'b0;   \n     else if(oen_write & reg_double)\n       oen_reg[63:0] <= reg_wdata[63:0];\n     else if(oen_write)\n       oen_reg[31:0] <= reg_wdata[31:0];\n   \n   assign gpio_oen[N-1:0] = oen_reg[N-1:0];\n   \n   //odata\n   always @ (posedge clk)\n"]], "Diff Content": {"Delete": [], "Add": [[122, "   oh_mux4 #(.DW(64))\n"], [122, "   oh_mux4 (.out (out_dmux[63:0]),\n"], [122, "\t    .in0 (reg_wdata[63:0]                ),.sel0 (out_write),\n"], [122, "\t    .in1 (out_reg[63:0] & reg_wdata[63:0]),.sel1 (outand_write),\n"], [122, "\t    .in2 (out_reg[63:0] | reg_wdata[63:0]),.sel2 (outorr_write),\n"], [122, "\t    .in3 (out_reg[63:0] ^ reg_wdata[63:0]),.sel3 (outxor_write));\n"]]}}