#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-696.18.7.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Mon Apr 09 00:03:53 CDT 2018
# hostname  : luigi
# pid       : 55280
# arguments : '-label' 'session_0' '-console' 'luigi:41924' '-style' 'windows' '-proj' '/home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/gsivaraman/.config/jasper/jaspergold.conf".
% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v}
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[ERROR (VERI-1171)] alu1_top.v(21): port clk is not defined
[ERROR (VERI-1171)] alu1_top.v(22): port rst is not defined
[ERROR (VERI-1128)] alu1_top.v(56): EFLAGS is not declared
[ERROR (VERI-1128)] alu1_top.v(57): EFLAGS is not declared
[ERROR (VERI-1128)] alu1_top.v(58): EFLAGS is not declared
[ERROR (VERI-1072)] alu1_top.v(85): module alu1 ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1171)] alu1_top.v(21): port clk is not defined
	[ERROR (VERI-1171)] alu1_top.v(22): port rst is not defined
	[ERROR (VERI-1128)] alu1_top.v(56): EFLAGS is not declared
	[ERROR (VERI-1128)] alu1_top.v(57): EFLAGS is not declared
	[ERROR (VERI-1128)] alu1_top.v(58): EFLAGS is not declared
	[ERROR (VERI-1072)] alu1_top.v(85): module alu1 ignored due to previous errors
ERROR at line 5 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 6 errors detected in the design file(s).

% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v}
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[ERROR (VERI-1137)] alu1_top.v(27): syntax error near ld_flag_CF
Summary of errors detected:
	[ERROR (VERI-1137)] alu1_top.v(27): syntax error near ld_flag_CF
ERROR at line 5 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 1 errors detected in the design file(s).

% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v}
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[ERROR (VERI-1137)] alu1_top.v(109): syntax error near .
[ERROR (VERI-1128)] alu1_top.v(142): w_ld_flag_CF is not declared
[ERROR (VERI-1128)] alu1_top.v(143): w_ld_flag_PF is not declared
[ERROR (VERI-1128)] alu1_top.v(144): w_ld_flag_AF is not declared
[ERROR (VERI-1128)] alu1_top.v(145): w_ld_flag_ZF is not declared
[ERROR (VERI-1128)] alu1_top.v(146): w_ld_flag_SF is not declared
[ERROR (VERI-1128)] alu1_top.v(147): w_ld_flag_OF is not declared
[ERROR (VERI-1072)] alu1_top.v(152): module alu1_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] alu1_top.v(109): syntax error near .
	[ERROR (VERI-1128)] alu1_top.v(142): w_ld_flag_CF is not declared
	[ERROR (VERI-1128)] alu1_top.v(143): w_ld_flag_PF is not declared
	[ERROR (VERI-1128)] alu1_top.v(144): w_ld_flag_AF is not declared
	[ERROR (VERI-1128)] alu1_top.v(145): w_ld_flag_ZF is not declared
	[ERROR (VERI-1128)] alu1_top.v(146): w_ld_flag_SF is not declared
	[ERROR (VERI-1128)] alu1_top.v(147): w_ld_flag_OF is not declared
	[ERROR (VERI-1072)] alu1_top.v(152): module alu1_top ignored due to previous errors
ERROR at line 5 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 8 errors detected in the design file(s).

% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v}
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[ERROR (VERI-1137)] alu1_top.v(109): syntax error near .
[ERROR (VERI-1072)] alu1_top.v(152): module alu1_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] alu1_top.v(109): syntax error near .
	[ERROR (VERI-1072)] alu1_top.v(152): module alu1_top ignored due to previous errors
ERROR at line 5 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v}
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[ERROR (VERI-1128)] alu1_top.v(94): EFLAGS is not declared
[ERROR (VERI-1128)] alu1_top.v(95): EFLAGS is not declared
[ERROR (VERI-1128)] alu1_top.v(96): EFLAGS is not declared
[ERROR (VERI-1072)] alu1_top.v(152): module alu1_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] alu1_top.v(94): EFLAGS is not declared
	[ERROR (VERI-1128)] alu1_top.v(95): EFLAGS is not declared
	[ERROR (VERI-1128)] alu1_top.v(96): EFLAGS is not declared
	[ERROR (VERI-1072)] alu1_top.v(152): module alu1_top ignored due to previous errors
ERROR at line 5 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v}
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[-- (VERI-1482)] Analyzing Verilog file or.v
[-- (VERI-1482)] Analyzing Verilog file and.v
[-- (VERI-1482)] Analyzing Verilog file not.v
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[-- (VERI-1482)] Analyzing Verilog file microarch.v
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[ERROR (VERI-1195)] alu1_top.v(109): concurrent assignment to a non-net ld_flag_CF is not permitted
[ERROR (VERI-1195)] alu1_top.v(110): concurrent assignment to a non-net ld_flag_PF is not permitted
[ERROR (VERI-1195)] alu1_top.v(111): concurrent assignment to a non-net ld_flag_AF is not permitted
[ERROR (VERI-1195)] alu1_top.v(112): concurrent assignment to a non-net ld_flag_ZF is not permitted
[ERROR (VERI-1195)] alu1_top.v(113): concurrent assignment to a non-net ld_flag_SF is not permitted
[ERROR (VERI-1195)] alu1_top.v(114): concurrent assignment to a non-net ld_flag_OF is not permitted
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(675): alu_res1_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(676): alu1_flags_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(677): cmps_flags_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(678): df_val_ex_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(679): ld_flag_CF_out_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(680): ld_flag_PF_out_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(681): ld_flag_AF_out_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(682): ld_flag_ZF_out_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(683): ld_flag_SF_out_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(684): ld_flag_OF_out_in is not declared
[ERROR (VERI-1010)] bind_wrapper_alu1.sv(675): cannot find port alu_res1 on this module
[INFO (VERI-1310)] bind_wrapper_alu1.sv(1): alu1_props is declared here
[ERROR (VERI-1010)] bind_wrapper_alu1.sv(676): cannot find port alu1_flags on this module
[INFO (VERI-1310)] bind_wrapper_alu1.sv(1): alu1_props is declared here
[ERROR (VERI-1010)] bind_wrapper_alu1.sv(677): cannot find port cmps_flags on this module
[INFO (VERI-1310)] bind_wrapper_alu1.sv(1): alu1_props is declared here
[INFO] Too many errors. Further error messages will be suppressed.
[ERROR] Module alu1_top could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1195)] alu1_top.v(109): concurrent assignment to a non-net ld_flag_CF is not permitted
	[ERROR (VERI-1195)] alu1_top.v(110): concurrent assignment to a non-net ld_flag_PF is not permitted
	[ERROR (VERI-1195)] alu1_top.v(111): concurrent assignment to a non-net ld_flag_AF is not permitted
	[ERROR (VERI-1195)] alu1_top.v(112): concurrent assignment to a non-net ld_flag_ZF is not permitted
	[ERROR (VERI-1195)] alu1_top.v(113): concurrent assignment to a non-net ld_flag_SF is not permitted
	[ERROR (VERI-1195)] alu1_top.v(114): concurrent assignment to a non-net ld_flag_OF is not permitted
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(675): alu_res1_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(676): alu1_flags_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(677): cmps_flags_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(678): df_val_ex_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(679): ld_flag_CF_out_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(680): ld_flag_PF_out_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(681): ld_flag_AF_out_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(682): ld_flag_ZF_out_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(683): ld_flag_SF_out_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(684): ld_flag_OF_out_in is not declared
	[ERROR (VERI-1010)] bind_wrapper_alu1.sv(675): cannot find port alu_res1 on this module
	[ERROR (VERI-1010)] bind_wrapper_alu1.sv(676): cannot find port alu1_flags on this module
	[ERROR (VERI-1010)] bind_wrapper_alu1.sv(677): cannot find port cmps_flags on this module
	[ERROR] Module alu1_top could not be elaborated
ERROR at line 10 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 20 errors detected in the design file(s).

% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v}
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(648): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(648): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(690): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(690): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(675): alu_res1_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(676): alu1_flags_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(677): cmps_flags_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(678): df_val_ex_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(679): ld_flag_CF_out_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(680): ld_flag_PF_out_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(681): ld_flag_AF_out_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(682): ld_flag_ZF_out_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(683): ld_flag_SF_out_in is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(684): ld_flag_OF_out_in is not declared
[ERROR (VERI-1010)] bind_wrapper_alu1.sv(675): cannot find port alu_res1 on this module
[INFO (VERI-1310)] bind_wrapper_alu1.sv(1): alu1_props is declared here
[ERROR (VERI-1010)] bind_wrapper_alu1.sv(676): cannot find port alu1_flags on this module
[INFO (VERI-1310)] bind_wrapper_alu1.sv(1): alu1_props is declared here
[ERROR (VERI-1010)] bind_wrapper_alu1.sv(677): cannot find port cmps_flags on this module
[INFO (VERI-1310)] bind_wrapper_alu1.sv(1): alu1_props is declared here
[ERROR (VERI-1010)] bind_wrapper_alu1.sv(678): cannot find port df_val_ex on this module
[INFO (VERI-1310)] bind_wrapper_alu1.sv(1): alu1_props is declared here
[ERROR (VERI-1010)] bind_wrapper_alu1.sv(679): cannot find port ld_flag_CF on this module
[INFO (VERI-1310)] bind_wrapper_alu1.sv(1): alu1_props is declared here
[ERROR (VERI-1010)] bind_wrapper_alu1.sv(680): cannot find port ld_flag_PF on this module
[INFO (VERI-1310)] bind_wrapper_alu1.sv(1): alu1_props is declared here
[ERROR (VERI-1010)] bind_wrapper_alu1.sv(681): cannot find port ld_flag_AF on this module
[INFO (VERI-1310)] bind_wrapper_alu1.sv(1): alu1_props is declared here
[ERROR (VERI-1010)] bind_wrapper_alu1.sv(682): cannot find port ld_flag_ZF on this module
[INFO (VERI-1310)] bind_wrapper_alu1.sv(1): alu1_props is declared here
[ERROR (VERI-1010)] bind_wrapper_alu1.sv(683): cannot find port ld_flag_SF on this module
[INFO (VERI-1310)] bind_wrapper_alu1.sv(1): alu1_props is declared here
[INFO] Too many errors. Further error messages will be suppressed.
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] microarch.v(9): compiling module or2$
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[WARN (VERI-1063)] zero_sizes.v(64): instantiating unknown module nor2$
[INFO (VERI-1018)] microarch.v(1): compiling module nand2$
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[WARN (VERI-1063)] zero_sizes.v(44): instantiating unknown module nand4$
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[WARN (VERI-1063)] zero_sizes.v(18): instantiating unknown module nor4$
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[WARN (VERI-1063)] parity_netlist.v(12): instantiating unknown module xnor2$
[WARN (VERI-1063)] or.v(53): instantiating unknown module mux_nbit_4x1
[INFO (VERI-1018)] and.v(1): compiling module and32
[WARN (VERI-1063)] and.v(9): instantiating unknown module and2$
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] microarch.v(33): compiling module mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[WARN (VERI-1063)] zero_sizes.v(79): instantiating unknown module and3$
[INFO (VERI-1018)] microarch.v(58): compiling module inv1$
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[WARN (VERI-1063)] alu1.v(77): instantiating unknown module mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[WARN (VERI-1063)] cond_sum8_c.v(11): instantiating unknown module nibble_low
[WARN (VERI-1063)] cond_sum8_c.v(12): instantiating unknown module nibble_high
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1018)] microarch.v(49): compiling module xor2$
[WARN (VERI-1063)] alu1.v(135): instantiating unknown module mux_nbit_2x1
[WARN (VERI-1063)] alu1.v(136): instantiating unknown module cond_sum32
[WARN (VERI-9028)] alu1.v(136): missing/open ports on instance u_sr2_ch of module cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1018)] microarch.v(41): compiling module nand3$
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[WARN (VERI-1063)] alu1.v(161): instantiating unknown module cond_sum8
[WARN (VERI-9028)] alu1.v(161): missing/open ports on instance u_al6 of module cond_sum8
[WARN (VERI-9028)] alu1.v(162): missing/open ports on instance u_al60 of module cond_sum8
[WARN (VERI-9028)] alu1.v(163): missing/open ports on instance u_al66 of module cond_sum8
[WARN (VERI-1063)] alu1.v(180): instantiating unknown module mux4$
[WARN (VERI-1063)] alu1.v(207): instantiating unknown module ld_override
[WARN (VERI-1330)] alu1_top.v(90): actual bit length 1 differs from formal bit length 32 for port eax
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-8000)] bind_wrapper_alu1.sv(675): Creating net alu_res1_in
[INFO (VERI-8000)] bind_wrapper_alu1.sv(676): Creating net alu1_flags_in
[INFO (VERI-8000)] bind_wrapper_alu1.sv(677): Creating net cmps_flags_in
[INFO (VERI-8000)] bind_wrapper_alu1.sv(678): Creating net df_val_ex_in
[INFO (VERI-8000)] bind_wrapper_alu1.sv(679): Creating net ld_flag_CF_out_in
[INFO (VERI-8000)] bind_wrapper_alu1.sv(680): Creating net ld_flag_PF_out_in
[INFO (VERI-8000)] bind_wrapper_alu1.sv(681): Creating net ld_flag_AF_out_in
[INFO (VERI-8000)] bind_wrapper_alu1.sv(682): Creating net ld_flag_ZF_out_in
[INFO (VERI-8000)] bind_wrapper_alu1.sv(683): Creating net ld_flag_SF_out_in
[INFO (VERI-8000)] bind_wrapper_alu1.sv(684): Creating net ld_flag_OF_out_in
[WARN (VERI-9028)] bind_wrapper_alu1.sv(684): missing/open ports on instance u_alu1_props of module alu1_props
[WARN (VDB-1002)] alu1_top.v(90): net EAX does not have a driver
[WARN (VDB-1013)] bind_wrapper_alu1.sv(684): input port alu_res1_in[31] is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
WARNING (WNL021): bind_wrapper_alu1.sv(675): external reference "alu_res1_in" remains unresolved and will be treated as a free net.
WARNING (WNL021): bind_wrapper_alu1.sv(676): external reference "alu1_flags_in" remains unresolved and will be treated as a free net.
WARNING (WNL021): bind_wrapper_alu1.sv(677): external reference "cmps_flags_in" remains unresolved and will be treated as a free net.
WARNING (WNL021): bind_wrapper_alu1.sv(678): external reference "df_val_ex_in" remains unresolved and will be treated as a free net.
WARNING (WNL021): bind_wrapper_alu1.sv(679): external reference "ld_flag_CF_out_in" remains unresolved and will be treated as a free net.
WARNING (WNL021): bind_wrapper_alu1.sv(680): external reference "ld_flag_PF_out_in" remains unresolved and will be treated as a free net.
WARNING (WNL021): bind_wrapper_alu1.sv(681): external reference "ld_flag_AF_out_in" remains unresolved and will be treated as a free net.
WARNING (WNL021): bind_wrapper_alu1.sv(682): external reference "ld_flag_ZF_out_in" remains unresolved and will be treated as a free net.
WARNING (WNL021): bind_wrapper_alu1.sv(683): external reference "ld_flag_SF_out_in" remains unresolved and will be treated as a free net.
WARNING (WNL021): bind_wrapper_alu1.sv(684): external reference "ld_flag_OF_out_in" remains unresolved and will be treated as a free net.
ERROR (ENL058): Unable to elaborate module/entity "mux_nbit_4x1" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux_nbit_4x1" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "mux_nbit_2x1" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux_nbit_2x1" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "cond_sum32" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m cond_sum32" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "cond_sum8" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m cond_sum8" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "mux4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux4$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "ld_override" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m ld_override" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nor2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nor2$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nand4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nand4$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nor4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nor4$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "xnor2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m xnor2$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "and2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m and2$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "and3$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m and3$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nibble_low" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nibble_low" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nibble_high" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nibble_high" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
WARNING (WNL009): Module "nor2$" is not defined and is not black boxed.
    Use "-bboxm nor2$" if you want to black box this module/entity.
WARNING (WNL009): Module "nand4$" is not defined and is not black boxed.
    Use "-bboxm nand4$" if you want to black box this module/entity.
WARNING (WNL009): Module "nor4$" is not defined and is not black boxed.
    Use "-bboxm nor4$" if you want to black box this module/entity.
WARNING (WNL009): Module "xnor2$" is not defined and is not black boxed.
    Use "-bboxm xnor2$" if you want to black box this module/entity.
WARNING (WNL009): Module "mux_nbit_4x1" is not defined and is not black boxed.
    Use "-bboxm mux_nbit_4x1" if you want to black box this module/entity.
WARNING (WNL009): Module "and2$" is not defined and is not black boxed.
    Use "-bboxm and2$" if you want to black box this module/entity.
WARNING (WNL009): Module "and3$" is not defined and is not black boxed.
    Use "-bboxm and3$" if you want to black box this module/entity.
WARNING (WNL009): Module "nibble_low" is not defined and is not black boxed.
    Use "-bboxm nibble_low" if you want to black box this module/entity.
WARNING (WNL009): Module "nibble_high" is not defined and is not black boxed.
    Use "-bboxm nibble_high" if you want to black box this module/entity.
WARNING (WNL009): Module "mux_nbit_2x1" is not defined and is not black boxed.
    Use "-bboxm mux_nbit_2x1" if you want to black box this module/entity.
WARNING (WNL009): Module "cond_sum32" is not defined and is not black boxed.
    Use "-bboxm cond_sum32" if you want to black box this module/entity.
WARNING (WNL009): Module "cond_sum8" is not defined and is not black boxed.
    Use "-bboxm cond_sum8" if you want to black box this module/entity.
WARNING (WNL009): Module "mux4$" is not defined and is not black boxed.
    Use "-bboxm mux4$" if you want to black box this module/entity.
WARNING (WNL009): Module "ld_override" is not defined and is not black boxed.
    Use "-bboxm ld_override" if you want to black box this module/entity.
Summary of errors detected:
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(675): alu_res1_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(676): alu1_flags_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(677): cmps_flags_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(678): df_val_ex_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(679): ld_flag_CF_out_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(680): ld_flag_PF_out_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(681): ld_flag_AF_out_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(682): ld_flag_ZF_out_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(683): ld_flag_SF_out_in is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(684): ld_flag_OF_out_in is not declared
	[ERROR (VERI-1010)] bind_wrapper_alu1.sv(675): cannot find port alu_res1 on this module
	[ERROR (VERI-1010)] bind_wrapper_alu1.sv(676): cannot find port alu1_flags on this module
	[ERROR (VERI-1010)] bind_wrapper_alu1.sv(677): cannot find port cmps_flags on this module
	[ERROR (VERI-1010)] bind_wrapper_alu1.sv(678): cannot find port df_val_ex on this module
	[ERROR (VERI-1010)] bind_wrapper_alu1.sv(679): cannot find port ld_flag_CF on this module
	[ERROR (VERI-1010)] bind_wrapper_alu1.sv(680): cannot find port ld_flag_PF on this module
	[ERROR (VERI-1010)] bind_wrapper_alu1.sv(681): cannot find port ld_flag_AF on this module
	[ERROR (VERI-1010)] bind_wrapper_alu1.sv(682): cannot find port ld_flag_ZF on this module
	[ERROR (VERI-1010)] bind_wrapper_alu1.sv(683): cannot find port ld_flag_SF on this module
	ERROR (ENL058): Unable to elaborate module/entity "mux_nbit_4x1" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux_nbit_4x1" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "mux_nbit_2x1" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux_nbit_2x1" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "cond_sum32" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m cond_sum32" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "cond_sum8" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m cond_sum8" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "mux4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux4$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "ld_override" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m ld_override" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nor2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nor2$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nand4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nand4$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nor4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nor4$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "xnor2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m xnor2$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "and2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m and2$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "and3$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m and3$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nibble_low" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nibble_low" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nibble_high" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nibble_high" if you want to black box this module/entity.
ERROR at line 10 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 33 errors detected in the design file(s).

% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v}
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(648): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(648): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(690): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(690): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(679): ld_flag_CF_out is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(680): ld_flag_PF_out is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(681): ld_flag_AF_out is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(682): ld_flag_ZF_out is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(683): ld_flag_SF_out is not declared
[ERROR (VERI-1128)] bind_wrapper_alu1.sv(684): ld_flag_OF_out is not declared
[ERROR (VERI-1265)] bind_wrapper_alu1.sv(679): port ld_flag_CF_in is already connected
[ERROR (VERI-1265)] bind_wrapper_alu1.sv(680): port ld_flag_PF_in is already connected
[ERROR (VERI-1265)] bind_wrapper_alu1.sv(681): port ld_flag_AF_in is already connected
[ERROR (VERI-1265)] bind_wrapper_alu1.sv(682): port ld_flag_ZF_in is already connected
[ERROR (VERI-1265)] bind_wrapper_alu1.sv(683): port ld_flag_SF_in is already connected
[ERROR (VERI-1265)] bind_wrapper_alu1.sv(684): port ld_flag_OF_in is already connected
[WARN (VERI-1927)] bind_wrapper_alu1.sv(684): port ld_flag_CF_out_in remains unconnected for this instance
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] microarch.v(9): compiling module or2$
[INFO (VERI-1108)] microarch.v(9): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] microarch.v(1): compiling module nand2$
[INFO (VERI-1108)] microarch.v(1): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] microarch.v(33): compiling module mux2$
[INFO (VERI-1108)] microarch.v(33): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] microarch.v(58): compiling module inv1$
[INFO (VERI-1108)] microarch.v(58): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1018)] microarch.v(49): compiling module xor2$
[INFO (VERI-1108)] microarch.v(49): replacing existing cell xor2$
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1018)] microarch.v(41): compiling module nand3$
[INFO (VERI-1108)] microarch.v(41): replacing existing cell nand3$
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[WARN (VERI-1330)] alu1_top.v(90): actual bit length 1 differs from formal bit length 32 for port eax
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-8000)] bind_wrapper_alu1.sv(679): Creating net ld_flag_CF_out
[ERROR (VDB-1008)] bind_wrapper_alu1.sv(684): port ld_flag_CF_in is already connected to instance u_alu1_props
[INFO (VERI-8000)] bind_wrapper_alu1.sv(680): Creating net ld_flag_PF_out
[INFO (VERI-8000)] bind_wrapper_alu1.sv(681): Creating net ld_flag_AF_out
[INFO (VERI-8000)] bind_wrapper_alu1.sv(682): Creating net ld_flag_ZF_out
[INFO (VERI-8000)] bind_wrapper_alu1.sv(683): Creating net ld_flag_SF_out
[INFO (VERI-8000)] bind_wrapper_alu1.sv(684): Creating net ld_flag_OF_out
[WARN (VERI-9028)] bind_wrapper_alu1.sv(684): missing/open ports on instance u_alu1_props of module alu1_props
[INFO (VERI-1073)] alu1_top.v(1): module alu1_top remains a blackbox, due to errors in its contents
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
ERROR (ENL134): Unable to elaborate design as top module "alu1_top" is black boxed.
Summary of errors detected:
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(679): ld_flag_CF_out is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(680): ld_flag_PF_out is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(681): ld_flag_AF_out is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(682): ld_flag_ZF_out is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(683): ld_flag_SF_out is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu1.sv(684): ld_flag_OF_out is not declared
	[ERROR (VERI-1265)] bind_wrapper_alu1.sv(679): port ld_flag_CF_in is already connected
	[ERROR (VERI-1265)] bind_wrapper_alu1.sv(680): port ld_flag_PF_in is already connected
	[ERROR (VERI-1265)] bind_wrapper_alu1.sv(681): port ld_flag_AF_in is already connected
	[ERROR (VERI-1265)] bind_wrapper_alu1.sv(682): port ld_flag_ZF_in is already connected
	[ERROR (VERI-1265)] bind_wrapper_alu1.sv(683): port ld_flag_SF_in is already connected
	[ERROR (VERI-1265)] bind_wrapper_alu1.sv(684): port ld_flag_OF_in is already connected
	[ERROR (VDB-1008)] bind_wrapper_alu1.sv(684): port ld_flag_CF_in is already connected to instance u_alu1_props
	ERROR (ENL134): Unable to elaborate design as top module "alu1_top" is black boxed.
ERROR at line 10 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 14 errors detected in the design file(s).

% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v}
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(648): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(648): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(690): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(690): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] microarch.v(9): compiling module or2$
[INFO (VERI-1108)] microarch.v(9): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] microarch.v(1): compiling module nand2$
[INFO (VERI-1108)] microarch.v(1): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] microarch.v(33): compiling module mux2$
[INFO (VERI-1108)] microarch.v(33): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] microarch.v(58): compiling module inv1$
[INFO (VERI-1108)] microarch.v(58): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1018)] microarch.v(49): compiling module xor2$
[INFO (VERI-1108)] microarch.v(49): replacing existing cell xor2$
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1018)] microarch.v(41): compiling module nand3$
[INFO (VERI-1108)] microarch.v(41): replacing existing cell nand3$
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[WARN (VERI-1330)] alu1_top.v(90): actual bit length 1 differs from formal bit length 32 for port eax
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[WARN (VDB-1002)] alu1_top.v(90): net EAX does not have a driver
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
ERROR (ENL058): Unable to elaborate module/entity "mux_nbit_4x1" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux_nbit_4x1" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "mux_nbit_2x1" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux_nbit_2x1" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "cond_sum32" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m cond_sum32" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "cond_sum8" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m cond_sum8" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "mux4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux4$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "ld_override" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m ld_override" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nor2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nor2$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nand4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nand4$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nor4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nor4$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "xnor2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m xnor2$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "and2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m and2$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "and3$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m and3$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nibble_low" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nibble_low" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nibble_high" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nibble_high" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "mux_nbit_4x1" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux_nbit_4x1" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "mux_nbit_2x1" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux_nbit_2x1" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "cond_sum32" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m cond_sum32" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "cond_sum8" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m cond_sum8" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "mux4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux4$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "ld_override" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m ld_override" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nor2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nor2$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nand4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nand4$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nor4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nor4$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "xnor2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m xnor2$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "and2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m and2$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "and3$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m and3$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nibble_low" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nibble_low" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nibble_high" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nibble_high" if you want to black box this module/entity.
ERROR at line 10 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 14 errors detected in the design file(s).

% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(648): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(648): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(690): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(690): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] microarch.v(9): compiling module or2$
[INFO (VERI-1108)] microarch.v(9): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] microarch.v(1): compiling module nand2$
[INFO (VERI-1108)] microarch.v(1): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] microarch.v(33): compiling module mux2$
[INFO (VERI-1108)] microarch.v(33): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] microarch.v(58): compiling module inv1$
[INFO (VERI-1108)] microarch.v(58): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] microarch.v(49): compiling module xor2$
[INFO (VERI-1108)] microarch.v(49): replacing existing cell xor2$
[INFO (VERI-1018)] microarch.v(41): compiling module nand3$
[INFO (VERI-1108)] microarch.v(41): replacing existing cell nand3$
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1109)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing unknown cell nibble_low with a valid definition
[INFO (VERI-1519)] cond_sum8_c.v(11): first instantiation was done here
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1109)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing unknown cell nibble_high with a valid definition
[INFO (VERI-1519)] cond_sum8_c.v(12): first instantiation was done here
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1109)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing unknown cell cond_sum8 with a valid definition
[INFO (VERI-1519)] alu1.v(163): first instantiation was done here
[INFO (VERI-1109)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing unknown cell cond_sum32 with a valid definition
[INFO (VERI-1519)] alu1.v(136): first instantiation was done here
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[WARN (VERI-1330)] alu1_top.v(90): actual bit length 1 differs from formal bit length 32 for port eax
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[WARN (VDB-1002)] alu1_top.v(90): net EAX does not have a driver
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
ERROR (ENL058): Unable to elaborate module/entity "mux4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux4$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "ld_override" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m ld_override" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nor2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nor2$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nand4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nand4$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "nor4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nor4$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "xnor2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m xnor2$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "and2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m and2$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "and3$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m and3$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "mux4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mux4$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "ld_override" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m ld_override" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nor2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nor2$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nand4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nand4$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "nor4$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m nor4$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "xnor2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m xnor2$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "and2$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m and2$" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "and3$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m and3$" if you want to black box this module/entity.
ERROR at line 10 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 8 errors detected in the design file(s).

% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(648): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(648): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(690): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(690): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1109)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing unknown cell nor2$ with a valid definition
[INFO (VERI-1519)] zero_sizes.v(70): first instantiation was done here
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1109)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing unknown cell nand4$ with a valid definition
[INFO (VERI-1519)] zero_sizes.v(46): first instantiation was done here
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1109)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing unknown cell nor4$ with a valid definition
[INFO (VERI-1519)] zero_sizes.v(32): first instantiation was done here
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1109)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing unknown cell xnor2$ with a valid definition
[INFO (VERI-1519)] bit_shift_left_flgs.v(72): first instantiation was done here
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1109)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing unknown cell mux4$ with a valid definition
[INFO (VERI-1519)] ../../../reuse/sub_designs/mux_nbit_4x1.v(15): first instantiation was done here
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1109)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing unknown cell and2$ with a valid definition
[INFO (VERI-1519)] cond_sum32_c.v(56): first instantiation was done here
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1109)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing unknown cell and3$ with a valid definition
[INFO (VERI-1519)] zero_sizes.v(79): first instantiation was done here
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[WARN (VERI-1330)] alu1_top.v(90): actual bit length 1 differs from formal bit length 32 for port eax
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[WARN (VDB-1002)] alu1_top.v(90): net EAX does not have a driver
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
ERROR (ENL058): Unable to elaborate module/entity "ld_override" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m ld_override" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "ld_override" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m ld_override" if you want to black box this module/entity.
ERROR at line 12 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 1 errors detected in the design file(s).

% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(648): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(648): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(690): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(690): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1109)] ld_override_netlist.v(6): replacing unknown cell ld_override with a valid definition
[INFO (VERI-1519)] alu1.v(207): first instantiation was done here
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[WARN (VERI-1330)] alu1_top.v(90): actual bit length 1 differs from formal bit length 32 for port eax
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[WARN (VDB-1002)] alu1_top.v(90): net EAX does not have a driver
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% 
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 9 of 9 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.009s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.05 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.06 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.07 s]
0.Hp: Proof Simplification Iteration 19	[0.07 s]
0.Hp: Proof Simplification Iteration 20	[0.08 s]
0.Hp: Proof Simplification Iteration 21	[0.08 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.09 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.10 s]
0.Hp: Proof Simplification Iteration 26	[0.10 s]
0.Hp: Proof Simplification Iteration 27	[0.11 s]
0.Hp: Proof Simplification Iteration 28	[0.11 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.12 s]
0.Hp: Proof Simplification Iteration 31	[0.12 s]
0.Hp: Proof Simplification Iteration 32	[0.13 s]
0.Hp: Proof Simplification Iteration 33	[0.13 s]
Proof Simplification completed in 0.15 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 33287@luigi(local) jg_55280_luigi_1
0.N: Proofgrid shell started at 33296@luigi(local) jg_55280_luigi_1
0.Hp: Proofgrid shell started at 33278@luigi(local) jg_55280_luigi_1
0.B: Proofgrid shell started at 33305@luigi(local) jg_55280_luigi_1
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.03 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.03 s]
0.N: A trace with 2 cycles was found. [0.04 s]
0.N: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu_res1_chk" in 0.04 s.
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.04 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Ht: A trace with 2 cycles was found. [0.05 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.05 s.
0.N: Trace Attempt  2	[0.00 s]
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_df_val_ex_chk"	[0.00 s].
0.Ht: A trace with 2 cycles was found. [0.05 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_df_val_ex_chk" in 0.05 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.05 s]
Initiating shutdown of proof (@ 0.06 s)
0.Ht: All properties determined. [0.05 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: All properties determined. [0.05 s]
0.Ht: Exited with Success (@ 0.06 s)
0.N: Exited with Success (@ 0.06 s)
0.Hp: Exited with Success (@ 0.06 s)
0.B: All properties determined. [0.06 s]
0.B: Exited with Success (@ 0.06 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 9 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 7 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.08 s]
0.Hp: Proof Simplification Iteration 31	[0.08 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.09 s]
0.Hp: Proof Simplification Iteration 34	[0.09 s]
Proof Simplification completed in 0.10 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 36625@luigi(local) jg_55280_luigi_2
0.N: Proofgrid shell started at 36638@luigi(local) jg_55280_luigi_2
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 36615@luigi(local) jg_55280_luigi_2
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 36659@luigi(local) jg_55280_luigi_2
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  4	[0.05 s]
0.N: Trace Attempt  5	[0.05 s]
0.Ht: Trace Attempt  7	[0.02 s]
0.Ht: A trace with 7 cycles was found. [0.06 s]
0.Ht: All properties determined. [0.06 s]
Initiating shutdown of proof (@ 0.06 s)
0.N: All properties determined. [0.06 s]
0.Ht: Exited with Success (@ 0.06 s)
0.N: Exited with Success (@ 0.06 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.06 s]
0.Hp: Exited with Success (@ 0.06 s)
0.B: All properties determined. [0.06 s]
0.B: Exited with Success (@ 0.07 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(647): syntax error near (
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(648): syntax error near (
[ERROR (VERI-1072)] bind_wrapper_alu1.sv(650): module alu1_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu1.sv(692): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(647): syntax error near (
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(648): syntax error near (
	[ERROR (VERI-1072)] bind_wrapper_alu1.sv(650): module alu1_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu1.sv(692): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(650): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(648): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(692): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(690): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[WARN (VERI-1330)] alu1_top.v(90): actual bit length 1 differs from formal bit length 32 for port eax
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[WARN (VDB-1002)] alu1_top.v(90): net EAX does not have a driver
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% 
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 11 of 11 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.07 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.08 s]
0.Hp: Proof Simplification Iteration 21	[0.08 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.09 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.10 s]
0.Hp: Proof Simplification Iteration 26	[0.10 s]
0.Hp: Proof Simplification Iteration 27	[0.11 s]
0.Hp: Proof Simplification Iteration 28	[0.11 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.12 s]
0.Hp: Proof Simplification Iteration 31	[0.12 s]
0.Hp: Proof Simplification Iteration 32	[0.13 s]
0.Hp: Proof Simplification Iteration 33	[0.13 s]
Proof Simplification completed in 0.14 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 40145@luigi(local) jg_55280_luigi_3
0.N: Proofgrid shell started at 40157@luigi(local) jg_55280_luigi_3
0.Hp: Proofgrid shell started at 40136@luigi(local) jg_55280_luigi_3
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 40166@luigi(local) jg_55280_luigi_3
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.N: A trace with 2 cycles was found. [0.01 s]
0.N: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu_res1_chk" in 0.02 s.
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.02 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.00 s.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_df_val_ex_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_df_val_ex_chk" in 0.00 s.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk"	[0.00 s].
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_af_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.00 s.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.00 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.00 s.
0.N: All properties determined. [0.03 s]
Initiating shutdown of proof (@ 0.04 s)
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.Ht: All properties determined. [0.03 s]
0.N: Exited with Success (@ 0.04 s)
0.B: All properties determined. [0.03 s]
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.04 s]
0.Ht: Exited with Success (@ 0.04 s)
0.B: Exited with Success (@ 0.04 s)
0.Hp: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 9 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 7 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.08 s]
0.Hp: Proof Simplification Iteration 31	[0.08 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.09 s]
0.Hp: Proof Simplification Iteration 34	[0.09 s]
Proof Simplification completed in 0.10 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 40863@luigi(local) jg_55280_luigi_4
0.N: Proofgrid shell started at 40874@luigi(local) jg_55280_luigi_4
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 40854@luigi(local) jg_55280_luigi_4
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 40883@luigi(local) jg_55280_luigi_4
0.B: Cluster is entering permanent allocation mode.
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  4	[0.06 s]
0.N: Trace Attempt  5	[0.06 s]
0.Ht: Trace Attempt  7	[0.02 s]
0.Ht: A trace with 7 cycles was found. [0.06 s]
0.Ht: All properties determined. [0.06 s]
Initiating shutdown of proof (@ 0.06 s)
0.Ht: Exited with Success (@ 0.06 s)
0.N: All properties determined. [0.06 s]
0.N: Exited with Success (@ 0.06 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.06 s]
0.Hp: Exited with Success (@ 0.07 s)
0.B: All properties determined. [0.07 s]
0.B: Exited with Success (@ 0.07 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(650): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(650): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(692): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(692): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[WARN (VERI-1330)] alu1_top.v(90): actual bit length 1 differs from formal bit length 32 for port eax
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[WARN (VDB-1002)] alu1_top.v(90): net EAX does not have a driver
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% 
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 11 of 11 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.04 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.05 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.06 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.07 s]
0.Hp: Proof Simplification Iteration 19	[0.07 s]
0.Hp: Proof Simplification Iteration 20	[0.08 s]
0.Hp: Proof Simplification Iteration 21	[0.08 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.09 s]
0.Hp: Proof Simplification Iteration 24	[0.09 s]
0.Hp: Proof Simplification Iteration 25	[0.10 s]
0.Hp: Proof Simplification Iteration 26	[0.10 s]
0.Hp: Proof Simplification Iteration 27	[0.11 s]
0.Hp: Proof Simplification Iteration 28	[0.11 s]
0.Hp: Proof Simplification Iteration 29	[0.11 s]
0.Hp: Proof Simplification Iteration 30	[0.12 s]
0.Hp: Proof Simplification Iteration 31	[0.12 s]
0.Hp: Proof Simplification Iteration 32	[0.12 s]
0.Hp: Proof Simplification Iteration 33	[0.13 s]
Proof Simplification completed in 0.14 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 54406@luigi(local) jg_55280_luigi_5
0.N: Proofgrid shell started at 54415@luigi(local) jg_55280_luigi_5
0.Hp: Proofgrid shell started at 54397@luigi(local) jg_55280_luigi_5
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 54424@luigi(local) jg_55280_luigi_5
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.04 s.
0.Ht: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.04 s.
0.Ht: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.04 s.
0.Ht: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.04 s.
0.Ht: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.04 s.
0.Ht: Trace Attempt  2	[0.04 s]
0.Hp: Trace Attempt  1	[0.04 s]
0.B: Trace Attempt  2	[0.06 s]
0.Hp: Trace Attempt  2	[0.09 s]
0.N: A trace with 2 cycles was found. [0.11 s]
0.N: A trace with 2 cycles was found. [0.11 s]
0.N: A trace with 2 cycles was found. [0.11 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu_res1_chk" in 0.11 s.
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.11 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.11 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_df_val_ex_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_df_val_ex_chk" in 0.00 s.
0.B: All properties determined. [0.11 s]
Initiating shutdown of proof (@ 0.12 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.11 s]
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.11 s]
0.N: All properties determined. [0.11 s]
0.Hp: Exited with Success (@ 0.12 s)
0.Ht: Exited with Success (@ 0.12 s)
0.N: Exited with Success (@ 0.12 s)
0.B: Exited with Success (@ 0.12 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 9 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 7 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.08 s]
0.Hp: Proof Simplification Iteration 31	[0.08 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.09 s]
0.Hp: Proof Simplification Iteration 34	[0.09 s]
Proof Simplification completed in 0.10 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 55600@luigi(local) jg_55280_luigi_6
0.N: Proofgrid shell started at 55613@luigi(local) jg_55280_luigi_6
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 55584@luigi(local) jg_55280_luigi_6
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 55627@luigi(local) jg_55280_luigi_6
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  4	[0.05 s]
0.N: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  7	[0.06 s]
0.N: A trace with 7 cycles was found. [0.07 s]
0.N: All properties determined. [0.07 s]
Initiating shutdown of proof (@ 0.07 s)
0.N: Exited with Success (@ 0.08 s)
0.B: Trace Attempt  3	[0.07 s]
0.Ht: Trace Attempt  7	[0.02 s]
0.Ht: All properties determined. [0.07 s]
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.08 s]
0.Ht: Exited with Success (@ 0.08 s)
0.Hp: Exited with Success (@ 0.08 s)
0.B: All properties determined. [0.10 s]
0.B: Exited with Success (@ 0.11 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(651): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(650): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(693): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(692): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[WARN (VERI-1330)] alu1_top.v(90): actual bit length 1 differs from formal bit length 32 for port eax
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[WARN (VDB-1002)] alu1_top.v(90): net EAX does not have a driver
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.009s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.07 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.08 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.09 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.10 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.11 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.12 s]
0.Hp: Proof Simplification Iteration 31	[0.13 s]
0.Hp: Proof Simplification Iteration 32	[0.13 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.15 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 64635@luigi(local) jg_55280_luigi_7
0.N: Proofgrid shell started at 64644@luigi(local) jg_55280_luigi_7
0.Hp: Proofgrid shell started at 64624@luigi(local) jg_55280_luigi_7
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 64653@luigi(local) jg_55280_luigi_7
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Hp: Trace Attempt  1	[0.03 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.04 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.N: A trace with 2 cycles was found. [0.03 s]
0.N: A trace with 2 cycles was found. [0.03 s]
0.N: A trace with 2 cycles was found. [0.03 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu_res1_chk" in 0.04 s.
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.04 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.04 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_df_val_ex_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.00 s.
0.N: All properties determined. [0.04 s]
Initiating shutdown of proof (@ 0.04 s)
0.B: Trace Attempt  2	[0.04 s]
0.Hp: Interrupted (multi)
0.N: Exited with Success (@ 0.04 s)
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.04 s]
0.Ht: All properties determined. [0.04 s]
0.Ht: Exited with Success (@ 0.04 s)
0.Hp: Exited with Success (@ 0.04 s)
0.B: All properties determined. [0.07 s]
0.B: Exited with Success (@ 0.07 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 1 (11.1111%)
	       - marked_proven: 0 (0%)
	       - cex          : 8 (88.8889%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 7 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.08 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.09 s]
0.Hp: Proof Simplification Iteration 34	[0.09 s]
Proof Simplification completed in 0.10 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 64753@luigi(local) jg_55280_luigi_8
0.N: Proofgrid shell started at 64763@luigi(local) jg_55280_luigi_8
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 64741@luigi(local) jg_55280_luigi_8
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 64772@luigi(local) jg_55280_luigi_8
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.Ht: Trace Attempt  7	[0.02 s]
0.Ht: A trace with 7 cycles was found. [0.05 s]
0.Ht: All properties determined. [0.05 s]
Initiating shutdown of proof (@ 0.05 s)
0.Ht: Exited with Success (@ 0.05 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.05 s]
0.Hp: Exited with Success (@ 0.05 s)
0.N: Trace Attempt  6	[0.05 s]
0.N: All properties determined. [0.05 s]
0.N: Exited with Success (@ 0.06 s)
0.B: All properties determined. [0.07 s]
0.B: Exited with Success (@ 0.07 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(651): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(651): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(693): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(693): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% 
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.009s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.05 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.06 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.10 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.13 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 72994@luigi(local) jg_55280_luigi_9
0.N: Proofgrid shell started at 73003@luigi(local) jg_55280_luigi_9
0.Hp: Proofgrid shell started at 72984@luigi(local) jg_55280_luigi_9
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 73012@luigi(local) jg_55280_luigi_9
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.03 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.Ht: A trace with 2 cycles was found. [0.07 s]
0.Ht: A trace with 2 cycles was found. [0.07 s]
0.Ht: A trace with 2 cycles was found. [0.07 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu_res1_chk" in 0.07 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.07 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.07 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_df_val_ex_chk"	[0.00 s].
0.Ht: Trace Attempt  3	[0.07 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_df_val_ex_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.00 s.
0.B: All properties determined. [0.07 s]
Initiating shutdown of proof (@ 0.08 s)
0.Ht: Trace Attempt  4	[0.07 s]
0.Ht: Trace Attempt  5	[0.08 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: All properties determined. [0.08 s]
0.B: Exited with Success (@ 0.08 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.08 s]
0.N: Exited with Success (@ 0.08 s)
0.Ht: Exited with Success (@ 0.08 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.08 s]
0.Hp: Exited with Success (@ 0.08 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 1 (11.1111%)
	       - marked_proven: 0 (0%)
	       - cex          : 8 (88.8889%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 8 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.08 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.09 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
Proof Simplification completed in 0.11 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 73531@luigi(local) jg_55280_luigi_10
0.N: Proofgrid shell started at 73540@luigi(local) jg_55280_luigi_10
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 73521@luigi(local) jg_55280_luigi_10
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 73550@luigi(local) jg_55280_luigi_10
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.N: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  5	[0.07 s]
0.Ht: Trace Attempt  8	[0.02 s]
0.Ht: A trace with 8 cycles was found. [0.10 s]
0.Ht: All properties determined. [0.10 s]
Initiating shutdown of proof (@ 0.10 s)
0.Ht: Exited with Success (@ 0.10 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.10 s]
0.Hp: Exited with Success (@ 0.10 s)
0.B: All properties determined. [0.10 s]
0.B: Exited with Success (@ 0.10 s)
0.N: Trace Attempt  7	[0.09 s]
0.N: All properties determined. [0.10 s]
0.N: Exited with Success (@ 0.10 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(656): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(651): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(698): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(693): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.07 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.08 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.10 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.11 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.13 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 26493@luigi(local) jg_55280_luigi_11
0.N: Proofgrid shell started at 26502@luigi(local) jg_55280_luigi_11
0.Hp: Proofgrid shell started at 26484@luigi(local) jg_55280_luigi_11
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 26511@luigi(local) jg_55280_luigi_11
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.03 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.N: A trace with 2 cycles was found. [0.03 s]
0.N: A trace with 2 cycles was found. [0.03 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu_res1_chk" in 0.04 s.
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.04 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.01 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_df_val_ex_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.00 s.
0.N: All properties determined. [0.04 s]
Initiating shutdown of proof (@ 0.05 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.05 s]
0.N: Exited with Success (@ 0.05 s)
0.Hp: Interrupted (multi)
0.Ht: Exited with Success (@ 0.05 s)
0.Hp: All properties determined. [0.05 s]
0.Hp: Exited with Success (@ 0.05 s)
0.B: All properties determined. [0.05 s]
0.B: Exited with Success (@ 0.06 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 1 (11.1111%)
	       - marked_proven: 0 (0%)
	       - cex          : 8 (88.8889%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 7 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.09 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
Proof Simplification completed in 0.11 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 27264@luigi(local) jg_55280_luigi_12
0.N: Proofgrid shell started at 27273@luigi(local) jg_55280_luigi_12
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 27255@luigi(local) jg_55280_luigi_12
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 27282@luigi(local) jg_55280_luigi_12
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  4	[0.05 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  7	[0.07 s]
0.N: A trace with 7 cycles was found. [0.09 s]
0.N: All properties determined. [0.09 s]
Initiating shutdown of proof (@ 0.09 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt  7	[0.02 s]
0.Ht: All properties determined. [0.09 s]
0.N: Exited with Success (@ 0.09 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.09 s]
0.Ht: Exited with Success (@ 0.10 s)
0.Hp: Exited with Success (@ 0.10 s)
0.B: All properties determined. [0.10 s]
0.B: Exited with Success (@ 0.10 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(656): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(656): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(698): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(698): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.07 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.08 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.10 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.11 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.12 s]
0.Hp: Proof Simplification Iteration 31	[0.13 s]
0.Hp: Proof Simplification Iteration 32	[0.13 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.15 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 55172@luigi(local) jg_55280_luigi_13
0.N: Proofgrid shell started at 55181@luigi(local) jg_55280_luigi_13
0.Hp: Proofgrid shell started at 55163@luigi(local) jg_55280_luigi_13
0.B: Proofgrid shell started at 55190@luigi(local) jg_55280_luigi_13
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.03 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: A trace with 2 cycles was found. [0.07 s]
0.B: A trace with 2 cycles was found. [0.07 s]
INFO (IPF055): 0.B: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu_res1_chk" in 0.07 s.
INFO (IPF055): 0.B: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.07 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.08 s.
0.Hp: Trace Attempt  2	[0.09 s]
0.N: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.01 s.
0.N: All properties determined. [0.09 s]
Initiating shutdown of proof (@ 0.09 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.09 s]
0.N: Exited with Success (@ 0.09 s)
0.Ht: Exited with Success (@ 0.09 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.09 s]
0.Hp: Exited with Success (@ 0.09 s)
0.B: All properties determined. [0.09 s]
0.B: Exited with Success (@ 0.10 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 1 (11.1111%)
	       - marked_proven: 0 (0%)
	       - cex          : 8 (88.8889%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 6 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.08 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.09 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
Proof Simplification completed in 0.10 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 55955@luigi(local) jg_55280_luigi_14
0.N: Proofgrid shell started at 55964@luigi(local) jg_55280_luigi_14
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 55946@luigi(local) jg_55280_luigi_14
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 55973@luigi(local) jg_55280_luigi_14
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.04 s]
0.Hp: Trace Attempt  1	[0.07 s]
0.Hp: Trace Attempt  2	[0.07 s]
0.Hp: Trace Attempt  3	[0.07 s]
0.B: Trace Attempt  3	[0.07 s]
0.Hp: Trace Attempt  4	[0.07 s]
0.Hp: Trace Attempt  5	[0.07 s]
0.B: Trace Attempt  4	[0.10 s]
0.B: Trace Attempt  5	[0.13 s]
0.B: Trace Attempt  6	[0.16 s]
0.B: A trace with 6 cycles was found. [0.29 s]
0.B: All properties determined. [0.29 s]
Initiating shutdown of proof (@ 0.30 s)
0.Ht: Interrupted (multi)
0.Hp: Interrupted (multi)
0.Ht: Trace Attempt  6	[0.02 s]
0.Ht: All properties determined. [0.30 s]
0.Hp: Trace Attempt  6	[0.08 s]
0.Hp: All properties determined. [0.29 s]
0.Ht: Exited with Success (@ 0.30 s)
0.B: Exited with Success (@ 0.30 s)
0.Hp: Exited with Success (@ 0.30 s)
0.N: Trace Attempt  6	[0.03 s]
0.N: All properties determined. [0.30 s]
0.N: Exited with Success (@ 0.30 s)
All pending notifications were processed.
