read -sv run_verilog_mid/adder_32b_9_91_29b6d1a4780e4b1e84b7d803310db288.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_91_29b6d1a4780e4b1e84b7d803310db288_yosys.v
