// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "02/18/2021 17:47:44"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module in_out_module (
	p_data,
	drs,
	e_data,
	adress,
	in_req,
	new_out,
	in_ready,
	out_ready,
	dev_in,
	dev_out,
	enter_in,
	enter_out,
	done_out,
	clk,
	devs_done_out,
	devs_enter_in,
	output_state,
	input_state,
	disk_read);
input 	[31:0] p_data;
input 	[31:0] drs;
output 	[31:0] e_data;
input 	[9:0] adress;
input 	in_req;
input 	new_out;
output 	in_ready;
output 	out_ready;
input 	[127:0] dev_in;
output 	[127:0] dev_out;
input 	[3:0] enter_in;
output 	[3:0] enter_out;
input 	[3:0] done_out;
input 	clk;
output 	[4:0] devs_done_out;
output 	[4:0] devs_enter_in;
output 	[1:0] output_state;
output 	[1:0] input_state;
output 	disk_read;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \drs[15]~input_o ;
wire \drs[16]~input_o ;
wire \drs[17]~input_o ;
wire \drs[18]~input_o ;
wire \drs[19]~input_o ;
wire \drs[20]~input_o ;
wire \drs[21]~input_o ;
wire \drs[22]~input_o ;
wire \drs[23]~input_o ;
wire \drs[24]~input_o ;
wire \drs[25]~input_o ;
wire \drs[26]~input_o ;
wire \drs[27]~input_o ;
wire \drs[28]~input_o ;
wire \drs[29]~input_o ;
wire \drs[30]~input_o ;
wire \drs[31]~input_o ;
wire \e_data[0]~output_o ;
wire \e_data[1]~output_o ;
wire \e_data[2]~output_o ;
wire \e_data[3]~output_o ;
wire \e_data[4]~output_o ;
wire \e_data[5]~output_o ;
wire \e_data[6]~output_o ;
wire \e_data[7]~output_o ;
wire \e_data[8]~output_o ;
wire \e_data[9]~output_o ;
wire \e_data[10]~output_o ;
wire \e_data[11]~output_o ;
wire \e_data[12]~output_o ;
wire \e_data[13]~output_o ;
wire \e_data[14]~output_o ;
wire \e_data[15]~output_o ;
wire \e_data[16]~output_o ;
wire \e_data[17]~output_o ;
wire \e_data[18]~output_o ;
wire \e_data[19]~output_o ;
wire \e_data[20]~output_o ;
wire \e_data[21]~output_o ;
wire \e_data[22]~output_o ;
wire \e_data[23]~output_o ;
wire \e_data[24]~output_o ;
wire \e_data[25]~output_o ;
wire \e_data[26]~output_o ;
wire \e_data[27]~output_o ;
wire \e_data[28]~output_o ;
wire \e_data[29]~output_o ;
wire \e_data[30]~output_o ;
wire \e_data[31]~output_o ;
wire \in_ready~output_o ;
wire \out_ready~output_o ;
wire \dev_out[0]~output_o ;
wire \dev_out[1]~output_o ;
wire \dev_out[2]~output_o ;
wire \dev_out[3]~output_o ;
wire \dev_out[4]~output_o ;
wire \dev_out[5]~output_o ;
wire \dev_out[6]~output_o ;
wire \dev_out[7]~output_o ;
wire \dev_out[8]~output_o ;
wire \dev_out[9]~output_o ;
wire \dev_out[10]~output_o ;
wire \dev_out[11]~output_o ;
wire \dev_out[12]~output_o ;
wire \dev_out[13]~output_o ;
wire \dev_out[14]~output_o ;
wire \dev_out[15]~output_o ;
wire \dev_out[16]~output_o ;
wire \dev_out[17]~output_o ;
wire \dev_out[18]~output_o ;
wire \dev_out[19]~output_o ;
wire \dev_out[20]~output_o ;
wire \dev_out[21]~output_o ;
wire \dev_out[22]~output_o ;
wire \dev_out[23]~output_o ;
wire \dev_out[24]~output_o ;
wire \dev_out[25]~output_o ;
wire \dev_out[26]~output_o ;
wire \dev_out[27]~output_o ;
wire \dev_out[28]~output_o ;
wire \dev_out[29]~output_o ;
wire \dev_out[30]~output_o ;
wire \dev_out[31]~output_o ;
wire \dev_out[32]~output_o ;
wire \dev_out[33]~output_o ;
wire \dev_out[34]~output_o ;
wire \dev_out[35]~output_o ;
wire \dev_out[36]~output_o ;
wire \dev_out[37]~output_o ;
wire \dev_out[38]~output_o ;
wire \dev_out[39]~output_o ;
wire \dev_out[40]~output_o ;
wire \dev_out[41]~output_o ;
wire \dev_out[42]~output_o ;
wire \dev_out[43]~output_o ;
wire \dev_out[44]~output_o ;
wire \dev_out[45]~output_o ;
wire \dev_out[46]~output_o ;
wire \dev_out[47]~output_o ;
wire \dev_out[48]~output_o ;
wire \dev_out[49]~output_o ;
wire \dev_out[50]~output_o ;
wire \dev_out[51]~output_o ;
wire \dev_out[52]~output_o ;
wire \dev_out[53]~output_o ;
wire \dev_out[54]~output_o ;
wire \dev_out[55]~output_o ;
wire \dev_out[56]~output_o ;
wire \dev_out[57]~output_o ;
wire \dev_out[58]~output_o ;
wire \dev_out[59]~output_o ;
wire \dev_out[60]~output_o ;
wire \dev_out[61]~output_o ;
wire \dev_out[62]~output_o ;
wire \dev_out[63]~output_o ;
wire \dev_out[64]~output_o ;
wire \dev_out[65]~output_o ;
wire \dev_out[66]~output_o ;
wire \dev_out[67]~output_o ;
wire \dev_out[68]~output_o ;
wire \dev_out[69]~output_o ;
wire \dev_out[70]~output_o ;
wire \dev_out[71]~output_o ;
wire \dev_out[72]~output_o ;
wire \dev_out[73]~output_o ;
wire \dev_out[74]~output_o ;
wire \dev_out[75]~output_o ;
wire \dev_out[76]~output_o ;
wire \dev_out[77]~output_o ;
wire \dev_out[78]~output_o ;
wire \dev_out[79]~output_o ;
wire \dev_out[80]~output_o ;
wire \dev_out[81]~output_o ;
wire \dev_out[82]~output_o ;
wire \dev_out[83]~output_o ;
wire \dev_out[84]~output_o ;
wire \dev_out[85]~output_o ;
wire \dev_out[86]~output_o ;
wire \dev_out[87]~output_o ;
wire \dev_out[88]~output_o ;
wire \dev_out[89]~output_o ;
wire \dev_out[90]~output_o ;
wire \dev_out[91]~output_o ;
wire \dev_out[92]~output_o ;
wire \dev_out[93]~output_o ;
wire \dev_out[94]~output_o ;
wire \dev_out[95]~output_o ;
wire \dev_out[96]~output_o ;
wire \dev_out[97]~output_o ;
wire \dev_out[98]~output_o ;
wire \dev_out[99]~output_o ;
wire \dev_out[100]~output_o ;
wire \dev_out[101]~output_o ;
wire \dev_out[102]~output_o ;
wire \dev_out[103]~output_o ;
wire \dev_out[104]~output_o ;
wire \dev_out[105]~output_o ;
wire \dev_out[106]~output_o ;
wire \dev_out[107]~output_o ;
wire \dev_out[108]~output_o ;
wire \dev_out[109]~output_o ;
wire \dev_out[110]~output_o ;
wire \dev_out[111]~output_o ;
wire \dev_out[112]~output_o ;
wire \dev_out[113]~output_o ;
wire \dev_out[114]~output_o ;
wire \dev_out[115]~output_o ;
wire \dev_out[116]~output_o ;
wire \dev_out[117]~output_o ;
wire \dev_out[118]~output_o ;
wire \dev_out[119]~output_o ;
wire \dev_out[120]~output_o ;
wire \dev_out[121]~output_o ;
wire \dev_out[122]~output_o ;
wire \dev_out[123]~output_o ;
wire \dev_out[124]~output_o ;
wire \dev_out[125]~output_o ;
wire \dev_out[126]~output_o ;
wire \dev_out[127]~output_o ;
wire \enter_out[0]~output_o ;
wire \enter_out[1]~output_o ;
wire \enter_out[2]~output_o ;
wire \enter_out[3]~output_o ;
wire \devs_done_out[0]~output_o ;
wire \devs_done_out[1]~output_o ;
wire \devs_done_out[2]~output_o ;
wire \devs_done_out[3]~output_o ;
wire \devs_done_out[4]~output_o ;
wire \devs_enter_in[0]~output_o ;
wire \devs_enter_in[1]~output_o ;
wire \devs_enter_in[2]~output_o ;
wire \devs_enter_in[3]~output_o ;
wire \devs_enter_in[4]~output_o ;
wire \output_state[0]~output_o ;
wire \output_state[1]~output_o ;
wire \input_state[0]~output_o ;
wire \input_state[1]~output_o ;
wire \disk_read~output_o ;
wire \clk~input_o ;
wire \dev_in[106]~input_o ;
wire \dev_in[42]~input_o ;
wire \adress[6]~input_o ;
wire \Mux6~37_combout ;
wire \adress[5]~input_o ;
wire \adress[4]~input_o ;
wire \Mux6~38_combout ;
wire \dev_in[74]~input_o ;
wire \Mux6~39_combout ;
wire \dev_in[10]~input_o ;
wire \Mux6~40_combout ;
wire \dev_in[90]~input_o ;
wire \dev_in[26]~input_o ;
wire \Mux6~41_combout ;
wire \dev_in[122]~input_o ;
wire \dev_in[58]~input_o ;
wire \Mux6~42_combout ;
wire \Mux6~43_combout ;
wire \Mux6~44_combout ;
wire \dev_in[66]~input_o ;
wire \dev_in[98]~input_o ;
wire \dev_in[34]~input_o ;
wire \Mux6~45_combout ;
wire \dev_in[2]~input_o ;
wire \Mux6~46_combout ;
wire \dev_in[82]~input_o ;
wire \dev_in[18]~input_o ;
wire \Mux6~47_combout ;
wire \dev_in[114]~input_o ;
wire \dev_in[50]~input_o ;
wire \Mux6~48_combout ;
wire \Mux6~49_combout ;
wire \Mux6~50_combout ;
wire \adress[3]~input_o ;
wire \adress[2]~input_o ;
wire \Mux6~51_combout ;
wire \dev_in[110]~input_o ;
wire \dev_in[46]~input_o ;
wire \Mux6~52_combout ;
wire \dev_in[78]~input_o ;
wire \dev_in[14]~input_o ;
wire \Mux6~53_combout ;
wire \dev_in[94]~input_o ;
wire \dev_in[30]~input_o ;
wire \Mux6~54_combout ;
wire \dev_in[126]~input_o ;
wire \dev_in[62]~input_o ;
wire \Mux6~55_combout ;
wire \Mux6~56_combout ;
wire \Mux6~57_combout ;
wire \dev_in[70]~input_o ;
wire \dev_in[102]~input_o ;
wire \dev_in[38]~input_o ;
wire \Mux6~58_combout ;
wire \dev_in[6]~input_o ;
wire \Mux6~59_combout ;
wire \dev_in[86]~input_o ;
wire \dev_in[22]~input_o ;
wire \Mux6~60_combout ;
wire \dev_in[118]~input_o ;
wire \dev_in[54]~input_o ;
wire \Mux6~61_combout ;
wire \Mux6~62_combout ;
wire \Mux6~63_combout ;
wire \Mux6~64_combout ;
wire \Mux6~65_combout ;
wire \dev_in[104]~input_o ;
wire \dev_in[40]~input_o ;
wire \Mux6~66_combout ;
wire \dev_in[72]~input_o ;
wire \dev_in[8]~input_o ;
wire \Mux6~67_combout ;
wire \dev_in[88]~input_o ;
wire \dev_in[24]~input_o ;
wire \Mux6~68_combout ;
wire \dev_in[120]~input_o ;
wire \dev_in[56]~input_o ;
wire \Mux6~69_combout ;
wire \Mux6~70_combout ;
wire \Mux6~71_combout ;
wire \dev_in[80]~input_o ;
wire \dev_in[16]~input_o ;
wire \Mux6~72_combout ;
wire \dev_in[112]~input_o ;
wire \dev_in[48]~input_o ;
wire \Mux6~73_combout ;
wire \dev_in[0]~input_o ;
wire \dev_in[32]~input_o ;
wire \dev_in[64]~input_o ;
wire \dev_in[96]~input_o ;
wire \Mux6~74_combout ;
wire \Mux6~75_combout ;
wire \Mux6~76_combout ;
wire \Mux6~77_combout ;
wire \dev_in[108]~input_o ;
wire \dev_in[44]~input_o ;
wire \Mux6~78_combout ;
wire \dev_in[76]~input_o ;
wire \dev_in[12]~input_o ;
wire \Mux6~79_combout ;
wire \dev_in[92]~input_o ;
wire \dev_in[28]~input_o ;
wire \Mux6~80_combout ;
wire \dev_in[124]~input_o ;
wire \dev_in[60]~input_o ;
wire \Mux6~81_combout ;
wire \Mux6~82_combout ;
wire \Mux6~83_combout ;
wire \dev_in[68]~input_o ;
wire \dev_in[100]~input_o ;
wire \dev_in[36]~input_o ;
wire \Mux6~84_combout ;
wire \dev_in[4]~input_o ;
wire \Mux6~85_combout ;
wire \dev_in[84]~input_o ;
wire \dev_in[20]~input_o ;
wire \Mux6~86_combout ;
wire \dev_in[116]~input_o ;
wire \dev_in[52]~input_o ;
wire \Mux6~87_combout ;
wire \Mux6~88_combout ;
wire \Mux6~89_combout ;
wire \Mux6~90_combout ;
wire \adress[1]~input_o ;
wire \Mux6~91_combout ;
wire \dev_in[73]~input_o ;
wire \dev_in[105]~input_o ;
wire \dev_in[41]~input_o ;
wire \Mux6~92_combout ;
wire \dev_in[9]~input_o ;
wire \Mux6~93_combout ;
wire \dev_in[89]~input_o ;
wire \dev_in[25]~input_o ;
wire \Mux6~94_combout ;
wire \dev_in[121]~input_o ;
wire \dev_in[57]~input_o ;
wire \Mux6~95_combout ;
wire \Mux6~96_combout ;
wire \Mux6~97_combout ;
wire \dev_in[81]~input_o ;
wire \dev_in[17]~input_o ;
wire \Mux6~98_combout ;
wire \dev_in[113]~input_o ;
wire \dev_in[49]~input_o ;
wire \Mux6~99_combout ;
wire \dev_in[1]~input_o ;
wire \dev_in[33]~input_o ;
wire \dev_in[65]~input_o ;
wire \dev_in[97]~input_o ;
wire \Mux6~100_combout ;
wire \Mux6~101_combout ;
wire \Mux6~102_combout ;
wire \Mux6~103_combout ;
wire \dev_in[77]~input_o ;
wire \dev_in[109]~input_o ;
wire \dev_in[45]~input_o ;
wire \Mux6~104_combout ;
wire \dev_in[13]~input_o ;
wire \Mux6~105_combout ;
wire \dev_in[93]~input_o ;
wire \dev_in[29]~input_o ;
wire \Mux6~106_combout ;
wire \dev_in[125]~input_o ;
wire \dev_in[61]~input_o ;
wire \Mux6~107_combout ;
wire \Mux6~108_combout ;
wire \Mux6~109_combout ;
wire \dev_in[101]~input_o ;
wire \dev_in[37]~input_o ;
wire \Mux6~110_combout ;
wire \dev_in[69]~input_o ;
wire \dev_in[5]~input_o ;
wire \Mux6~111_combout ;
wire \dev_in[85]~input_o ;
wire \dev_in[21]~input_o ;
wire \Mux6~112_combout ;
wire \dev_in[117]~input_o ;
wire \dev_in[53]~input_o ;
wire \Mux6~113_combout ;
wire \Mux6~114_combout ;
wire \Mux6~115_combout ;
wire \Mux6~116_combout ;
wire \Mux6~117_combout ;
wire \dev_in[75]~input_o ;
wire \dev_in[107]~input_o ;
wire \dev_in[43]~input_o ;
wire \Mux6~118_combout ;
wire \dev_in[11]~input_o ;
wire \Mux6~119_combout ;
wire \dev_in[91]~input_o ;
wire \dev_in[27]~input_o ;
wire \Mux6~120_combout ;
wire \dev_in[123]~input_o ;
wire \dev_in[59]~input_o ;
wire \Mux6~121_combout ;
wire \Mux6~122_combout ;
wire \Mux6~123_combout ;
wire \dev_in[99]~input_o ;
wire \dev_in[35]~input_o ;
wire \Mux6~124_combout ;
wire \dev_in[67]~input_o ;
wire \dev_in[3]~input_o ;
wire \Mux6~125_combout ;
wire \dev_in[83]~input_o ;
wire \dev_in[19]~input_o ;
wire \Mux6~126_combout ;
wire \dev_in[115]~input_o ;
wire \dev_in[51]~input_o ;
wire \Mux6~127_combout ;
wire \Mux6~128_combout ;
wire \Mux6~129_combout ;
wire \Mux6~130_combout ;
wire \dev_in[79]~input_o ;
wire \dev_in[111]~input_o ;
wire \dev_in[47]~input_o ;
wire \Mux6~131_combout ;
wire \dev_in[15]~input_o ;
wire \Mux6~132_combout ;
wire \dev_in[95]~input_o ;
wire \dev_in[63]~input_o ;
wire \dev_in[31]~input_o ;
wire \Mux6~133_combout ;
wire \dev_in[127]~input_o ;
wire \Mux6~134_combout ;
wire \Mux6~135_combout ;
wire \dev_in[103]~input_o ;
wire \dev_in[39]~input_o ;
wire \Mux6~136_combout ;
wire \dev_in[71]~input_o ;
wire \dev_in[7]~input_o ;
wire \Mux6~137_combout ;
wire \dev_in[87]~input_o ;
wire \dev_in[23]~input_o ;
wire \Mux6~138_combout ;
wire \dev_in[119]~input_o ;
wire \dev_in[55]~input_o ;
wire \Mux6~139_combout ;
wire \Mux6~140_combout ;
wire \Mux6~141_combout ;
wire \Mux6~142_combout ;
wire \Mux6~143_combout ;
wire \adress[0]~input_o ;
wire \e_data[0]~0_combout ;
wire \clk_divisor|count[1]~1_combout ;
wire \clk_divisor|count[2]~2_combout ;
wire \clk_divisor|count[0]~0_combout ;
wire \clk_divisor|high~0_combout ;
wire \clk_divisor|high~q ;
wire \p_data[0]~input_o ;
wire \disk_controller|Add0~5_combout ;
wire \disk_controller|Add0~4_combout ;
wire \disk_controller|Add0~3_combout ;
wire \disk_controller|Add0~0_combout ;
wire \disk_controller|Add0~2_combout ;
wire \disk_controller|Add0~1_combout ;
wire \disk_controller|prepared~0_combout ;
wire \disk_controller|prepared~1_combout ;
wire \disk_controller|prepared~q ;
wire \disk_controller|registers~7_combout ;
wire \drs[0]~input_o ;
wire \drs[2]~input_o ;
wire \adress[7]~input_o ;
wire \Mux6~36_combout ;
wire \Equal5~0_combout ;
wire \adress[8]~input_o ;
wire \adress[9]~input_o ;
wire \Equal5~1_combout ;
wire \new_out~input_o ;
wire \disk_controller|write_done~0_combout ;
wire \disk_controller|write_done~q ;
wire \done_out[1]~input_o ;
wire \dev_out[1]~146_combout ;
wire \Equal2~0_combout ;
wire \done_out[2]~input_o ;
wire \disp~0_combout ;
wire \done_out[0]~input_o ;
wire \Mux0~0_combout ;
wire \done_out[3]~input_o ;
wire \Mux0~1_combout ;
wire \Equal5~2_combout ;
wire \Mux0~2_combout ;
wire \Mux1~0_combout ;
wire \output_state[1]~reg0_q ;
wire \Mux2~0_combout ;
wire \output_state[0]~reg0_q ;
wire \disk_write~2_combout ;
wire \disk_write~3_combout ;
wire \disk_write~q ;
wire \drs[1]~input_o ;
wire \drs[3]~input_o ;
wire \drs[4]~input_o ;
wire \drs[5]~input_o ;
wire \drs[6]~input_o ;
wire \drs[7]~input_o ;
wire \disk_controller|LessThan0~0_combout ;
wire \drs[8]~input_o ;
wire \drs[9]~input_o ;
wire \drs[10]~input_o ;
wire \drs[11]~input_o ;
wire \disk_controller|LessThan0~1_combout ;
wire \drs[12]~input_o ;
wire \drs[13]~input_o ;
wire \drs[14]~input_o ;
wire \disk_controller|LessThan0~2_combout ;
wire \disk_controller|LessThan0~3_combout ;
wire \disk_controller|registers[7][0]~8_combout ;
wire \disk_controller|registers[2][29]~9_combout ;
wire \disk_controller|registers[2][0]~q ;
wire \disk_controller|registers~10_combout ;
wire \disk_controller|registers[1][5]~11_combout ;
wire \disk_controller|registers[1][5]~12_combout ;
wire \disk_controller|registers[1][0]~q ;
wire \disk_controller|registers[0][2]~13_combout ;
wire \disk_controller|registers[0][0]~q ;
wire \disk_controller|Mux31~0_combout ;
wire \disk_controller|registers[3][14]~14_combout ;
wire \disk_controller|registers[3][0]~q ;
wire \disk_controller|Mux31~1_combout ;
wire \disk_controller|registers[5][9]~15_combout ;
wire \disk_controller|registers[5][0]~q ;
wire \disk_controller|registers[6][12]~16_combout ;
wire \disk_controller|registers[6][12]~17_combout ;
wire \disk_controller|registers[6][0]~q ;
wire \disk_controller|registers[4][12]~18_combout ;
wire \disk_controller|registers[4][0]~q ;
wire \disk_controller|Mux31~2_combout ;
wire \disk_controller|registers[7][0]~19_combout ;
wire \disk_controller|registers[7][0]~q ;
wire \disk_controller|Mux31~3_combout ;
wire \disk_controller|read_value[0]~0_combout ;
wire \disk_controller|registers[14][0]~20_combout ;
wire \disk_controller|registers[13][0]~77_combout ;
wire \disk_controller|registers[13][0]~q ;
wire \disk_controller|read_value[13]~32_combout ;
wire \disk_controller|registers[14][0]~78_combout ;
wire \disk_controller|registers[14][0]~21_combout ;
wire \disk_controller|registers[10][0]~22_combout ;
wire \disk_controller|registers[10][0]~q ;
wire \disk_controller|registers[9][0]~23_combout ;
wire \disk_controller|registers[9][0]~q ;
wire \disk_controller|registers[8][0]~24_combout ;
wire \disk_controller|registers[8][0]~q ;
wire \disk_controller|Mux31~4_combout ;
wire \disk_controller|registers[11][0]~25_combout ;
wire \disk_controller|registers[11][0]~q ;
wire \disk_controller|Mux31~5_combout ;
wire \disk_controller|registers[12][0]~6_combout ;
wire \disk_controller|registers[12][0]~79_combout ;
wire \disk_controller|registers[12][0]~q ;
wire \disk_controller|Mux31~6_combout ;
wire \disk_controller|registers[14][0]~26_combout ;
wire \disk_controller|registers[14][0]~q ;
wire \disk_controller|Mux31~7_combout ;
wire \disk_controller|read_done~q ;
wire \enter_in[2]~input_o ;
wire \enter_in[1]~input_o ;
wire \enter_in[0]~input_o ;
wire \Mux3~0_combout ;
wire \enter_in[3]~input_o ;
wire \Mux3~1_combout ;
wire \Mux3~2_combout ;
wire \Mux4~0_combout ;
wire \input_state[1]~reg0_q ;
wire \in_req~input_o ;
wire \Mux5~0_combout ;
wire \input_state[0]~reg0_q ;
wire \Mux4~1_combout ;
wire \Mux4~2_combout ;
wire \disk_read~reg0_q ;
wire \disk_controller|read_done~0_combout ;
wire \Equal1~0_combout ;
wire \e_data[0]~reg0_q ;
wire \Mux6~144_combout ;
wire \Mux6~145_combout ;
wire \Mux6~146_combout ;
wire \Mux6~147_combout ;
wire \Mux6~148_combout ;
wire \Mux6~149_combout ;
wire \Mux6~150_combout ;
wire \e_data[1]~1_combout ;
wire \p_data[1]~input_o ;
wire \disk_controller|registers~27_combout ;
wire \disk_controller|registers[2][1]~q ;
wire \disk_controller|registers~28_combout ;
wire \disk_controller|registers[1][1]~q ;
wire \disk_controller|registers[0][1]~q ;
wire \disk_controller|Mux30~0_combout ;
wire \disk_controller|registers[3][1]~q ;
wire \disk_controller|Mux30~1_combout ;
wire \disk_controller|registers[5][1]~q ;
wire \disk_controller|registers[6][1]~q ;
wire \disk_controller|registers[4][1]~q ;
wire \disk_controller|Mux30~2_combout ;
wire \disk_controller|registers[7][1]~q ;
wire \disk_controller|Mux30~3_combout ;
wire \disk_controller|read_value[1]~1_combout ;
wire \disk_controller|registers[9][1]~q ;
wire \disk_controller|registers[10][1]~q ;
wire \disk_controller|registers[8][1]~q ;
wire \disk_controller|Mux30~4_combout ;
wire \disk_controller|registers[11][1]~q ;
wire \disk_controller|Mux30~5_combout ;
wire \disk_controller|registers[13][1]~q ;
wire \disk_controller|registers[12][1]~q ;
wire \disk_controller|Mux30~6_combout ;
wire \disk_controller|registers[14][1]~q ;
wire \disk_controller|Mux30~7_combout ;
wire \e_data[1]~reg0_q ;
wire \Mux6~151_combout ;
wire \Mux6~152_combout ;
wire \Mux6~153_combout ;
wire \Mux6~154_combout ;
wire \Mux6~155_combout ;
wire \Mux6~156_combout ;
wire \e_data[2]~2_combout ;
wire \p_data[2]~input_o ;
wire \disk_controller|registers~29_combout ;
wire \disk_controller|registers[2][2]~q ;
wire \disk_controller|registers~30_combout ;
wire \disk_controller|registers[1][2]~q ;
wire \disk_controller|registers[0][2]~q ;
wire \disk_controller|Mux29~0_combout ;
wire \disk_controller|registers[3][2]~q ;
wire \disk_controller|Mux29~1_combout ;
wire \disk_controller|registers[5][2]~q ;
wire \disk_controller|registers[6][2]~q ;
wire \disk_controller|registers[4][2]~q ;
wire \disk_controller|Mux29~2_combout ;
wire \disk_controller|registers[7][2]~q ;
wire \disk_controller|Mux29~3_combout ;
wire \disk_controller|read_value[2]~2_combout ;
wire \disk_controller|registers[13][2]~q ;
wire \disk_controller|registers[10][2]~q ;
wire \disk_controller|registers[9][2]~q ;
wire \disk_controller|registers[8][2]~q ;
wire \disk_controller|Mux29~4_combout ;
wire \disk_controller|registers[11][2]~q ;
wire \disk_controller|Mux29~5_combout ;
wire \disk_controller|registers[12][2]~q ;
wire \disk_controller|Mux29~6_combout ;
wire \disk_controller|registers[14][2]~q ;
wire \disk_controller|Mux29~7_combout ;
wire \e_data[2]~reg0_q ;
wire \Mux6~292_combout ;
wire \Mux6~158_combout ;
wire \Mux6~159_combout ;
wire \Mux6~160_combout ;
wire \Mux6~161_combout ;
wire \e_data[3]~3_combout ;
wire \p_data[3]~input_o ;
wire \disk_controller|registers~31_combout ;
wire \disk_controller|registers[2][3]~q ;
wire \disk_controller|registers[1][3]~q ;
wire \disk_controller|registers[0][3]~q ;
wire \disk_controller|Mux28~0_combout ;
wire \disk_controller|registers[3][3]~q ;
wire \disk_controller|Mux28~1_combout ;
wire \disk_controller|registers[5][3]~q ;
wire \disk_controller|registers[6][3]~q ;
wire \disk_controller|registers[4][3]~q ;
wire \disk_controller|Mux28~2_combout ;
wire \disk_controller|registers[7][3]~q ;
wire \disk_controller|Mux28~3_combout ;
wire \disk_controller|read_value[3]~3_combout ;
wire \disk_controller|registers[9][3]~q ;
wire \disk_controller|registers[10][3]~q ;
wire \disk_controller|registers[8][3]~q ;
wire \disk_controller|Mux28~4_combout ;
wire \disk_controller|registers[11][3]~q ;
wire \disk_controller|Mux28~5_combout ;
wire \disk_controller|registers[13][3]~q ;
wire \disk_controller|registers[12][3]~q ;
wire \disk_controller|Mux28~6_combout ;
wire \disk_controller|registers[14][3]~q ;
wire \disk_controller|Mux28~7_combout ;
wire \e_data[3]~reg0_q ;
wire \Mux6~162_combout ;
wire \Mux6~293_combout ;
wire \Mux6~163_combout ;
wire \Mux6~164_combout ;
wire \Mux6~165_combout ;
wire \e_data[4]~4_combout ;
wire \p_data[4]~input_o ;
wire \disk_controller|registers~32_combout ;
wire \disk_controller|registers[2][4]~q ;
wire \disk_controller|registers[1][4]~q ;
wire \disk_controller|registers[0][4]~q ;
wire \disk_controller|Mux27~0_combout ;
wire \disk_controller|registers[3][4]~q ;
wire \disk_controller|Mux27~1_combout ;
wire \disk_controller|registers[5][4]~q ;
wire \disk_controller|registers[6][4]~q ;
wire \disk_controller|registers[4][4]~q ;
wire \disk_controller|Mux27~2_combout ;
wire \disk_controller|registers[7][4]~q ;
wire \disk_controller|Mux27~3_combout ;
wire \disk_controller|read_value[4]~4_combout ;
wire \disk_controller|registers[13][4]~q ;
wire \disk_controller|registers[10][4]~q ;
wire \disk_controller|registers[9][4]~q ;
wire \disk_controller|registers[8][4]~q ;
wire \disk_controller|Mux27~4_combout ;
wire \disk_controller|registers[11][4]~q ;
wire \disk_controller|Mux27~5_combout ;
wire \disk_controller|registers[12][4]~q ;
wire \disk_controller|Mux27~6_combout ;
wire \disk_controller|registers[14][4]~q ;
wire \disk_controller|Mux27~7_combout ;
wire \e_data[4]~reg0_q ;
wire \Mux6~294_combout ;
wire \Mux6~166_combout ;
wire \Mux6~167_combout ;
wire \Mux6~168_combout ;
wire \Mux6~169_combout ;
wire \e_data[5]~5_combout ;
wire \p_data[5]~input_o ;
wire \disk_controller|registers~33_combout ;
wire \disk_controller|registers[2][5]~q ;
wire \disk_controller|registers~34_combout ;
wire \disk_controller|registers[1][5]~q ;
wire \disk_controller|registers[0][5]~q ;
wire \disk_controller|Mux26~0_combout ;
wire \disk_controller|registers[3][5]~q ;
wire \disk_controller|Mux26~1_combout ;
wire \disk_controller|registers[5][5]~q ;
wire \disk_controller|registers[6][5]~q ;
wire \disk_controller|registers[4][5]~q ;
wire \disk_controller|Mux26~2_combout ;
wire \disk_controller|registers[7][5]~q ;
wire \disk_controller|Mux26~3_combout ;
wire \disk_controller|read_value[5]~5_combout ;
wire \disk_controller|registers[9][5]~q ;
wire \disk_controller|registers[10][5]~q ;
wire \disk_controller|registers[8][5]~q ;
wire \disk_controller|Mux26~4_combout ;
wire \disk_controller|registers[11][5]~q ;
wire \disk_controller|Mux26~5_combout ;
wire \disk_controller|registers[13][5]~q ;
wire \disk_controller|registers[12][5]~q ;
wire \disk_controller|Mux26~6_combout ;
wire \disk_controller|registers[14][5]~q ;
wire \disk_controller|Mux26~7_combout ;
wire \e_data[5]~reg0_q ;
wire \Mux6~295_combout ;
wire \Mux6~170_combout ;
wire \Mux6~171_combout ;
wire \Mux6~172_combout ;
wire \Mux6~173_combout ;
wire \e_data[6]~6_combout ;
wire \p_data[6]~input_o ;
wire \disk_controller|registers~35_combout ;
wire \disk_controller|registers[2][6]~q ;
wire \disk_controller|registers~36_combout ;
wire \disk_controller|registers[1][6]~q ;
wire \disk_controller|registers[0][6]~q ;
wire \disk_controller|Mux25~0_combout ;
wire \disk_controller|registers[3][6]~q ;
wire \disk_controller|Mux25~1_combout ;
wire \disk_controller|registers[5][6]~q ;
wire \disk_controller|registers[6][6]~q ;
wire \disk_controller|registers[4][6]~q ;
wire \disk_controller|Mux25~2_combout ;
wire \disk_controller|registers[7][6]~q ;
wire \disk_controller|Mux25~3_combout ;
wire \disk_controller|read_value[6]~6_combout ;
wire \disk_controller|registers[13][6]~q ;
wire \disk_controller|registers[10][6]~q ;
wire \disk_controller|registers[9][6]~q ;
wire \disk_controller|registers[8][6]~q ;
wire \disk_controller|Mux25~4_combout ;
wire \disk_controller|registers[11][6]~q ;
wire \disk_controller|Mux25~5_combout ;
wire \disk_controller|registers[12][6]~q ;
wire \disk_controller|Mux25~6_combout ;
wire \disk_controller|registers[14][6]~q ;
wire \disk_controller|Mux25~7_combout ;
wire \e_data[6]~reg0_q ;
wire \Mux6~296_combout ;
wire \Mux6~174_combout ;
wire \Mux6~175_combout ;
wire \Mux6~176_combout ;
wire \Mux6~177_combout ;
wire \e_data[7]~7_combout ;
wire \p_data[7]~input_o ;
wire \disk_controller|registers~37_combout ;
wire \disk_controller|registers[2][7]~q ;
wire \disk_controller|registers[1][7]~q ;
wire \disk_controller|registers[0][7]~q ;
wire \disk_controller|Mux24~0_combout ;
wire \disk_controller|registers[3][7]~q ;
wire \disk_controller|Mux24~1_combout ;
wire \disk_controller|registers[5][7]~q ;
wire \disk_controller|registers[6][7]~q ;
wire \disk_controller|registers[4][7]~q ;
wire \disk_controller|Mux24~2_combout ;
wire \disk_controller|registers[7][7]~q ;
wire \disk_controller|Mux24~3_combout ;
wire \disk_controller|read_value[7]~7_combout ;
wire \disk_controller|registers[9][7]~q ;
wire \disk_controller|registers[10][7]~q ;
wire \disk_controller|registers[8][7]~q ;
wire \disk_controller|Mux24~4_combout ;
wire \disk_controller|registers[11][7]~q ;
wire \disk_controller|Mux24~5_combout ;
wire \disk_controller|registers[13][7]~q ;
wire \disk_controller|registers[12][7]~q ;
wire \disk_controller|Mux24~6_combout ;
wire \disk_controller|registers[14][7]~q ;
wire \disk_controller|Mux24~7_combout ;
wire \e_data[7]~reg0_q ;
wire \Mux6~178_combout ;
wire \Mux6~297_combout ;
wire \Mux6~179_combout ;
wire \Mux6~180_combout ;
wire \Mux6~181_combout ;
wire \Mux6~182_combout ;
wire \e_data[8]~8_combout ;
wire \p_data[8]~input_o ;
wire \disk_controller|registers~38_combout ;
wire \disk_controller|registers[2][8]~q ;
wire \disk_controller|registers[1][8]~q ;
wire \disk_controller|registers~39_combout ;
wire \disk_controller|registers[0][8]~q ;
wire \disk_controller|Mux23~0_combout ;
wire \disk_controller|registers[3][8]~q ;
wire \disk_controller|Mux23~1_combout ;
wire \disk_controller|registers[5][8]~q ;
wire \disk_controller|registers[6][8]~q ;
wire \disk_controller|registers[4][8]~q ;
wire \disk_controller|Mux23~2_combout ;
wire \disk_controller|registers[7][8]~q ;
wire \disk_controller|Mux23~3_combout ;
wire \disk_controller|read_value[8]~8_combout ;
wire \disk_controller|registers[13][8]~q ;
wire \disk_controller|registers[10][8]~q ;
wire \disk_controller|registers[9][8]~q ;
wire \disk_controller|registers[8][8]~q ;
wire \disk_controller|Mux23~4_combout ;
wire \disk_controller|registers[11][8]~q ;
wire \disk_controller|Mux23~5_combout ;
wire \disk_controller|registers[12][8]~q ;
wire \disk_controller|Mux23~6_combout ;
wire \disk_controller|registers[14][8]~q ;
wire \disk_controller|Mux23~7_combout ;
wire \e_data[8]~reg0_q ;
wire \Mux6~298_combout ;
wire \Mux6~183_combout ;
wire \Mux6~184_combout ;
wire \Mux6~185_combout ;
wire \Mux6~186_combout ;
wire \e_data[9]~9_combout ;
wire \p_data[9]~input_o ;
wire \disk_controller|registers~40_combout ;
wire \disk_controller|registers[2][9]~q ;
wire \disk_controller|registers[1][9]~q ;
wire \disk_controller|registers[0][9]~q ;
wire \disk_controller|Mux22~0_combout ;
wire \disk_controller|registers[3][9]~q ;
wire \disk_controller|Mux22~1_combout ;
wire \disk_controller|registers[5][9]~q ;
wire \disk_controller|registers[6][9]~q ;
wire \disk_controller|registers[4][9]~q ;
wire \disk_controller|Mux22~2_combout ;
wire \disk_controller|registers[7][9]~q ;
wire \disk_controller|Mux22~3_combout ;
wire \disk_controller|read_value[9]~9_combout ;
wire \disk_controller|registers[9][9]~q ;
wire \disk_controller|registers[10][9]~q ;
wire \disk_controller|registers[8][9]~q ;
wire \disk_controller|Mux22~4_combout ;
wire \disk_controller|registers[11][9]~q ;
wire \disk_controller|Mux22~5_combout ;
wire \disk_controller|registers[13][9]~q ;
wire \disk_controller|registers[12][9]~q ;
wire \disk_controller|Mux22~6_combout ;
wire \disk_controller|registers[14][9]~q ;
wire \disk_controller|Mux22~7_combout ;
wire \e_data[9]~reg0_q ;
wire \Mux6~299_combout ;
wire \Mux6~187_combout ;
wire \Mux6~188_combout ;
wire \Mux6~189_combout ;
wire \Mux6~190_combout ;
wire \e_data[10]~10_combout ;
wire \p_data[10]~input_o ;
wire \disk_controller|registers~41_combout ;
wire \disk_controller|registers[2][10]~q ;
wire \disk_controller|registers[1][10]~q ;
wire \disk_controller|registers[0][10]~q ;
wire \disk_controller|Mux21~0_combout ;
wire \disk_controller|registers[3][10]~q ;
wire \disk_controller|Mux21~1_combout ;
wire \disk_controller|registers[5][10]~q ;
wire \disk_controller|registers[6][10]~q ;
wire \disk_controller|registers[4][10]~q ;
wire \disk_controller|Mux21~2_combout ;
wire \disk_controller|registers[7][10]~q ;
wire \disk_controller|Mux21~3_combout ;
wire \disk_controller|read_value[10]~10_combout ;
wire \disk_controller|registers[13][10]~q ;
wire \disk_controller|registers[10][10]~q ;
wire \disk_controller|registers[9][10]~q ;
wire \disk_controller|registers[8][10]~q ;
wire \disk_controller|Mux21~4_combout ;
wire \disk_controller|registers[11][10]~q ;
wire \disk_controller|Mux21~5_combout ;
wire \disk_controller|registers[12][10]~q ;
wire \disk_controller|Mux21~6_combout ;
wire \disk_controller|registers[14][10]~q ;
wire \disk_controller|Mux21~7_combout ;
wire \e_data[10]~reg0_q ;
wire \Mux6~191_combout ;
wire \Mux6~300_combout ;
wire \Mux6~192_combout ;
wire \Mux6~193_combout ;
wire \Mux6~194_combout ;
wire \Mux6~195_combout ;
wire \e_data[11]~11_combout ;
wire \p_data[11]~input_o ;
wire \disk_controller|registers~42_combout ;
wire \disk_controller|registers[2][11]~q ;
wire \disk_controller|registers[1][11]~q ;
wire \disk_controller|registers[0][11]~q ;
wire \disk_controller|Mux20~0_combout ;
wire \disk_controller|registers[3][11]~q ;
wire \disk_controller|Mux20~1_combout ;
wire \disk_controller|registers[5][11]~q ;
wire \disk_controller|registers[6][11]~q ;
wire \disk_controller|registers~43_combout ;
wire \disk_controller|registers[4][11]~q ;
wire \disk_controller|Mux20~2_combout ;
wire \disk_controller|registers[7][11]~q ;
wire \disk_controller|Mux20~3_combout ;
wire \disk_controller|read_value[11]~11_combout ;
wire \disk_controller|registers[9][11]~q ;
wire \disk_controller|registers[10][11]~q ;
wire \disk_controller|registers[8][11]~q ;
wire \disk_controller|Mux20~4_combout ;
wire \disk_controller|registers[11][11]~q ;
wire \disk_controller|Mux20~5_combout ;
wire \disk_controller|registers[13][11]~q ;
wire \disk_controller|registers[12][11]~q ;
wire \disk_controller|Mux20~6_combout ;
wire \disk_controller|registers[14][11]~q ;
wire \disk_controller|Mux20~7_combout ;
wire \e_data[11]~reg0_q ;
wire \Mux6~301_combout ;
wire \Mux6~196_combout ;
wire \Mux6~197_combout ;
wire \Mux6~198_combout ;
wire \Mux6~199_combout ;
wire \e_data[12]~12_combout ;
wire \p_data[12]~input_o ;
wire \disk_controller|registers~44_combout ;
wire \disk_controller|registers[2][12]~q ;
wire \disk_controller|registers[1][12]~q ;
wire \disk_controller|registers[0][12]~q ;
wire \disk_controller|Mux19~0_combout ;
wire \disk_controller|registers[3][12]~q ;
wire \disk_controller|Mux19~1_combout ;
wire \disk_controller|registers[5][12]~q ;
wire \disk_controller|registers[6][12]~q ;
wire \disk_controller|registers~45_combout ;
wire \disk_controller|registers[4][12]~q ;
wire \disk_controller|Mux19~2_combout ;
wire \disk_controller|registers[7][12]~q ;
wire \disk_controller|Mux19~3_combout ;
wire \disk_controller|read_value[12]~12_combout ;
wire \disk_controller|registers[13][12]~q ;
wire \disk_controller|registers[10][12]~q ;
wire \disk_controller|registers[9][12]~q ;
wire \disk_controller|registers[8][12]~q ;
wire \disk_controller|Mux19~4_combout ;
wire \disk_controller|registers[11][12]~q ;
wire \disk_controller|Mux19~5_combout ;
wire \disk_controller|registers[12][12]~q ;
wire \disk_controller|Mux19~6_combout ;
wire \disk_controller|registers[14][12]~q ;
wire \disk_controller|Mux19~7_combout ;
wire \e_data[12]~reg0_q ;
wire \Mux6~302_combout ;
wire \Mux6~200_combout ;
wire \Mux6~201_combout ;
wire \Mux6~202_combout ;
wire \Mux6~203_combout ;
wire \e_data[13]~13_combout ;
wire \p_data[13]~input_o ;
wire \disk_controller|registers~46_combout ;
wire \disk_controller|registers[2][13]~q ;
wire \disk_controller|registers[1][13]~q ;
wire \disk_controller|registers[0][13]~q ;
wire \disk_controller|Mux18~0_combout ;
wire \disk_controller|registers[3][13]~q ;
wire \disk_controller|Mux18~1_combout ;
wire \disk_controller|registers[5][13]~q ;
wire \disk_controller|registers[6][13]~q ;
wire \disk_controller|registers~47_combout ;
wire \disk_controller|registers[4][13]~q ;
wire \disk_controller|Mux18~2_combout ;
wire \disk_controller|registers[7][13]~q ;
wire \disk_controller|Mux18~3_combout ;
wire \disk_controller|read_value[13]~13_combout ;
wire \disk_controller|registers[9][13]~q ;
wire \disk_controller|registers[10][13]~q ;
wire \disk_controller|registers[8][13]~q ;
wire \disk_controller|Mux18~4_combout ;
wire \disk_controller|registers[11][13]~q ;
wire \disk_controller|Mux18~5_combout ;
wire \disk_controller|registers[13][13]~q ;
wire \disk_controller|registers[12][13]~q ;
wire \disk_controller|Mux18~6_combout ;
wire \disk_controller|registers[14][13]~q ;
wire \disk_controller|Mux18~7_combout ;
wire \e_data[13]~reg0_q ;
wire \Mux6~303_combout ;
wire \Mux6~204_combout ;
wire \Mux6~205_combout ;
wire \Mux6~206_combout ;
wire \Mux6~207_combout ;
wire \e_data[14]~14_combout ;
wire \p_data[14]~input_o ;
wire \disk_controller|registers~48_combout ;
wire \disk_controller|registers[2][14]~q ;
wire \disk_controller|registers[1][14]~q ;
wire \disk_controller|registers[0][14]~q ;
wire \disk_controller|Mux17~0_combout ;
wire \disk_controller|registers[3][14]~q ;
wire \disk_controller|Mux17~1_combout ;
wire \disk_controller|registers[5][14]~q ;
wire \disk_controller|registers[6][14]~q ;
wire \disk_controller|registers[4][14]~q ;
wire \disk_controller|Mux17~2_combout ;
wire \disk_controller|registers[7][14]~q ;
wire \disk_controller|Mux17~3_combout ;
wire \disk_controller|read_value[14]~14_combout ;
wire \disk_controller|registers[13][14]~q ;
wire \disk_controller|registers[10][14]~q ;
wire \disk_controller|registers[9][14]~q ;
wire \disk_controller|registers[8][14]~q ;
wire \disk_controller|Mux17~4_combout ;
wire \disk_controller|registers[11][14]~q ;
wire \disk_controller|Mux17~5_combout ;
wire \disk_controller|registers[12][14]~q ;
wire \disk_controller|Mux17~6_combout ;
wire \disk_controller|registers[14][14]~q ;
wire \disk_controller|Mux17~7_combout ;
wire \e_data[14]~reg0_q ;
wire \Mux6~304_combout ;
wire \Mux6~208_combout ;
wire \Mux6~209_combout ;
wire \Mux6~210_combout ;
wire \Mux6~211_combout ;
wire \e_data[15]~15_combout ;
wire \p_data[15]~input_o ;
wire \disk_controller|registers~49_combout ;
wire \disk_controller|registers[2][15]~q ;
wire \disk_controller|registers[1][15]~q ;
wire \disk_controller|registers[0][15]~q ;
wire \disk_controller|Mux16~0_combout ;
wire \disk_controller|registers[3][15]~q ;
wire \disk_controller|Mux16~1_combout ;
wire \disk_controller|registers[5][15]~q ;
wire \disk_controller|registers[6][15]~q ;
wire \disk_controller|registers[4][15]~q ;
wire \disk_controller|Mux16~2_combout ;
wire \disk_controller|registers[7][15]~q ;
wire \disk_controller|Mux16~3_combout ;
wire \disk_controller|read_value[15]~15_combout ;
wire \disk_controller|registers[9][15]~q ;
wire \disk_controller|registers[10][15]~q ;
wire \disk_controller|registers[8][15]~q ;
wire \disk_controller|Mux16~4_combout ;
wire \disk_controller|registers[11][15]~q ;
wire \disk_controller|Mux16~5_combout ;
wire \disk_controller|registers[13][15]~q ;
wire \disk_controller|registers[12][15]~q ;
wire \disk_controller|Mux16~6_combout ;
wire \disk_controller|registers[14][15]~q ;
wire \disk_controller|Mux16~7_combout ;
wire \e_data[15]~reg0_q ;
wire \Mux6~212_combout ;
wire \Mux6~213_combout ;
wire \Mux6~214_combout ;
wire \Mux6~215_combout ;
wire \Mux6~216_combout ;
wire \e_data[16]~16_combout ;
wire \p_data[16]~input_o ;
wire \disk_controller|registers~50_combout ;
wire \disk_controller|registers[2][16]~q ;
wire \disk_controller|registers[1][16]~q ;
wire \disk_controller|registers[0][16]~q ;
wire \disk_controller|Mux15~0_combout ;
wire \disk_controller|registers[3][16]~q ;
wire \disk_controller|Mux15~1_combout ;
wire \disk_controller|registers[5][16]~q ;
wire \disk_controller|registers[6][16]~q ;
wire \disk_controller|registers[4][16]~q ;
wire \disk_controller|Mux15~2_combout ;
wire \disk_controller|registers[7][16]~q ;
wire \disk_controller|Mux15~3_combout ;
wire \disk_controller|read_value[16]~16_combout ;
wire \disk_controller|registers[13][16]~q ;
wire \disk_controller|registers[10][16]~q ;
wire \disk_controller|registers[9][16]~q ;
wire \disk_controller|registers[8][16]~q ;
wire \disk_controller|Mux15~4_combout ;
wire \disk_controller|registers[11][16]~q ;
wire \disk_controller|Mux15~5_combout ;
wire \disk_controller|registers[12][16]~q ;
wire \disk_controller|Mux15~6_combout ;
wire \disk_controller|registers[14][16]~q ;
wire \disk_controller|Mux15~7_combout ;
wire \e_data[16]~reg0_q ;
wire \Mux6~217_combout ;
wire \Mux6~218_combout ;
wire \Mux6~219_combout ;
wire \Mux6~220_combout ;
wire \Mux6~221_combout ;
wire \Mux6~222_combout ;
wire \e_data[17]~17_combout ;
wire \p_data[17]~input_o ;
wire \disk_controller|registers~51_combout ;
wire \disk_controller|registers[2][17]~q ;
wire \disk_controller|registers[1][17]~q ;
wire \disk_controller|registers[0][17]~q ;
wire \disk_controller|Mux14~0_combout ;
wire \disk_controller|registers[3][17]~q ;
wire \disk_controller|Mux14~1_combout ;
wire \disk_controller|registers[5][17]~q ;
wire \disk_controller|registers[6][17]~q ;
wire \disk_controller|registers[4][17]~q ;
wire \disk_controller|Mux14~2_combout ;
wire \disk_controller|registers[7][17]~q ;
wire \disk_controller|Mux14~3_combout ;
wire \disk_controller|read_value[17]~17_combout ;
wire \disk_controller|registers[9][17]~q ;
wire \disk_controller|registers[10][17]~q ;
wire \disk_controller|registers[8][17]~q ;
wire \disk_controller|Mux14~4_combout ;
wire \disk_controller|registers[11][17]~q ;
wire \disk_controller|Mux14~5_combout ;
wire \disk_controller|registers[13][17]~q ;
wire \disk_controller|registers[12][17]~q ;
wire \disk_controller|Mux14~6_combout ;
wire \disk_controller|registers[14][17]~q ;
wire \disk_controller|Mux14~7_combout ;
wire \e_data[17]~reg0_q ;
wire \Mux6~223_combout ;
wire \Mux6~224_combout ;
wire \Mux6~225_combout ;
wire \Mux6~226_combout ;
wire \Mux6~227_combout ;
wire \Mux6~228_combout ;
wire \e_data[18]~18_combout ;
wire \p_data[18]~input_o ;
wire \disk_controller|registers~52_combout ;
wire \disk_controller|registers[2][18]~q ;
wire \disk_controller|registers[1][18]~q ;
wire \disk_controller|registers[0][18]~q ;
wire \disk_controller|Mux13~0_combout ;
wire \disk_controller|registers[3][18]~q ;
wire \disk_controller|Mux13~1_combout ;
wire \disk_controller|registers[5][18]~q ;
wire \disk_controller|registers[6][18]~q ;
wire \disk_controller|registers[4][18]~q ;
wire \disk_controller|Mux13~2_combout ;
wire \disk_controller|registers[7][18]~q ;
wire \disk_controller|Mux13~3_combout ;
wire \disk_controller|read_value[18]~18_combout ;
wire \disk_controller|registers[13][18]~q ;
wire \disk_controller|registers[10][18]~q ;
wire \disk_controller|registers[9][18]~q ;
wire \disk_controller|registers[8][18]~q ;
wire \disk_controller|Mux13~4_combout ;
wire \disk_controller|registers[11][18]~q ;
wire \disk_controller|Mux13~5_combout ;
wire \disk_controller|registers[12][18]~q ;
wire \disk_controller|Mux13~6_combout ;
wire \disk_controller|registers[14][18]~q ;
wire \disk_controller|Mux13~7_combout ;
wire \e_data[18]~reg0_q ;
wire \Mux6~229_combout ;
wire \Mux6~230_combout ;
wire \Mux6~305_combout ;
wire \Mux6~231_combout ;
wire \Mux6~232_combout ;
wire \Mux6~233_combout ;
wire \e_data[19]~19_combout ;
wire \p_data[19]~input_o ;
wire \disk_controller|registers~53_combout ;
wire \disk_controller|registers[2][19]~q ;
wire \disk_controller|registers[1][19]~q ;
wire \disk_controller|registers[0][19]~q ;
wire \disk_controller|Mux12~0_combout ;
wire \disk_controller|registers[3][19]~q ;
wire \disk_controller|Mux12~1_combout ;
wire \disk_controller|registers[5][19]~q ;
wire \disk_controller|registers[6][19]~q ;
wire \disk_controller|registers[4][19]~q ;
wire \disk_controller|Mux12~2_combout ;
wire \disk_controller|registers[7][19]~q ;
wire \disk_controller|Mux12~3_combout ;
wire \disk_controller|read_value[19]~19_combout ;
wire \disk_controller|registers[9][19]~q ;
wire \disk_controller|registers[10][19]~q ;
wire \disk_controller|registers[8][19]~q ;
wire \disk_controller|Mux12~4_combout ;
wire \disk_controller|registers[11][19]~q ;
wire \disk_controller|Mux12~5_combout ;
wire \disk_controller|registers[13][19]~q ;
wire \disk_controller|registers[12][19]~q ;
wire \disk_controller|Mux12~6_combout ;
wire \disk_controller|registers[14][19]~q ;
wire \disk_controller|Mux12~7_combout ;
wire \e_data[19]~reg0_q ;
wire \Mux6~234_combout ;
wire \Mux6~235_combout ;
wire \Mux6~306_combout ;
wire \Mux6~236_combout ;
wire \Mux6~237_combout ;
wire \Mux6~238_combout ;
wire \e_data[20]~20_combout ;
wire \p_data[20]~input_o ;
wire \disk_controller|registers~54_combout ;
wire \disk_controller|registers[2][20]~q ;
wire \disk_controller|registers[1][20]~q ;
wire \disk_controller|registers[0][20]~q ;
wire \disk_controller|Mux11~0_combout ;
wire \disk_controller|registers[3][20]~q ;
wire \disk_controller|Mux11~1_combout ;
wire \disk_controller|registers[5][20]~q ;
wire \disk_controller|registers[6][20]~q ;
wire \disk_controller|registers[4][20]~q ;
wire \disk_controller|Mux11~2_combout ;
wire \disk_controller|registers[7][20]~q ;
wire \disk_controller|Mux11~3_combout ;
wire \disk_controller|read_value[20]~20_combout ;
wire \disk_controller|registers[13][20]~q ;
wire \disk_controller|registers[10][20]~q ;
wire \disk_controller|registers[9][20]~q ;
wire \disk_controller|registers[8][20]~q ;
wire \disk_controller|Mux11~4_combout ;
wire \disk_controller|registers[11][20]~q ;
wire \disk_controller|Mux11~5_combout ;
wire \disk_controller|registers[12][20]~q ;
wire \disk_controller|Mux11~6_combout ;
wire \disk_controller|registers[14][20]~q ;
wire \disk_controller|Mux11~7_combout ;
wire \e_data[20]~reg0_q ;
wire \Mux6~239_combout ;
wire \Mux6~240_combout ;
wire \Mux6~307_combout ;
wire \Mux6~241_combout ;
wire \Mux6~242_combout ;
wire \Mux6~243_combout ;
wire \e_data[21]~21_combout ;
wire \p_data[21]~input_o ;
wire \disk_controller|registers~55_combout ;
wire \disk_controller|registers[2][21]~q ;
wire \disk_controller|registers[1][21]~q ;
wire \disk_controller|registers[0][21]~q ;
wire \disk_controller|Mux10~0_combout ;
wire \disk_controller|registers~56_combout ;
wire \disk_controller|registers[3][21]~q ;
wire \disk_controller|Mux10~1_combout ;
wire \disk_controller|registers[5][21]~q ;
wire \disk_controller|registers[6][21]~q ;
wire \disk_controller|registers[4][21]~q ;
wire \disk_controller|Mux10~2_combout ;
wire \disk_controller|registers[7][21]~q ;
wire \disk_controller|Mux10~3_combout ;
wire \disk_controller|read_value[21]~21_combout ;
wire \disk_controller|registers[9][21]~q ;
wire \disk_controller|registers[10][21]~q ;
wire \disk_controller|registers[8][21]~q ;
wire \disk_controller|Mux10~4_combout ;
wire \disk_controller|registers[11][21]~q ;
wire \disk_controller|Mux10~5_combout ;
wire \disk_controller|registers[13][21]~q ;
wire \disk_controller|registers[12][21]~q ;
wire \disk_controller|Mux10~6_combout ;
wire \disk_controller|registers[14][21]~q ;
wire \disk_controller|Mux10~7_combout ;
wire \e_data[21]~reg0_q ;
wire \Mux6~244_combout ;
wire \Mux6~245_combout ;
wire \Mux6~308_combout ;
wire \Mux6~246_combout ;
wire \Mux6~247_combout ;
wire \Mux6~248_combout ;
wire \e_data[22]~22_combout ;
wire \p_data[22]~input_o ;
wire \disk_controller|registers~57_combout ;
wire \disk_controller|registers[2][22]~q ;
wire \disk_controller|registers[1][22]~q ;
wire \disk_controller|registers[0][22]~q ;
wire \disk_controller|Mux9~0_combout ;
wire \disk_controller|registers~58_combout ;
wire \disk_controller|registers[3][22]~q ;
wire \disk_controller|Mux9~1_combout ;
wire \disk_controller|registers[5][22]~q ;
wire \disk_controller|registers[6][22]~q ;
wire \disk_controller|registers[4][22]~q ;
wire \disk_controller|Mux9~2_combout ;
wire \disk_controller|registers[7][22]~q ;
wire \disk_controller|Mux9~3_combout ;
wire \disk_controller|read_value[22]~22_combout ;
wire \disk_controller|registers[13][22]~q ;
wire \disk_controller|registers[10][22]~q ;
wire \disk_controller|registers[9][22]~q ;
wire \disk_controller|registers[8][22]~q ;
wire \disk_controller|Mux9~4_combout ;
wire \disk_controller|registers[11][22]~q ;
wire \disk_controller|Mux9~5_combout ;
wire \disk_controller|registers[12][22]~q ;
wire \disk_controller|Mux9~6_combout ;
wire \disk_controller|registers[14][22]~q ;
wire \disk_controller|Mux9~7_combout ;
wire \e_data[22]~reg0_q ;
wire \Mux6~249_combout ;
wire \Mux6~250_combout ;
wire \Mux6~309_combout ;
wire \Mux6~251_combout ;
wire \Mux6~252_combout ;
wire \Mux6~253_combout ;
wire \e_data[23]~23_combout ;
wire \p_data[23]~input_o ;
wire \disk_controller|registers~59_combout ;
wire \disk_controller|registers[2][23]~q ;
wire \disk_controller|registers[1][23]~q ;
wire \disk_controller|registers[0][23]~q ;
wire \disk_controller|Mux8~0_combout ;
wire \disk_controller|registers~60_combout ;
wire \disk_controller|registers[3][23]~q ;
wire \disk_controller|Mux8~1_combout ;
wire \disk_controller|registers[5][23]~q ;
wire \disk_controller|registers[6][23]~q ;
wire \disk_controller|registers[4][23]~q ;
wire \disk_controller|Mux8~2_combout ;
wire \disk_controller|registers[7][23]~q ;
wire \disk_controller|Mux8~3_combout ;
wire \disk_controller|read_value[23]~23_combout ;
wire \disk_controller|registers[9][23]~q ;
wire \disk_controller|registers[10][23]~q ;
wire \disk_controller|registers[8][23]~q ;
wire \disk_controller|Mux8~4_combout ;
wire \disk_controller|registers[11][23]~q ;
wire \disk_controller|Mux8~5_combout ;
wire \disk_controller|registers[13][23]~q ;
wire \disk_controller|registers[12][23]~q ;
wire \disk_controller|Mux8~6_combout ;
wire \disk_controller|registers[14][23]~q ;
wire \disk_controller|Mux8~7_combout ;
wire \e_data[23]~reg0_q ;
wire \Mux6~254_combout ;
wire \Selector1~4_combout ;
wire \Mux6~255_combout ;
wire \Mux6~256_combout ;
wire \Mux6~257_combout ;
wire \Mux6~258_combout ;
wire \Mux6~259_combout ;
wire \e_data[24]~24_combout ;
wire \p_data[24]~input_o ;
wire \disk_controller|registers~61_combout ;
wire \disk_controller|registers[2][24]~q ;
wire \disk_controller|registers[1][24]~q ;
wire \disk_controller|registers[0][24]~q ;
wire \disk_controller|Mux7~0_combout ;
wire \disk_controller|registers[3][24]~q ;
wire \disk_controller|Mux7~1_combout ;
wire \disk_controller|registers[5][24]~q ;
wire \disk_controller|registers~62_combout ;
wire \disk_controller|registers[6][24]~q ;
wire \disk_controller|registers[4][24]~q ;
wire \disk_controller|Mux7~2_combout ;
wire \disk_controller|registers[7][24]~q ;
wire \disk_controller|Mux7~3_combout ;
wire \disk_controller|read_value[24]~24_combout ;
wire \disk_controller|registers[13][24]~q ;
wire \disk_controller|registers[10][24]~q ;
wire \disk_controller|registers[9][24]~q ;
wire \disk_controller|registers[8][24]~q ;
wire \disk_controller|Mux7~4_combout ;
wire \disk_controller|registers[11][24]~q ;
wire \disk_controller|Mux7~5_combout ;
wire \disk_controller|registers[12][24]~q ;
wire \disk_controller|Mux7~6_combout ;
wire \disk_controller|registers[14][24]~q ;
wire \disk_controller|Mux7~7_combout ;
wire \e_data[24]~reg0_q ;
wire \Mux6~260_combout ;
wire \Mux6~261_combout ;
wire \Mux6~262_combout ;
wire \Mux6~263_combout ;
wire \e_data[25]~25_combout ;
wire \p_data[25]~input_o ;
wire \disk_controller|registers~63_combout ;
wire \disk_controller|registers[2][25]~q ;
wire \disk_controller|registers~64_combout ;
wire \disk_controller|registers[1][25]~q ;
wire \disk_controller|registers[0][25]~q ;
wire \disk_controller|Mux6~0_combout ;
wire \disk_controller|registers[3][25]~q ;
wire \disk_controller|Mux6~1_combout ;
wire \disk_controller|registers[5][25]~q ;
wire \disk_controller|registers[6][25]~q ;
wire \disk_controller|registers[4][25]~q ;
wire \disk_controller|Mux6~2_combout ;
wire \disk_controller|registers[7][25]~q ;
wire \disk_controller|Mux6~3_combout ;
wire \disk_controller|read_value[25]~25_combout ;
wire \disk_controller|registers[9][25]~q ;
wire \disk_controller|registers[10][25]~q ;
wire \disk_controller|registers[8][25]~q ;
wire \disk_controller|Mux6~4_combout ;
wire \disk_controller|registers[11][25]~q ;
wire \disk_controller|Mux6~5_combout ;
wire \disk_controller|registers[13][25]~q ;
wire \disk_controller|registers[12][25]~q ;
wire \disk_controller|Mux6~6_combout ;
wire \disk_controller|registers[14][25]~q ;
wire \disk_controller|Mux6~7_combout ;
wire \e_data[25]~reg0_q ;
wire \Mux6~264_combout ;
wire \Mux6~265_combout ;
wire \Mux6~266_combout ;
wire \Mux6~267_combout ;
wire \Mux6~268_combout ;
wire \e_data[26]~26_combout ;
wire \p_data[26]~input_o ;
wire \disk_controller|registers~65_combout ;
wire \disk_controller|registers[2][26]~q ;
wire \disk_controller|registers~66_combout ;
wire \disk_controller|registers[1][26]~q ;
wire \disk_controller|registers[0][26]~q ;
wire \disk_controller|Mux5~0_combout ;
wire \disk_controller|registers[3][26]~q ;
wire \disk_controller|Mux5~1_combout ;
wire \disk_controller|registers[5][26]~q ;
wire \disk_controller|registers[6][26]~q ;
wire \disk_controller|registers[4][26]~q ;
wire \disk_controller|Mux5~2_combout ;
wire \disk_controller|registers[7][26]~q ;
wire \disk_controller|Mux5~3_combout ;
wire \disk_controller|read_value[26]~26_combout ;
wire \disk_controller|registers[13][26]~q ;
wire \disk_controller|registers[10][26]~q ;
wire \disk_controller|registers[9][26]~q ;
wire \disk_controller|registers[8][26]~q ;
wire \disk_controller|Mux5~4_combout ;
wire \disk_controller|registers[11][26]~q ;
wire \disk_controller|Mux5~5_combout ;
wire \disk_controller|registers[12][26]~q ;
wire \disk_controller|Mux5~6_combout ;
wire \disk_controller|registers[14][26]~q ;
wire \disk_controller|Mux5~7_combout ;
wire \e_data[26]~reg0_q ;
wire \Mux6~269_combout ;
wire \Mux6~270_combout ;
wire \Mux6~271_combout ;
wire \Mux6~272_combout ;
wire \Mux6~273_combout ;
wire \e_data[27]~27_combout ;
wire \p_data[27]~input_o ;
wire \disk_controller|registers~67_combout ;
wire \disk_controller|registers[2][27]~q ;
wire \disk_controller|registers~68_combout ;
wire \disk_controller|registers[1][27]~q ;
wire \disk_controller|registers[0][27]~q ;
wire \disk_controller|Mux4~0_combout ;
wire \disk_controller|registers[3][27]~q ;
wire \disk_controller|Mux4~1_combout ;
wire \disk_controller|registers[5][27]~q ;
wire \disk_controller|registers[6][27]~q ;
wire \disk_controller|registers[4][27]~q ;
wire \disk_controller|Mux4~2_combout ;
wire \disk_controller|registers[7][27]~q ;
wire \disk_controller|Mux4~3_combout ;
wire \disk_controller|read_value[27]~27_combout ;
wire \disk_controller|registers[9][27]~q ;
wire \disk_controller|registers[10][27]~q ;
wire \disk_controller|registers[8][27]~q ;
wire \disk_controller|Mux4~4_combout ;
wire \disk_controller|registers[11][27]~q ;
wire \disk_controller|Mux4~5_combout ;
wire \disk_controller|registers[13][27]~q ;
wire \disk_controller|registers[12][27]~q ;
wire \disk_controller|Mux4~6_combout ;
wire \disk_controller|registers[14][27]~q ;
wire \disk_controller|Mux4~7_combout ;
wire \e_data[27]~reg0_q ;
wire \Mux6~274_combout ;
wire \Mux6~275_combout ;
wire \Mux6~276_combout ;
wire \Mux6~277_combout ;
wire \e_data[28]~28_combout ;
wire \p_data[28]~input_o ;
wire \disk_controller|registers~69_combout ;
wire \disk_controller|registers[2][28]~q ;
wire \disk_controller|registers~70_combout ;
wire \disk_controller|registers[1][28]~q ;
wire \disk_controller|registers[0][28]~q ;
wire \disk_controller|Mux3~0_combout ;
wire \disk_controller|registers[3][28]~q ;
wire \disk_controller|Mux3~1_combout ;
wire \disk_controller|registers[5][28]~q ;
wire \disk_controller|registers[6][28]~q ;
wire \disk_controller|registers[4][28]~q ;
wire \disk_controller|Mux3~2_combout ;
wire \disk_controller|registers[7][28]~q ;
wire \disk_controller|Mux3~3_combout ;
wire \disk_controller|read_value[28]~28_combout ;
wire \disk_controller|registers[13][28]~q ;
wire \disk_controller|registers[10][28]~q ;
wire \disk_controller|registers[9][28]~q ;
wire \disk_controller|registers[8][28]~q ;
wire \disk_controller|Mux3~4_combout ;
wire \disk_controller|registers[11][28]~q ;
wire \disk_controller|Mux3~5_combout ;
wire \disk_controller|registers[12][28]~q ;
wire \disk_controller|Mux3~6_combout ;
wire \disk_controller|registers[14][28]~q ;
wire \disk_controller|Mux3~7_combout ;
wire \e_data[28]~reg0_q ;
wire \Mux6~278_combout ;
wire \Mux6~279_combout ;
wire \Mux6~280_combout ;
wire \Mux6~281_combout ;
wire \e_data[29]~29_combout ;
wire \p_data[29]~input_o ;
wire \disk_controller|registers~71_combout ;
wire \disk_controller|registers[2][29]~q ;
wire \disk_controller|registers~72_combout ;
wire \disk_controller|registers[1][29]~q ;
wire \disk_controller|registers[0][29]~q ;
wire \disk_controller|Mux2~0_combout ;
wire \disk_controller|registers[3][29]~q ;
wire \disk_controller|Mux2~1_combout ;
wire \disk_controller|registers[5][29]~q ;
wire \disk_controller|registers[6][29]~q ;
wire \disk_controller|registers[4][29]~q ;
wire \disk_controller|Mux2~2_combout ;
wire \disk_controller|registers[7][29]~q ;
wire \disk_controller|Mux2~3_combout ;
wire \disk_controller|read_value[29]~29_combout ;
wire \disk_controller|registers[9][29]~q ;
wire \disk_controller|registers[10][29]~q ;
wire \disk_controller|registers[8][29]~q ;
wire \disk_controller|Mux2~4_combout ;
wire \disk_controller|registers[11][29]~q ;
wire \disk_controller|Mux2~5_combout ;
wire \disk_controller|registers[13][29]~q ;
wire \disk_controller|registers[12][29]~q ;
wire \disk_controller|Mux2~6_combout ;
wire \disk_controller|registers[14][29]~q ;
wire \disk_controller|Mux2~7_combout ;
wire \e_data[29]~reg0_q ;
wire \Mux6~157_combout ;
wire \Mux6~282_combout ;
wire \Mux6~283_combout ;
wire \Mux6~284_combout ;
wire \Mux6~285_combout ;
wire \Mux6~286_combout ;
wire \e_data[30]~30_combout ;
wire \p_data[30]~input_o ;
wire \disk_controller|registers~73_combout ;
wire \disk_controller|registers[2][30]~q ;
wire \disk_controller|registers[1][30]~q ;
wire \disk_controller|registers~74_combout ;
wire \disk_controller|registers[0][30]~q ;
wire \disk_controller|Mux1~0_combout ;
wire \disk_controller|registers[3][30]~q ;
wire \disk_controller|Mux1~1_combout ;
wire \disk_controller|registers[5][30]~q ;
wire \disk_controller|registers[6][30]~q ;
wire \disk_controller|registers[4][30]~q ;
wire \disk_controller|Mux1~2_combout ;
wire \disk_controller|registers[7][30]~q ;
wire \disk_controller|Mux1~3_combout ;
wire \disk_controller|read_value[30]~30_combout ;
wire \disk_controller|registers[13][30]~q ;
wire \disk_controller|registers[10][30]~q ;
wire \disk_controller|registers[9][30]~q ;
wire \disk_controller|registers[8][30]~q ;
wire \disk_controller|Mux1~4_combout ;
wire \disk_controller|registers[11][30]~q ;
wire \disk_controller|Mux1~5_combout ;
wire \disk_controller|registers[12][30]~q ;
wire \disk_controller|Mux1~6_combout ;
wire \disk_controller|registers[14][30]~q ;
wire \disk_controller|Mux1~7_combout ;
wire \e_data[30]~reg0_q ;
wire \Mux6~287_combout ;
wire \Mux6~288_combout ;
wire \Mux6~289_combout ;
wire \Mux6~290_combout ;
wire \Mux6~291_combout ;
wire \e_data[31]~31_combout ;
wire \p_data[31]~input_o ;
wire \disk_controller|registers~75_combout ;
wire \disk_controller|registers[2][31]~q ;
wire \disk_controller|registers[1][31]~q ;
wire \disk_controller|registers~76_combout ;
wire \disk_controller|registers[0][31]~q ;
wire \disk_controller|Mux0~0_combout ;
wire \disk_controller|registers[3][31]~q ;
wire \disk_controller|Mux0~1_combout ;
wire \disk_controller|registers[5][31]~q ;
wire \disk_controller|registers[6][31]~q ;
wire \disk_controller|registers[4][31]~q ;
wire \disk_controller|Mux0~2_combout ;
wire \disk_controller|registers[7][31]~q ;
wire \disk_controller|Mux0~3_combout ;
wire \disk_controller|read_value[31]~31_combout ;
wire \disk_controller|registers[9][31]~q ;
wire \disk_controller|registers[10][31]~q ;
wire \disk_controller|registers[8][31]~q ;
wire \disk_controller|Mux0~4_combout ;
wire \disk_controller|registers[11][31]~q ;
wire \disk_controller|Mux0~5_combout ;
wire \disk_controller|registers[13][31]~q ;
wire \disk_controller|registers[12][31]~q ;
wire \disk_controller|Mux0~6_combout ;
wire \disk_controller|registers[14][31]~q ;
wire \disk_controller|Mux0~7_combout ;
wire \e_data[31]~reg0_q ;
wire \in_ready~0_combout ;
wire \in_ready~reg0_q ;
wire \out_ready~0_combout ;
wire \out_ready~reg0_q ;
wire \dev_out[0]~147_combout ;
wire \dev_out[0]~148_combout ;
wire \dev_out[0]~reg0_q ;
wire \Selector126~0_combout ;
wire \dev_out[1]~508_combout ;
wire \dev_out[48]~149_combout ;
wire \dev_out[1]~150_combout ;
wire \dev_out[1]~151_combout ;
wire \dev_out[1]~reg0_q ;
wire \dev_out[2]~0_combout ;
wire \Selector126~1_combout ;
wire \dev_out[2]~152_combout ;
wire \dev_out[2]~153_combout ;
wire \dev_out[2]~reg0_q ;
wire \Selector126~2_combout ;
wire \Selector126~3_combout ;
wire \dev_out[3]~reg0_q ;
wire \Selector1~5_combout ;
wire \Selector1~6_combout ;
wire \Selector126~4_combout ;
wire \dev_out[4]~1_combout ;
wire \Selector1~7_combout ;
wire \dev_out[4]~154_combout ;
wire \dev_out[4]~155_combout ;
wire \dev_out[4]~reg0_q ;
wire \Selector126~5_combout ;
wire \Selector126~6_combout ;
wire \dev_out[5]~2_combout ;
wire \dev_out[5]~reg0_q ;
wire \Selector126~7_combout ;
wire \dev_out[6]~3_combout ;
wire \Selector126~8_combout ;
wire \Selector1~8_combout ;
wire \dev_out[2]~156_combout ;
wire \dev_out[2]~157_combout ;
wire \dev_out[6]~reg0_q ;
wire \Selector126~9_combout ;
wire \Selector126~10_combout ;
wire \Selector0~0_combout ;
wire \dev_out[7]~reg0_q ;
wire \dev_out[8]~158_combout ;
wire \Selector1~9_combout ;
wire \Selector1~10_combout ;
wire \dev_out[8]~159_combout ;
wire \dev_out[8]~4_combout ;
wire \dev_out[8]~160_combout ;
wire \dev_out[8]~161_combout ;
wire \dev_out[8]~reg0_q ;
wire \Selector126~11_combout ;
wire \Selector126~12_combout ;
wire \dev_out[9]~162_combout ;
wire \dev_out[9]~5_combout ;
wire \dev_out[9]~reg0_q ;
wire \Selector1~11_combout ;
wire \Selector1~12_combout ;
wire \Selector1~13_combout ;
wire \Selector1~14_combout ;
wire \Selector1~15_combout ;
wire \Selector1~16_combout ;
wire \dev_out[10]~6_combout ;
wire \dev_out[8]~163_combout ;
wire \dev_out[8]~164_combout ;
wire \dev_out[10]~reg0_q ;
wire \Selector126~13_combout ;
wire \Selector126~14_combout ;
wire \Selector0~1_combout ;
wire \dev_out[11]~7_combout ;
wire \dev_out[11]~reg0_q ;
wire \Selector1~17_combout ;
wire \dev_out[12]~8_combout ;
wire \Selector1~18_combout ;
wire \Selector1~19_combout ;
wire \Selector3~0_combout ;
wire \dev_out[2]~509_combout ;
wire \dev_out[2]~165_combout ;
wire \dev_out[12]~reg0_q ;
wire \Selector126~15_combout ;
wire \dev_out[13]~9_combout ;
wire \Selector126~16_combout ;
wire \Selector126~17_combout ;
wire \Selector2~0_combout ;
wire \dev_out[13]~reg0_q ;
wire \Selector1~20_combout ;
wire \Selector1~21_combout ;
wire \dev_out[14]~10_combout ;
wire \Selector1~22_combout ;
wire \Selector1~23_combout ;
wire \Selector1~24_combout ;
wire \dev_out[14]~reg0_q ;
wire \Selector1~25_combout ;
wire \Selector126~18_combout ;
wire \Selector0~2_combout ;
wire \Selector0~3_combout ;
wire \dev_out[15]~reg0_q ;
wire \Selector1~26_combout ;
wire \Selector1~27_combout ;
wire \Selector3~1_combout ;
wire \dev_out[16]~166_combout ;
wire \dev_out[16]~167_combout ;
wire \dev_out[16]~168_combout ;
wire \dev_out[16]~11_combout ;
wire \Selector3~2_combout ;
wire \dev_out[16]~169_combout ;
wire \dev_out[16]~170_combout ;
wire \dev_out[16]~171_combout ;
wire \dev_out[16]~reg0_q ;
wire \dev_out[17]~172_combout ;
wire \Selector1~28_combout ;
wire \Selector126~19_combout ;
wire \Selector2~1_combout ;
wire \dev_out[17]~173_combout ;
wire \dev_out[17]~174_combout ;
wire \dev_out[17]~12_combout ;
wire \Selector2~2_combout ;
wire \dev_out[17]~reg0_q ;
wire \Selector1~29_combout ;
wire \Selector1~30_combout ;
wire \Selector1~31_combout ;
wire \dev_out[74]~175_combout ;
wire \dev_out[18]~176_combout ;
wire \dev_out[18]~177_combout ;
wire \dev_out[18]~13_combout ;
wire \dev_out[16]~510_combout ;
wire \dev_out[16]~178_combout ;
wire \dev_out[18]~reg0_q ;
wire \Selector126~20_combout ;
wire \Selector126~21_combout ;
wire \Selector0~4_combout ;
wire \dev_out[19]~179_combout ;
wire \dev_out[19]~14_combout ;
wire \dev_out[19]~reg0_q ;
wire \Selector1~32_combout ;
wire \Selector1~33_combout ;
wire \Selector3~3_combout ;
wire \Selector3~4_combout ;
wire \Selector3~5_combout ;
wire \Selector3~6_combout ;
wire \dev_out[20]~15_combout ;
wire \dev_out[2]~180_combout ;
wire \dev_out[16]~511_combout ;
wire \dev_out[20]~reg0_q ;
wire \Selector126~22_combout ;
wire \Selector126~23_combout ;
wire \Selector2~3_combout ;
wire \Selector2~4_combout ;
wire \Selector126~24_combout ;
wire \Selector2~5_combout ;
wire \Selector2~6_combout ;
wire \dev_out[21]~16_combout ;
wire \dev_out[21]~reg0_q ;
wire \Selector1~34_combout ;
wire \Selector1~35_combout ;
wire \Selector1~36_combout ;
wire \Selector1~37_combout ;
wire \Selector1~38_combout ;
wire \Selector1~39_combout ;
wire \dev_out[22]~17_combout ;
wire \dev_out[22]~reg0_q ;
wire \Selector126~25_combout ;
wire \Selector126~26_combout ;
wire \Selector0~5_combout ;
wire \Selector0~6_combout ;
wire \dev_out[23]~18_combout ;
wire \dev_out[23]~reg0_q ;
wire \Selector1~40_combout ;
wire \Selector1~41_combout ;
wire \Selector3~7_combout ;
wire \Selector7~0_combout ;
wire \dev_out[24]~181_combout ;
wire \dev_out[24]~182_combout ;
wire \dev_out[24]~183_combout ;
wire \dev_out[24]~512_combout ;
wire \dev_out[24]~184_combout ;
wire \dev_out[24]~reg0_q ;
wire \Selector126~27_combout ;
wire \Selector126~28_combout ;
wire \Selector2~7_combout ;
wire \Selector6~0_combout ;
wire \dev_out[25]~185_combout ;
wire \dev_out[25]~186_combout ;
wire \dev_out[25]~187_combout ;
wire \dev_out[25]~reg0_q ;
wire \Selector1~42_combout ;
wire \Selector1~43_combout ;
wire \Selector1~44_combout ;
wire \Selector5~0_combout ;
wire \dev_out[26]~188_combout ;
wire \dev_out[26]~189_combout ;
wire \dev_out[26]~190_combout ;
wire \dev_out[26]~191_combout ;
wire \dev_out[26]~reg0_q ;
wire \Selector126~29_combout ;
wire \Selector126~30_combout ;
wire \Selector0~7_combout ;
wire \Selector4~0_combout ;
wire \dev_out[27]~192_combout ;
wire \dev_out[27]~193_combout ;
wire \dev_out[27]~reg0_q ;
wire \Selector3~8_combout ;
wire \Selector3~9_combout ;
wire \dev_out[28]~19_combout ;
wire \Selector1~45_combout ;
wire \Selector3~10_combout ;
wire \Selector3~11_combout ;
wire \Selector3~12_combout ;
wire \dev_out[28]~reg0_q ;
wire \Selector2~8_combout ;
wire \Selector2~9_combout ;
wire \dev_out[29]~20_combout ;
wire \Selector126~31_combout ;
wire \Selector126~32_combout ;
wire \Selector2~10_combout ;
wire \Selector2~11_combout ;
wire \dev_out[29]~reg0_q ;
wire \Selector1~46_combout ;
wire \Selector1~47_combout ;
wire \dev_out[30]~21_combout ;
wire \Selector1~48_combout ;
wire \Selector126~33_combout ;
wire \Selector1~49_combout ;
wire \Selector1~50_combout ;
wire \Selector1~51_combout ;
wire \dev_out[30]~reg0_q ;
wire \Selector126~34_combout ;
wire \Selector126~35_combout ;
wire \Selector126~36_combout ;
wire \Selector0~8_combout ;
wire \Selector0~9_combout ;
wire \Selector0~10_combout ;
wire \dev_out[31]~reg0_q ;
wire \dev_out[2]~194_combout ;
wire \Selector15~0_combout ;
wire \Selector15~1_combout ;
wire \Selector95~0_combout ;
wire \Selector7~1_combout ;
wire \dev_out[72]~195_combout ;
wire \Selector95~1_combout ;
wire \Selector95~2_combout ;
wire \Selector95~3_combout ;
wire \Selector95~4_combout ;
wire \dev_out[32]~196_combout ;
wire \dev_out[32]~reg0_q ;
wire \dev_out[33]~197_combout ;
wire \dev_out[33]~198_combout ;
wire \dev_out[33]~199_combout ;
wire \dev_out[33]~200_combout ;
wire \dev_out[33]~201_combout ;
wire \dev_out[33]~22_combout ;
wire \Selector6~1_combout ;
wire \dev_out[33]~513_combout ;
wire \dev_out[33]~202_combout ;
wire \dev_out[33]~reg0_q ;
wire \dev_out[34]~203_combout ;
wire \dev_out[34]~204_combout ;
wire \dev_out[34]~205_combout ;
wire \dev_out[34]~206_combout ;
wire \dev_out[34]~23_combout ;
wire \Selector5~1_combout ;
wire \dev_out[34]~reg0_q ;
wire \dev_out[35]~207_combout ;
wire \dev_out[35]~208_combout ;
wire \dev_out[35]~24_combout ;
wire \Selector4~1_combout ;
wire \dev_out[33]~514_combout ;
wire \dev_out[33]~209_combout ;
wire \dev_out[35]~reg0_q ;
wire \Selector3~13_combout ;
wire \dev_out[36]~210_combout ;
wire \dev_out[36]~211_combout ;
wire \dev_out[36]~212_combout ;
wire \dev_out[36]~213_combout ;
wire \Selector1~52_combout ;
wire \dev_out[36]~214_combout ;
wire \dev_out[36]~215_combout ;
wire \dev_out[36]~25_combout ;
wire \dev_out[36]~reg0_q ;
wire \dev_out[37]~216_combout ;
wire \Selector2~12_combout ;
wire \dev_out[37]~217_combout ;
wire \dev_out[37]~218_combout ;
wire \dev_out[37]~26_combout ;
wire \dev_out[37]~reg0_q ;
wire \dev_out[38]~219_combout ;
wire \dev_out[38]~220_combout ;
wire \dev_out[38]~221_combout ;
wire \dev_out[38]~222_combout ;
wire \dev_out[38]~223_combout ;
wire \dev_out[38]~224_combout ;
wire \dev_out[38]~27_combout ;
wire \dev_out[38]~reg0_q ;
wire \dev_out[39]~225_combout ;
wire \dev_out[71]~226_combout ;
wire \dev_out[103]~227_combout ;
wire \dev_out[39]~228_combout ;
wire \dev_out[39]~reg0_q ;
wire \dev_out[40]~515_combout ;
wire \dev_out[40]~229_combout ;
wire \dev_out[40]~230_combout ;
wire \dev_out[40]~231_combout ;
wire \dev_out[40]~28_combout ;
wire \dev_out[40]~232_combout ;
wire \dev_out[40]~233_combout ;
wire \dev_out[40]~reg0_q ;
wire \dev_out[41]~234_combout ;
wire \dev_out[41]~235_combout ;
wire \dev_out[41]~236_combout ;
wire \dev_out[41]~29_combout ;
wire \dev_out[41]~reg0_q ;
wire \dev_out[42]~237_combout ;
wire \dev_out[42]~238_combout ;
wire \dev_out[42]~239_combout ;
wire \dev_out[42]~240_combout ;
wire \dev_out[42]~241_combout ;
wire \dev_out[42]~30_combout ;
wire \dev_out[42]~reg0_q ;
wire \dev_out[43]~242_combout ;
wire \dev_out[43]~31_combout ;
wire \dev_out[43]~reg0_q ;
wire \dev_out[44]~243_combout ;
wire \dev_out[44]~244_combout ;
wire \dev_out[44]~245_combout ;
wire \dev_out[44]~246_combout ;
wire \dev_out[44]~32_combout ;
wire \dev_out[44]~516_combout ;
wire \dev_out[44]~247_combout ;
wire \dev_out[44]~reg0_q ;
wire \dev_out[45]~517_combout ;
wire \dev_out[45]~248_combout ;
wire \dev_out[45]~249_combout ;
wire \dev_out[45]~33_combout ;
wire \dev_out[45]~reg0_q ;
wire \dev_out[46]~250_combout ;
wire \dev_out[46]~251_combout ;
wire \dev_out[46]~252_combout ;
wire \dev_out[46]~253_combout ;
wire \dev_out[46]~34_combout ;
wire \dev_out[46]~reg0_q ;
wire \dev_out[111]~254_combout ;
wire \dev_out[40]~255_combout ;
wire \dev_out[47]~256_combout ;
wire \dev_out[47]~reg0_q ;
wire \dev_out[48]~257_combout ;
wire \dev_out[48]~258_combout ;
wire \dev_out[48]~259_combout ;
wire \dev_out[48]~260_combout ;
wire \dev_out[48]~35_combout ;
wire \dev_out[48]~518_combout ;
wire \dev_out[48]~261_combout ;
wire \dev_out[48]~reg0_q ;
wire \dev_out[49]~262_combout ;
wire \dev_out[49]~263_combout ;
wire \dev_out[49]~36_combout ;
wire \dev_out[49]~reg0_q ;
wire \dev_out[50]~264_combout ;
wire \dev_out[50]~265_combout ;
wire \dev_out[50]~266_combout ;
wire \dev_out[50]~267_combout ;
wire \dev_out[50]~37_combout ;
wire \dev_out[50]~reg0_q ;
wire \dev_out[51]~268_combout ;
wire \dev_out[51]~38_combout ;
wire \dev_out[48]~269_combout ;
wire \dev_out[48]~270_combout ;
wire \dev_out[51]~reg0_q ;
wire \dev_out[52]~271_combout ;
wire \dev_out[52]~272_combout ;
wire \dev_out[52]~273_combout ;
wire \dev_out[52]~39_combout ;
wire \dev_out[52]~reg0_q ;
wire \dev_out[53]~274_combout ;
wire \dev_out[53]~275_combout ;
wire \dev_out[53]~276_combout ;
wire \dev_out[53]~40_combout ;
wire \dev_out[53]~reg0_q ;
wire \dev_out[54]~277_combout ;
wire \dev_out[54]~278_combout ;
wire \dev_out[54]~279_combout ;
wire \dev_out[54]~41_combout ;
wire \dev_out[54]~reg0_q ;
wire \dev_out[55]~280_combout ;
wire \dev_out[87]~281_combout ;
wire \dev_out[119]~282_combout ;
wire \dev_out[55]~283_combout ;
wire \dev_out[55]~reg0_q ;
wire \dev_out[56]~519_combout ;
wire \dev_out[56]~284_combout ;
wire \dev_out[56]~285_combout ;
wire \dev_out[56]~286_combout ;
wire \dev_out[56]~42_combout ;
wire \dev_out[56]~287_combout ;
wire \dev_out[56]~reg0_q ;
wire \dev_out[57]~288_combout ;
wire \dev_out[57]~289_combout ;
wire \dev_out[57]~290_combout ;
wire \dev_out[57]~43_combout ;
wire \dev_out[57]~reg0_q ;
wire \dev_out[58]~291_combout ;
wire \dev_out[58]~292_combout ;
wire \dev_out[58]~293_combout ;
wire \dev_out[58]~294_combout ;
wire \dev_out[58]~295_combout ;
wire \dev_out[58]~44_combout ;
wire \dev_out[58]~reg0_q ;
wire \dev_out[59]~296_combout ;
wire \dev_out[59]~45_combout ;
wire \dev_out[59]~reg0_q ;
wire \dev_out[60]~297_combout ;
wire \dev_out[60]~298_combout ;
wire \dev_out[60]~299_combout ;
wire \dev_out[60]~300_combout ;
wire \dev_out[60]~46_combout ;
wire \dev_out[60]~301_combout ;
wire \dev_out[60]~302_combout ;
wire \dev_out[60]~reg0_q ;
wire \dev_out[61]~303_combout ;
wire \dev_out[61]~304_combout ;
wire \dev_out[61]~47_combout ;
wire \dev_out[61]~reg0_q ;
wire \Selector1~53_combout ;
wire \Selector1~59_combout ;
wire \Selector65~0_combout ;
wire \Selector65~1_combout ;
wire \Selector65~2_combout ;
wire \Selector65~3_combout ;
wire \Selector65~4_combout ;
wire \dev_out[62]~305_combout ;
wire \dev_out[62]~reg0_q ;
wire \dev_out[63]~306_combout ;
wire \dev_out[63]~reg0_q ;
wire \dev_out[64]~307_combout ;
wire \Selector63~0_combout ;
wire \Selector63~1_combout ;
wire \Selector63~2_combout ;
wire \Selector63~3_combout ;
wire \Selector63~4_combout ;
wire \dev_out[64]~308_combout ;
wire \dev_out[64]~reg0_q ;
wire \dev_out[65]~309_combout ;
wire \dev_out[65]~310_combout ;
wire \dev_out[65]~48_combout ;
wire \dev_out[65]~311_combout ;
wire \dev_out[65]~312_combout ;
wire \dev_out[65]~reg0_q ;
wire \dev_out[66]~313_combout ;
wire \dev_out[66]~314_combout ;
wire \dev_out[66]~315_combout ;
wire \dev_out[66]~316_combout ;
wire \dev_out[66]~49_combout ;
wire \dev_out[66]~reg0_q ;
wire \dev_out[67]~317_combout ;
wire \dev_out[67]~318_combout ;
wire \dev_out[67]~50_combout ;
wire \dev_out[40]~319_combout ;
wire \dev_out[65]~520_combout ;
wire \dev_out[67]~reg0_q ;
wire \dev_out[68]~320_combout ;
wire \dev_out[68]~321_combout ;
wire \dev_out[68]~322_combout ;
wire \dev_out[68]~323_combout ;
wire \dev_out[68]~324_combout ;
wire \dev_out[68]~51_combout ;
wire \dev_out[68]~reg0_q ;
wire \dev_out[69]~325_combout ;
wire \dev_out[69]~326_combout ;
wire \dev_out[69]~327_combout ;
wire \dev_out[69]~52_combout ;
wire \dev_out[69]~reg0_q ;
wire \dev_out[70]~328_combout ;
wire \dev_out[70]~329_combout ;
wire \dev_out[70]~330_combout ;
wire \dev_out[70]~331_combout ;
wire \dev_out[70]~53_combout ;
wire \dev_out[70]~reg0_q ;
wire \dev_out[71]~332_combout ;
wire \dev_out[71]~333_combout ;
wire \dev_out[71]~334_combout ;
wire \dev_out[71]~reg0_q ;
wire \dev_out[72]~521_combout ;
wire \dev_out[72]~335_combout ;
wire \dev_out[72]~336_combout ;
wire \dev_out[72]~337_combout ;
wire \dev_out[72]~54_combout ;
wire \dev_out[72]~338_combout ;
wire \dev_out[72]~339_combout ;
wire \dev_out[72]~reg0_q ;
wire \dev_out[73]~340_combout ;
wire \dev_out[73]~341_combout ;
wire \dev_out[73]~342_combout ;
wire \dev_out[73]~55_combout ;
wire \dev_out[73]~reg0_q ;
wire \dev_out[74]~343_combout ;
wire \dev_out[74]~344_combout ;
wire \dev_out[74]~345_combout ;
wire \dev_out[74]~346_combout ;
wire \dev_out[74]~347_combout ;
wire \dev_out[74]~56_combout ;
wire \dev_out[74]~reg0_q ;
wire \dev_out[75]~348_combout ;
wire \dev_out[75]~57_combout ;
wire \dev_out[75]~reg0_q ;
wire \dev_out[76]~349_combout ;
wire \dev_out[76]~350_combout ;
wire \dev_out[76]~351_combout ;
wire \dev_out[76]~352_combout ;
wire \dev_out[76]~58_combout ;
wire \dev_out[76]~353_combout ;
wire \dev_out[76]~354_combout ;
wire \dev_out[76]~reg0_q ;
wire \dev_out[77]~522_combout ;
wire \dev_out[77]~355_combout ;
wire \dev_out[77]~356_combout ;
wire \dev_out[77]~59_combout ;
wire \dev_out[77]~reg0_q ;
wire \dev_out[78]~357_combout ;
wire \dev_out[78]~358_combout ;
wire \dev_out[78]~359_combout ;
wire \dev_out[78]~360_combout ;
wire \dev_out[78]~60_combout ;
wire \dev_out[78]~reg0_q ;
wire \dev_out[79]~361_combout ;
wire \Selector0~11_combout ;
wire \dev_out[79]~362_combout ;
wire \dev_out[79]~reg0_q ;
wire \dev_out[80]~363_combout ;
wire \dev_out[80]~364_combout ;
wire \dev_out[80]~365_combout ;
wire \dev_out[80]~366_combout ;
wire \dev_out[80]~61_combout ;
wire \dev_out[80]~367_combout ;
wire \dev_out[80]~368_combout ;
wire \dev_out[80]~reg0_q ;
wire \dev_out[81]~369_combout ;
wire \dev_out[81]~370_combout ;
wire \dev_out[81]~62_combout ;
wire \dev_out[81]~reg0_q ;
wire \dev_out[82]~371_combout ;
wire \dev_out[82]~372_combout ;
wire \dev_out[82]~373_combout ;
wire \dev_out[82]~374_combout ;
wire \dev_out[82]~63_combout ;
wire \dev_out[82]~reg0_q ;
wire \dev_out[83]~375_combout ;
wire \dev_out[83]~64_combout ;
wire \dev_out[80]~376_combout ;
wire \dev_out[80]~377_combout ;
wire \dev_out[80]~523_combout ;
wire \dev_out[83]~reg0_q ;
wire \dev_out[84]~378_combout ;
wire \dev_out[84]~379_combout ;
wire \dev_out[84]~380_combout ;
wire \dev_out[84]~381_combout ;
wire \dev_out[84]~382_combout ;
wire \dev_out[84]~65_combout ;
wire \dev_out[84]~reg0_q ;
wire \dev_out[85]~383_combout ;
wire \dev_out[85]~384_combout ;
wire \dev_out[85]~385_combout ;
wire \dev_out[85]~66_combout ;
wire \dev_out[85]~reg0_q ;
wire \dev_out[86]~386_combout ;
wire \dev_out[86]~387_combout ;
wire \dev_out[86]~388_combout ;
wire \dev_out[86]~389_combout ;
wire \dev_out[86]~67_combout ;
wire \dev_out[86]~reg0_q ;
wire \dev_out[87]~390_combout ;
wire \dev_out[87]~391_combout ;
wire \dev_out[87]~392_combout ;
wire \dev_out[87]~reg0_q ;
wire \dev_out[88]~524_combout ;
wire \dev_out[88]~393_combout ;
wire \dev_out[88]~394_combout ;
wire \dev_out[88]~395_combout ;
wire \dev_out[88]~68_combout ;
wire \dev_out[88]~396_combout ;
wire \dev_out[88]~397_combout ;
wire \dev_out[88]~reg0_q ;
wire \dev_out[89]~398_combout ;
wire \dev_out[89]~399_combout ;
wire \dev_out[89]~400_combout ;
wire \dev_out[89]~69_combout ;
wire \dev_out[89]~reg0_q ;
wire \dev_out[90]~401_combout ;
wire \dev_out[90]~402_combout ;
wire \dev_out[90]~403_combout ;
wire \dev_out[90]~404_combout ;
wire \dev_out[90]~405_combout ;
wire \dev_out[90]~70_combout ;
wire \dev_out[90]~reg0_q ;
wire \dev_out[91]~406_combout ;
wire \dev_out[91]~71_combout ;
wire \dev_out[91]~reg0_q ;
wire \dev_out[92]~407_combout ;
wire \dev_out[92]~408_combout ;
wire \dev_out[92]~409_combout ;
wire \dev_out[92]~410_combout ;
wire \dev_out[92]~72_combout ;
wire \dev_out[95]~411_combout ;
wire \dev_out[92]~412_combout ;
wire \dev_out[92]~reg0_q ;
wire \dev_out[93]~413_combout ;
wire \dev_out[93]~414_combout ;
wire \dev_out[93]~73_combout ;
wire \dev_out[93]~reg0_q ;
wire \Selector33~0_combout ;
wire \Selector33~1_combout ;
wire \Selector33~2_combout ;
wire \Selector33~3_combout ;
wire \Selector33~4_combout ;
wire \dev_out[94]~415_combout ;
wire \dev_out[94]~reg0_q ;
wire \dev_out[95]~416_combout ;
wire \dev_out[95]~reg0_q ;
wire \dev_out[65]~417_combout ;
wire \Selector31~0_combout ;
wire \Selector31~1_combout ;
wire \Selector31~2_combout ;
wire \Selector31~3_combout ;
wire \Selector31~4_combout ;
wire \dev_out[96]~418_combout ;
wire \dev_out[96]~reg0_q ;
wire \dev_out[97]~419_combout ;
wire \dev_out[97]~420_combout ;
wire \dev_out[97]~74_combout ;
wire \dev_out[97]~421_combout ;
wire \dev_out[97]~reg0_q ;
wire \dev_out[98]~422_combout ;
wire \dev_out[98]~423_combout ;
wire \dev_out[98]~424_combout ;
wire \dev_out[98]~425_combout ;
wire \dev_out[98]~75_combout ;
wire \dev_out[98]~reg0_q ;
wire \dev_out[99]~426_combout ;
wire \dev_out[99]~76_combout ;
wire \dev_out[97]~525_combout ;
wire \dev_out[99]~reg0_q ;
wire \dev_out[100]~427_combout ;
wire \dev_out[100]~428_combout ;
wire \dev_out[100]~429_combout ;
wire \dev_out[100]~77_combout ;
wire \dev_out[100]~reg0_q ;
wire \dev_out[101]~430_combout ;
wire \dev_out[101]~431_combout ;
wire \dev_out[101]~432_combout ;
wire \dev_out[101]~78_combout ;
wire \dev_out[101]~reg0_q ;
wire \dev_out[102]~433_combout ;
wire \dev_out[102]~434_combout ;
wire \dev_out[102]~435_combout ;
wire \dev_out[102]~79_combout ;
wire \dev_out[102]~reg0_q ;
wire \dev_out[103]~436_combout ;
wire \dev_out[103]~437_combout ;
wire \dev_out[103]~reg0_q ;
wire \dev_out[104]~526_combout ;
wire \dev_out[104]~438_combout ;
wire \dev_out[104]~439_combout ;
wire \dev_out[104]~440_combout ;
wire \dev_out[104]~80_combout ;
wire \dev_out[104]~441_combout ;
wire \dev_out[104]~reg0_q ;
wire \dev_out[105]~442_combout ;
wire \dev_out[105]~443_combout ;
wire \dev_out[105]~444_combout ;
wire \dev_out[105]~81_combout ;
wire \dev_out[105]~reg0_q ;
wire \dev_out[106]~445_combout ;
wire \dev_out[106]~446_combout ;
wire \dev_out[106]~447_combout ;
wire \dev_out[106]~448_combout ;
wire \dev_out[106]~449_combout ;
wire \dev_out[106]~82_combout ;
wire \dev_out[106]~reg0_q ;
wire \dev_out[107]~450_combout ;
wire \dev_out[107]~83_combout ;
wire \dev_out[107]~reg0_q ;
wire \dev_out[108]~451_combout ;
wire \dev_out[108]~452_combout ;
wire \dev_out[108]~453_combout ;
wire \dev_out[108]~454_combout ;
wire \dev_out[108]~84_combout ;
wire \dev_out[108]~527_combout ;
wire \dev_out[108]~455_combout ;
wire \dev_out[108]~reg0_q ;
wire \dev_out[109]~456_combout ;
wire \dev_out[109]~457_combout ;
wire \dev_out[109]~85_combout ;
wire \dev_out[109]~reg0_q ;
wire \dev_out[110]~458_combout ;
wire \dev_out[110]~459_combout ;
wire \dev_out[110]~460_combout ;
wire \dev_out[110]~461_combout ;
wire \dev_out[110]~86_combout ;
wire \dev_out[110]~reg0_q ;
wire \dev_out[111]~462_combout ;
wire \dev_out[111]~reg0_q ;
wire \dev_out[112]~463_combout ;
wire \dev_out[112]~464_combout ;
wire \dev_out[112]~465_combout ;
wire \dev_out[112]~466_combout ;
wire \dev_out[112]~87_combout ;
wire \dev_out[112]~467_combout ;
wire \dev_out[112]~reg0_q ;
wire \dev_out[113]~468_combout ;
wire \dev_out[113]~469_combout ;
wire \dev_out[113]~88_combout ;
wire \dev_out[113]~reg0_q ;
wire \dev_out[114]~470_combout ;
wire \dev_out[114]~471_combout ;
wire \dev_out[114]~472_combout ;
wire \dev_out[114]~473_combout ;
wire \dev_out[114]~89_combout ;
wire \dev_out[114]~reg0_q ;
wire \dev_out[115]~474_combout ;
wire \dev_out[115]~90_combout ;
wire \dev_out[112]~475_combout ;
wire \dev_out[115]~reg0_q ;
wire \dev_out[116]~476_combout ;
wire \dev_out[116]~477_combout ;
wire \dev_out[116]~478_combout ;
wire \dev_out[116]~91_combout ;
wire \dev_out[116]~reg0_q ;
wire \dev_out[117]~479_combout ;
wire \dev_out[117]~480_combout ;
wire \dev_out[117]~481_combout ;
wire \dev_out[117]~92_combout ;
wire \dev_out[117]~reg0_q ;
wire \dev_out[118]~482_combout ;
wire \dev_out[118]~483_combout ;
wire \dev_out[118]~484_combout ;
wire \dev_out[118]~93_combout ;
wire \dev_out[118]~reg0_q ;
wire \dev_out[119]~485_combout ;
wire \dev_out[119]~486_combout ;
wire \dev_out[119]~reg0_q ;
wire \dev_out[120]~528_combout ;
wire \dev_out[120]~487_combout ;
wire \dev_out[120]~488_combout ;
wire \dev_out[120]~489_combout ;
wire \dev_out[120]~94_combout ;
wire \dev_out[120]~529_combout ;
wire \dev_out[120]~reg0_q ;
wire \dev_out[121]~490_combout ;
wire \dev_out[121]~491_combout ;
wire \dev_out[121]~492_combout ;
wire \dev_out[121]~95_combout ;
wire \dev_out[121]~reg0_q ;
wire \dev_out[122]~493_combout ;
wire \dev_out[122]~494_combout ;
wire \dev_out[122]~495_combout ;
wire \dev_out[122]~496_combout ;
wire \dev_out[122]~497_combout ;
wire \dev_out[122]~96_combout ;
wire \dev_out[122]~reg0_q ;
wire \dev_out[123]~498_combout ;
wire \dev_out[123]~97_combout ;
wire \dev_out[123]~reg0_q ;
wire \dev_out[124]~499_combout ;
wire \dev_out[124]~500_combout ;
wire \dev_out[124]~501_combout ;
wire \dev_out[124]~502_combout ;
wire \dev_out[124]~98_combout ;
wire \dev_out[124]~503_combout ;
wire \dev_out[124]~reg0_q ;
wire \dev_out[125]~504_combout ;
wire \dev_out[125]~505_combout ;
wire \dev_out[125]~99_combout ;
wire \dev_out[125]~reg0_q ;
wire \Selector1~54_combout ;
wire \Selector1~55_combout ;
wire \Selector1~56_combout ;
wire \Selector1~57_combout ;
wire \Selector1~58_combout ;
wire \dev_out[126]~506_combout ;
wire \dev_out[126]~reg0_q ;
wire \dev_out[127]~507_combout ;
wire \dev_out[127]~reg0_q ;
wire \enter_out~0_combout ;
wire \enter_out~1_combout ;
wire \enter_out~2_combout ;
wire \enter_out~3_combout ;
wire [2:0] \clk_divisor|count ;
wire [4:0] \disk_controller|preparing_cout ;
wire [31:0] \disk_controller|read_value ;


cycloneive_io_obuf \e_data[0]~output (
	.i(\e_data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[0]~output .bus_hold = "false";
defparam \e_data[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[1]~output (
	.i(\e_data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[1]~output .bus_hold = "false";
defparam \e_data[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[2]~output (
	.i(\e_data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[2]~output .bus_hold = "false";
defparam \e_data[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[3]~output (
	.i(\e_data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[3]~output .bus_hold = "false";
defparam \e_data[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[4]~output (
	.i(\e_data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[4]~output .bus_hold = "false";
defparam \e_data[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[5]~output (
	.i(\e_data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[5]~output .bus_hold = "false";
defparam \e_data[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[6]~output (
	.i(\e_data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[6]~output .bus_hold = "false";
defparam \e_data[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[7]~output (
	.i(\e_data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[7]~output .bus_hold = "false";
defparam \e_data[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[8]~output (
	.i(\e_data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[8]~output .bus_hold = "false";
defparam \e_data[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[9]~output (
	.i(\e_data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[9]~output .bus_hold = "false";
defparam \e_data[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[10]~output (
	.i(\e_data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[10]~output .bus_hold = "false";
defparam \e_data[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[11]~output (
	.i(\e_data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[11]~output .bus_hold = "false";
defparam \e_data[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[12]~output (
	.i(\e_data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[12]~output .bus_hold = "false";
defparam \e_data[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[13]~output (
	.i(\e_data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[13]~output .bus_hold = "false";
defparam \e_data[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[14]~output (
	.i(\e_data[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[14]~output .bus_hold = "false";
defparam \e_data[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[15]~output (
	.i(\e_data[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[15]~output .bus_hold = "false";
defparam \e_data[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[16]~output (
	.i(\e_data[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[16]~output .bus_hold = "false";
defparam \e_data[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[17]~output (
	.i(\e_data[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[17]~output .bus_hold = "false";
defparam \e_data[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[18]~output (
	.i(\e_data[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[18]~output .bus_hold = "false";
defparam \e_data[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[19]~output (
	.i(\e_data[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[19]~output .bus_hold = "false";
defparam \e_data[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[20]~output (
	.i(\e_data[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[20]~output .bus_hold = "false";
defparam \e_data[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[21]~output (
	.i(\e_data[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[21]~output .bus_hold = "false";
defparam \e_data[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[22]~output (
	.i(\e_data[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[22]~output .bus_hold = "false";
defparam \e_data[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[23]~output (
	.i(\e_data[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[23]~output .bus_hold = "false";
defparam \e_data[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[24]~output (
	.i(\e_data[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[24]~output .bus_hold = "false";
defparam \e_data[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[25]~output (
	.i(\e_data[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[25]~output .bus_hold = "false";
defparam \e_data[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[26]~output (
	.i(\e_data[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[26]~output .bus_hold = "false";
defparam \e_data[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[27]~output (
	.i(\e_data[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[27]~output .bus_hold = "false";
defparam \e_data[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[28]~output (
	.i(\e_data[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[28]~output .bus_hold = "false";
defparam \e_data[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[29]~output (
	.i(\e_data[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[29]~output .bus_hold = "false";
defparam \e_data[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[30]~output (
	.i(\e_data[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[30]~output .bus_hold = "false";
defparam \e_data[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[31]~output (
	.i(\e_data[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[31]~output .bus_hold = "false";
defparam \e_data[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \in_ready~output (
	.i(\in_ready~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\in_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \in_ready~output .bus_hold = "false";
defparam \in_ready~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \out_ready~output (
	.i(\out_ready~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ready~output .bus_hold = "false";
defparam \out_ready~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[0]~output (
	.i(\dev_out[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[0]~output .bus_hold = "false";
defparam \dev_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[1]~output (
	.i(\dev_out[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[1]~output .bus_hold = "false";
defparam \dev_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[2]~output (
	.i(\dev_out[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[2]~output .bus_hold = "false";
defparam \dev_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[3]~output (
	.i(\dev_out[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[3]~output .bus_hold = "false";
defparam \dev_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[4]~output (
	.i(\dev_out[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[4]~output .bus_hold = "false";
defparam \dev_out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[5]~output (
	.i(\dev_out[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[5]~output .bus_hold = "false";
defparam \dev_out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[6]~output (
	.i(\dev_out[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[6]~output .bus_hold = "false";
defparam \dev_out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[7]~output (
	.i(\dev_out[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[7]~output .bus_hold = "false";
defparam \dev_out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[8]~output (
	.i(\dev_out[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[8]~output .bus_hold = "false";
defparam \dev_out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[9]~output (
	.i(\dev_out[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[9]~output .bus_hold = "false";
defparam \dev_out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[10]~output (
	.i(\dev_out[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[10]~output .bus_hold = "false";
defparam \dev_out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[11]~output (
	.i(\dev_out[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[11]~output .bus_hold = "false";
defparam \dev_out[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[12]~output (
	.i(\dev_out[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[12]~output .bus_hold = "false";
defparam \dev_out[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[13]~output (
	.i(\dev_out[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[13]~output .bus_hold = "false";
defparam \dev_out[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[14]~output (
	.i(\dev_out[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[14]~output .bus_hold = "false";
defparam \dev_out[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[15]~output (
	.i(\dev_out[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[15]~output .bus_hold = "false";
defparam \dev_out[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[16]~output (
	.i(\dev_out[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[16]~output .bus_hold = "false";
defparam \dev_out[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[17]~output (
	.i(\dev_out[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[17]~output .bus_hold = "false";
defparam \dev_out[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[18]~output (
	.i(\dev_out[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[18]~output .bus_hold = "false";
defparam \dev_out[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[19]~output (
	.i(\dev_out[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[19]~output .bus_hold = "false";
defparam \dev_out[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[20]~output (
	.i(\dev_out[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[20]~output .bus_hold = "false";
defparam \dev_out[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[21]~output (
	.i(\dev_out[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[21]~output .bus_hold = "false";
defparam \dev_out[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[22]~output (
	.i(\dev_out[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[22]~output .bus_hold = "false";
defparam \dev_out[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[23]~output (
	.i(\dev_out[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[23]~output .bus_hold = "false";
defparam \dev_out[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[24]~output (
	.i(\dev_out[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[24]~output .bus_hold = "false";
defparam \dev_out[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[25]~output (
	.i(\dev_out[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[25]~output .bus_hold = "false";
defparam \dev_out[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[26]~output (
	.i(\dev_out[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[26]~output .bus_hold = "false";
defparam \dev_out[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[27]~output (
	.i(\dev_out[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[27]~output .bus_hold = "false";
defparam \dev_out[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[28]~output (
	.i(\dev_out[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[28]~output .bus_hold = "false";
defparam \dev_out[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[29]~output (
	.i(\dev_out[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[29]~output .bus_hold = "false";
defparam \dev_out[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[30]~output (
	.i(\dev_out[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[30]~output .bus_hold = "false";
defparam \dev_out[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[31]~output (
	.i(\dev_out[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[31]~output .bus_hold = "false";
defparam \dev_out[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[32]~output (
	.i(\dev_out[32]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[32]~output .bus_hold = "false";
defparam \dev_out[32]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[33]~output (
	.i(\dev_out[33]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[33]~output .bus_hold = "false";
defparam \dev_out[33]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[34]~output (
	.i(\dev_out[34]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[34]~output .bus_hold = "false";
defparam \dev_out[34]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[35]~output (
	.i(\dev_out[35]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[35]~output .bus_hold = "false";
defparam \dev_out[35]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[36]~output (
	.i(\dev_out[36]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[36]~output .bus_hold = "false";
defparam \dev_out[36]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[37]~output (
	.i(\dev_out[37]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[37]~output .bus_hold = "false";
defparam \dev_out[37]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[38]~output (
	.i(\dev_out[38]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[38]~output .bus_hold = "false";
defparam \dev_out[38]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[39]~output (
	.i(\dev_out[39]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[39]~output .bus_hold = "false";
defparam \dev_out[39]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[40]~output (
	.i(\dev_out[40]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[40]~output .bus_hold = "false";
defparam \dev_out[40]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[41]~output (
	.i(\dev_out[41]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[41]~output .bus_hold = "false";
defparam \dev_out[41]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[42]~output (
	.i(\dev_out[42]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[42]~output .bus_hold = "false";
defparam \dev_out[42]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[43]~output (
	.i(\dev_out[43]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[43]~output .bus_hold = "false";
defparam \dev_out[43]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[44]~output (
	.i(\dev_out[44]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[44]~output .bus_hold = "false";
defparam \dev_out[44]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[45]~output (
	.i(\dev_out[45]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[45]~output .bus_hold = "false";
defparam \dev_out[45]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[46]~output (
	.i(\dev_out[46]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[46]~output .bus_hold = "false";
defparam \dev_out[46]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[47]~output (
	.i(\dev_out[47]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[47]~output .bus_hold = "false";
defparam \dev_out[47]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[48]~output (
	.i(\dev_out[48]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[48]~output .bus_hold = "false";
defparam \dev_out[48]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[49]~output (
	.i(\dev_out[49]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[49]~output .bus_hold = "false";
defparam \dev_out[49]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[50]~output (
	.i(\dev_out[50]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[50]~output .bus_hold = "false";
defparam \dev_out[50]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[51]~output (
	.i(\dev_out[51]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[51]~output .bus_hold = "false";
defparam \dev_out[51]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[52]~output (
	.i(\dev_out[52]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[52]~output .bus_hold = "false";
defparam \dev_out[52]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[53]~output (
	.i(\dev_out[53]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[53]~output .bus_hold = "false";
defparam \dev_out[53]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[54]~output (
	.i(\dev_out[54]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[54]~output .bus_hold = "false";
defparam \dev_out[54]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[55]~output (
	.i(\dev_out[55]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[55]~output .bus_hold = "false";
defparam \dev_out[55]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[56]~output (
	.i(\dev_out[56]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[56]~output .bus_hold = "false";
defparam \dev_out[56]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[57]~output (
	.i(\dev_out[57]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[57]~output .bus_hold = "false";
defparam \dev_out[57]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[58]~output (
	.i(\dev_out[58]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[58]~output .bus_hold = "false";
defparam \dev_out[58]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[59]~output (
	.i(\dev_out[59]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[59]~output .bus_hold = "false";
defparam \dev_out[59]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[60]~output (
	.i(\dev_out[60]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[60]~output .bus_hold = "false";
defparam \dev_out[60]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[61]~output (
	.i(\dev_out[61]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[61]~output .bus_hold = "false";
defparam \dev_out[61]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[62]~output (
	.i(\dev_out[62]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[62]~output .bus_hold = "false";
defparam \dev_out[62]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[63]~output (
	.i(\dev_out[63]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[63]~output .bus_hold = "false";
defparam \dev_out[63]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[64]~output (
	.i(\dev_out[64]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[64]~output .bus_hold = "false";
defparam \dev_out[64]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[65]~output (
	.i(\dev_out[65]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[65]~output .bus_hold = "false";
defparam \dev_out[65]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[66]~output (
	.i(\dev_out[66]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[66]~output .bus_hold = "false";
defparam \dev_out[66]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[67]~output (
	.i(\dev_out[67]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[67]~output .bus_hold = "false";
defparam \dev_out[67]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[68]~output (
	.i(\dev_out[68]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[68]~output .bus_hold = "false";
defparam \dev_out[68]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[69]~output (
	.i(\dev_out[69]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[69]~output .bus_hold = "false";
defparam \dev_out[69]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[70]~output (
	.i(\dev_out[70]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[70]~output .bus_hold = "false";
defparam \dev_out[70]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[71]~output (
	.i(\dev_out[71]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[71]~output .bus_hold = "false";
defparam \dev_out[71]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[72]~output (
	.i(\dev_out[72]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[72]~output .bus_hold = "false";
defparam \dev_out[72]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[73]~output (
	.i(\dev_out[73]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[73]~output .bus_hold = "false";
defparam \dev_out[73]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[74]~output (
	.i(\dev_out[74]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[74]~output .bus_hold = "false";
defparam \dev_out[74]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[75]~output (
	.i(\dev_out[75]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[75]~output .bus_hold = "false";
defparam \dev_out[75]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[76]~output (
	.i(\dev_out[76]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[76]~output .bus_hold = "false";
defparam \dev_out[76]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[77]~output (
	.i(\dev_out[77]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[77]~output .bus_hold = "false";
defparam \dev_out[77]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[78]~output (
	.i(\dev_out[78]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[78]~output .bus_hold = "false";
defparam \dev_out[78]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[79]~output (
	.i(\dev_out[79]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[79]~output .bus_hold = "false";
defparam \dev_out[79]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[80]~output (
	.i(\dev_out[80]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[80]~output .bus_hold = "false";
defparam \dev_out[80]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[81]~output (
	.i(\dev_out[81]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[81]~output .bus_hold = "false";
defparam \dev_out[81]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[82]~output (
	.i(\dev_out[82]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[82]~output .bus_hold = "false";
defparam \dev_out[82]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[83]~output (
	.i(\dev_out[83]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[83]~output .bus_hold = "false";
defparam \dev_out[83]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[84]~output (
	.i(\dev_out[84]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[84]~output .bus_hold = "false";
defparam \dev_out[84]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[85]~output (
	.i(\dev_out[85]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[85]~output .bus_hold = "false";
defparam \dev_out[85]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[86]~output (
	.i(\dev_out[86]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[86]~output .bus_hold = "false";
defparam \dev_out[86]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[87]~output (
	.i(\dev_out[87]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[87]~output .bus_hold = "false";
defparam \dev_out[87]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[88]~output (
	.i(\dev_out[88]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[88]~output .bus_hold = "false";
defparam \dev_out[88]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[89]~output (
	.i(\dev_out[89]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[89]~output .bus_hold = "false";
defparam \dev_out[89]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[90]~output (
	.i(\dev_out[90]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[90]~output .bus_hold = "false";
defparam \dev_out[90]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[91]~output (
	.i(\dev_out[91]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[91]~output .bus_hold = "false";
defparam \dev_out[91]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[92]~output (
	.i(\dev_out[92]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[92]~output .bus_hold = "false";
defparam \dev_out[92]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[93]~output (
	.i(\dev_out[93]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[93]~output .bus_hold = "false";
defparam \dev_out[93]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[94]~output (
	.i(\dev_out[94]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[94]~output .bus_hold = "false";
defparam \dev_out[94]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[95]~output (
	.i(\dev_out[95]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[95]~output .bus_hold = "false";
defparam \dev_out[95]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[96]~output (
	.i(\dev_out[96]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[96]~output .bus_hold = "false";
defparam \dev_out[96]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[97]~output (
	.i(\dev_out[97]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[97]~output .bus_hold = "false";
defparam \dev_out[97]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[98]~output (
	.i(\dev_out[98]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[98]~output .bus_hold = "false";
defparam \dev_out[98]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[99]~output (
	.i(\dev_out[99]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[99]~output .bus_hold = "false";
defparam \dev_out[99]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[100]~output (
	.i(\dev_out[100]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[100]~output .bus_hold = "false";
defparam \dev_out[100]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[101]~output (
	.i(\dev_out[101]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[101]~output .bus_hold = "false";
defparam \dev_out[101]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[102]~output (
	.i(\dev_out[102]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[102]~output .bus_hold = "false";
defparam \dev_out[102]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[103]~output (
	.i(\dev_out[103]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[103]~output .bus_hold = "false";
defparam \dev_out[103]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[104]~output (
	.i(\dev_out[104]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[104]~output .bus_hold = "false";
defparam \dev_out[104]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[105]~output (
	.i(\dev_out[105]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[105]~output .bus_hold = "false";
defparam \dev_out[105]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[106]~output (
	.i(\dev_out[106]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[106]~output .bus_hold = "false";
defparam \dev_out[106]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[107]~output (
	.i(\dev_out[107]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[107]~output .bus_hold = "false";
defparam \dev_out[107]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[108]~output (
	.i(\dev_out[108]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[108]~output .bus_hold = "false";
defparam \dev_out[108]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[109]~output (
	.i(\dev_out[109]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[109]~output .bus_hold = "false";
defparam \dev_out[109]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[110]~output (
	.i(\dev_out[110]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[110]~output .bus_hold = "false";
defparam \dev_out[110]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[111]~output (
	.i(\dev_out[111]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[111]~output .bus_hold = "false";
defparam \dev_out[111]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[112]~output (
	.i(\dev_out[112]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[112]~output .bus_hold = "false";
defparam \dev_out[112]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[113]~output (
	.i(\dev_out[113]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[113]~output .bus_hold = "false";
defparam \dev_out[113]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[114]~output (
	.i(\dev_out[114]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[114]~output .bus_hold = "false";
defparam \dev_out[114]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[115]~output (
	.i(\dev_out[115]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[115]~output .bus_hold = "false";
defparam \dev_out[115]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[116]~output (
	.i(\dev_out[116]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[116]~output .bus_hold = "false";
defparam \dev_out[116]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[117]~output (
	.i(\dev_out[117]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[117]~output .bus_hold = "false";
defparam \dev_out[117]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[118]~output (
	.i(\dev_out[118]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[118]~output .bus_hold = "false";
defparam \dev_out[118]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[119]~output (
	.i(\dev_out[119]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[119]~output .bus_hold = "false";
defparam \dev_out[119]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[120]~output (
	.i(\dev_out[120]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[120]~output .bus_hold = "false";
defparam \dev_out[120]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[121]~output (
	.i(\dev_out[121]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[121]~output .bus_hold = "false";
defparam \dev_out[121]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[122]~output (
	.i(\dev_out[122]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[122]~output .bus_hold = "false";
defparam \dev_out[122]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[123]~output (
	.i(\dev_out[123]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[123]~output .bus_hold = "false";
defparam \dev_out[123]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[124]~output (
	.i(\dev_out[124]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[124]~output .bus_hold = "false";
defparam \dev_out[124]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[125]~output (
	.i(\dev_out[125]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[125]~output .bus_hold = "false";
defparam \dev_out[125]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[126]~output (
	.i(\dev_out[126]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[126]~output .bus_hold = "false";
defparam \dev_out[126]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[127]~output (
	.i(\dev_out[127]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[127]~output .bus_hold = "false";
defparam \dev_out[127]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \enter_out[0]~output (
	.i(\enter_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enter_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \enter_out[0]~output .bus_hold = "false";
defparam \enter_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \enter_out[1]~output (
	.i(\enter_out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enter_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \enter_out[1]~output .bus_hold = "false";
defparam \enter_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \enter_out[2]~output (
	.i(\enter_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enter_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \enter_out[2]~output .bus_hold = "false";
defparam \enter_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \enter_out[3]~output (
	.i(\enter_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enter_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \enter_out[3]~output .bus_hold = "false";
defparam \enter_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_done_out[0]~output (
	.i(\done_out[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_done_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_done_out[0]~output .bus_hold = "false";
defparam \devs_done_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_done_out[1]~output (
	.i(\done_out[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_done_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_done_out[1]~output .bus_hold = "false";
defparam \devs_done_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_done_out[2]~output (
	.i(\done_out[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_done_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_done_out[2]~output .bus_hold = "false";
defparam \devs_done_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_done_out[3]~output (
	.i(\done_out[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_done_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_done_out[3]~output .bus_hold = "false";
defparam \devs_done_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_done_out[4]~output (
	.i(\disk_controller|write_done~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_done_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_done_out[4]~output .bus_hold = "false";
defparam \devs_done_out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_enter_in[0]~output (
	.i(\enter_in[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_enter_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_enter_in[0]~output .bus_hold = "false";
defparam \devs_enter_in[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_enter_in[1]~output (
	.i(\enter_in[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_enter_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_enter_in[1]~output .bus_hold = "false";
defparam \devs_enter_in[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_enter_in[2]~output (
	.i(\enter_in[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_enter_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_enter_in[2]~output .bus_hold = "false";
defparam \devs_enter_in[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_enter_in[3]~output (
	.i(\enter_in[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_enter_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_enter_in[3]~output .bus_hold = "false";
defparam \devs_enter_in[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_enter_in[4]~output (
	.i(\disk_controller|read_done~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_enter_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_enter_in[4]~output .bus_hold = "false";
defparam \devs_enter_in[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \output_state[0]~output (
	.i(\output_state[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_state[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_state[0]~output .bus_hold = "false";
defparam \output_state[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \output_state[1]~output (
	.i(\output_state[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_state[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_state[1]~output .bus_hold = "false";
defparam \output_state[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \input_state[0]~output (
	.i(\input_state[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_state[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_state[0]~output .bus_hold = "false";
defparam \input_state[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \input_state[1]~output (
	.i(\input_state[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_state[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_state[1]~output .bus_hold = "false";
defparam \input_state[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \disk_read~output (
	.i(\disk_read~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disk_read~output_o ),
	.obar());
// synopsys translate_off
defparam \disk_read~output .bus_hold = "false";
defparam \disk_read~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[106]~input (
	.i(dev_in[106]),
	.ibar(gnd),
	.o(\dev_in[106]~input_o ));
// synopsys translate_off
defparam \dev_in[106]~input .bus_hold = "false";
defparam \dev_in[106]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[42]~input (
	.i(dev_in[42]),
	.ibar(gnd),
	.o(\dev_in[42]~input_o ));
// synopsys translate_off
defparam \dev_in[42]~input .bus_hold = "false";
defparam \dev_in[42]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \adress[6]~input (
	.i(adress[6]),
	.ibar(gnd),
	.o(\adress[6]~input_o ));
// synopsys translate_off
defparam \adress[6]~input .bus_hold = "false";
defparam \adress[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~37 (
// Equation(s):
// \Mux6~37_combout  = (\adress[6]~input_o  & (\dev_in[106]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[42]~input_o )))

	.dataa(\dev_in[106]~input_o ),
	.datab(\dev_in[42]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~37 .lut_mask = 16'hAACC;
defparam \Mux6~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \adress[5]~input (
	.i(adress[5]),
	.ibar(gnd),
	.o(\adress[5]~input_o ));
// synopsys translate_off
defparam \adress[5]~input .bus_hold = "false";
defparam \adress[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \adress[4]~input (
	.i(adress[4]),
	.ibar(gnd),
	.o(\adress[4]~input_o ));
// synopsys translate_off
defparam \adress[4]~input .bus_hold = "false";
defparam \adress[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~38 (
// Equation(s):
// \Mux6~38_combout  = (\adress[5]~input_o ) # (\adress[4]~input_o )

	.dataa(\adress[5]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~38 .lut_mask = 16'hEEEE;
defparam \Mux6~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[74]~input (
	.i(dev_in[74]),
	.ibar(gnd),
	.o(\dev_in[74]~input_o ));
// synopsys translate_off
defparam \dev_in[74]~input .bus_hold = "false";
defparam \dev_in[74]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~39 (
// Equation(s):
// \Mux6~39_combout  = (\adress[4]~input_o ) # ((\adress[6]~input_o  & !\adress[5]~input_o ))

	.dataa(\adress[4]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(gnd),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~39 .lut_mask = 16'hAAEE;
defparam \Mux6~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[10]~input (
	.i(dev_in[10]),
	.ibar(gnd),
	.o(\dev_in[10]~input_o ));
// synopsys translate_off
defparam \dev_in[10]~input .bus_hold = "false";
defparam \dev_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~40 (
// Equation(s):
// \Mux6~40_combout  = (\Mux6~38_combout  & (((\Mux6~39_combout )))) # (!\Mux6~38_combout  & ((\Mux6~39_combout  & (\dev_in[74]~input_o )) # (!\Mux6~39_combout  & ((\dev_in[10]~input_o )))))

	.dataa(\Mux6~38_combout ),
	.datab(\dev_in[74]~input_o ),
	.datac(\Mux6~39_combout ),
	.datad(\dev_in[10]~input_o ),
	.cin(gnd),
	.combout(\Mux6~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~40 .lut_mask = 16'hE5E0;
defparam \Mux6~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[90]~input (
	.i(dev_in[90]),
	.ibar(gnd),
	.o(\dev_in[90]~input_o ));
// synopsys translate_off
defparam \dev_in[90]~input .bus_hold = "false";
defparam \dev_in[90]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[26]~input (
	.i(dev_in[26]),
	.ibar(gnd),
	.o(\dev_in[26]~input_o ));
// synopsys translate_off
defparam \dev_in[26]~input .bus_hold = "false";
defparam \dev_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~41 (
// Equation(s):
// \Mux6~41_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[90]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[26]~input_o )))))

	.dataa(\dev_in[90]~input_o ),
	.datab(\dev_in[26]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~41 .lut_mask = 16'h00AC;
defparam \Mux6~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[122]~input (
	.i(dev_in[122]),
	.ibar(gnd),
	.o(\dev_in[122]~input_o ));
// synopsys translate_off
defparam \dev_in[122]~input .bus_hold = "false";
defparam \dev_in[122]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[58]~input (
	.i(dev_in[58]),
	.ibar(gnd),
	.o(\dev_in[58]~input_o ));
// synopsys translate_off
defparam \dev_in[58]~input .bus_hold = "false";
defparam \dev_in[58]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~42 (
// Equation(s):
// \Mux6~42_combout  = (\adress[6]~input_o  & (\dev_in[122]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[58]~input_o )))

	.dataa(\dev_in[122]~input_o ),
	.datab(\dev_in[58]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~42 .lut_mask = 16'hAACC;
defparam \Mux6~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~43 (
// Equation(s):
// \Mux6~43_combout  = (\Mux6~41_combout ) # ((\adress[5]~input_o  & \Mux6~42_combout ))

	.dataa(\Mux6~41_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~43 .lut_mask = 16'hEAEA;
defparam \Mux6~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~44 (
// Equation(s):
// \Mux6~44_combout  = (\Mux6~38_combout  & ((\Mux6~40_combout  & ((\Mux6~43_combout ))) # (!\Mux6~40_combout  & (\Mux6~37_combout )))) # (!\Mux6~38_combout  & (((\Mux6~40_combout ))))

	.dataa(\Mux6~37_combout ),
	.datab(\Mux6~38_combout ),
	.datac(\Mux6~40_combout ),
	.datad(\Mux6~43_combout ),
	.cin(gnd),
	.combout(\Mux6~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~44 .lut_mask = 16'hF838;
defparam \Mux6~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[66]~input (
	.i(dev_in[66]),
	.ibar(gnd),
	.o(\dev_in[66]~input_o ));
// synopsys translate_off
defparam \dev_in[66]~input .bus_hold = "false";
defparam \dev_in[66]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[98]~input (
	.i(dev_in[98]),
	.ibar(gnd),
	.o(\dev_in[98]~input_o ));
// synopsys translate_off
defparam \dev_in[98]~input .bus_hold = "false";
defparam \dev_in[98]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[34]~input (
	.i(dev_in[34]),
	.ibar(gnd),
	.o(\dev_in[34]~input_o ));
// synopsys translate_off
defparam \dev_in[34]~input .bus_hold = "false";
defparam \dev_in[34]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~45 (
// Equation(s):
// \Mux6~45_combout  = (\adress[6]~input_o  & (\dev_in[98]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[34]~input_o )))

	.dataa(\dev_in[98]~input_o ),
	.datab(\dev_in[34]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~45 .lut_mask = 16'hAACC;
defparam \Mux6~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[2]~input (
	.i(dev_in[2]),
	.ibar(gnd),
	.o(\dev_in[2]~input_o ));
// synopsys translate_off
defparam \dev_in[2]~input .bus_hold = "false";
defparam \dev_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~46 (
// Equation(s):
// \Mux6~46_combout  = (\Mux6~39_combout  & (((\Mux6~38_combout )))) # (!\Mux6~39_combout  & ((\Mux6~38_combout  & (\Mux6~45_combout )) # (!\Mux6~38_combout  & ((\dev_in[2]~input_o )))))

	.dataa(\Mux6~39_combout ),
	.datab(\Mux6~45_combout ),
	.datac(\Mux6~38_combout ),
	.datad(\dev_in[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~46 .lut_mask = 16'hE5E0;
defparam \Mux6~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[82]~input (
	.i(dev_in[82]),
	.ibar(gnd),
	.o(\dev_in[82]~input_o ));
// synopsys translate_off
defparam \dev_in[82]~input .bus_hold = "false";
defparam \dev_in[82]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[18]~input (
	.i(dev_in[18]),
	.ibar(gnd),
	.o(\dev_in[18]~input_o ));
// synopsys translate_off
defparam \dev_in[18]~input .bus_hold = "false";
defparam \dev_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~47 (
// Equation(s):
// \Mux6~47_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[82]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[18]~input_o )))))

	.dataa(\dev_in[82]~input_o ),
	.datab(\dev_in[18]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~47 .lut_mask = 16'h00AC;
defparam \Mux6~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[114]~input (
	.i(dev_in[114]),
	.ibar(gnd),
	.o(\dev_in[114]~input_o ));
// synopsys translate_off
defparam \dev_in[114]~input .bus_hold = "false";
defparam \dev_in[114]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[50]~input (
	.i(dev_in[50]),
	.ibar(gnd),
	.o(\dev_in[50]~input_o ));
// synopsys translate_off
defparam \dev_in[50]~input .bus_hold = "false";
defparam \dev_in[50]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~48 (
// Equation(s):
// \Mux6~48_combout  = (\adress[6]~input_o  & (\dev_in[114]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[50]~input_o )))

	.dataa(\dev_in[114]~input_o ),
	.datab(\dev_in[50]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~48 .lut_mask = 16'hAACC;
defparam \Mux6~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~49 (
// Equation(s):
// \Mux6~49_combout  = (\Mux6~47_combout ) # ((\adress[5]~input_o  & \Mux6~48_combout ))

	.dataa(\Mux6~47_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~49 .lut_mask = 16'hEAEA;
defparam \Mux6~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~50 (
// Equation(s):
// \Mux6~50_combout  = (\Mux6~39_combout  & ((\Mux6~46_combout  & ((\Mux6~49_combout ))) # (!\Mux6~46_combout  & (\dev_in[66]~input_o )))) # (!\Mux6~39_combout  & (((\Mux6~46_combout ))))

	.dataa(\dev_in[66]~input_o ),
	.datab(\Mux6~39_combout ),
	.datac(\Mux6~46_combout ),
	.datad(\Mux6~49_combout ),
	.cin(gnd),
	.combout(\Mux6~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~50 .lut_mask = 16'hF838;
defparam \Mux6~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \adress[3]~input (
	.i(adress[3]),
	.ibar(gnd),
	.o(\adress[3]~input_o ));
// synopsys translate_off
defparam \adress[3]~input .bus_hold = "false";
defparam \adress[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \adress[2]~input (
	.i(adress[2]),
	.ibar(gnd),
	.o(\adress[2]~input_o ));
// synopsys translate_off
defparam \adress[2]~input .bus_hold = "false";
defparam \adress[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~51 (
// Equation(s):
// \Mux6~51_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux6~44_combout )) # (!\adress[3]~input_o  & ((\Mux6~50_combout )))))

	.dataa(\Mux6~44_combout ),
	.datab(\Mux6~50_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~51 .lut_mask = 16'h00AC;
defparam \Mux6~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[110]~input (
	.i(dev_in[110]),
	.ibar(gnd),
	.o(\dev_in[110]~input_o ));
// synopsys translate_off
defparam \dev_in[110]~input .bus_hold = "false";
defparam \dev_in[110]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[46]~input (
	.i(dev_in[46]),
	.ibar(gnd),
	.o(\dev_in[46]~input_o ));
// synopsys translate_off
defparam \dev_in[46]~input .bus_hold = "false";
defparam \dev_in[46]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~52 (
// Equation(s):
// \Mux6~52_combout  = (\adress[6]~input_o  & (\dev_in[110]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[46]~input_o )))

	.dataa(\dev_in[110]~input_o ),
	.datab(\dev_in[46]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~52 .lut_mask = 16'hAACC;
defparam \Mux6~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[78]~input (
	.i(dev_in[78]),
	.ibar(gnd),
	.o(\dev_in[78]~input_o ));
// synopsys translate_off
defparam \dev_in[78]~input .bus_hold = "false";
defparam \dev_in[78]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[14]~input (
	.i(dev_in[14]),
	.ibar(gnd),
	.o(\dev_in[14]~input_o ));
// synopsys translate_off
defparam \dev_in[14]~input .bus_hold = "false";
defparam \dev_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~53 (
// Equation(s):
// \Mux6~53_combout  = (\Mux6~38_combout  & (((\Mux6~39_combout )))) # (!\Mux6~38_combout  & ((\Mux6~39_combout  & (\dev_in[78]~input_o )) # (!\Mux6~39_combout  & ((\dev_in[14]~input_o )))))

	.dataa(\Mux6~38_combout ),
	.datab(\dev_in[78]~input_o ),
	.datac(\Mux6~39_combout ),
	.datad(\dev_in[14]~input_o ),
	.cin(gnd),
	.combout(\Mux6~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~53 .lut_mask = 16'hE5E0;
defparam \Mux6~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[94]~input (
	.i(dev_in[94]),
	.ibar(gnd),
	.o(\dev_in[94]~input_o ));
// synopsys translate_off
defparam \dev_in[94]~input .bus_hold = "false";
defparam \dev_in[94]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[30]~input (
	.i(dev_in[30]),
	.ibar(gnd),
	.o(\dev_in[30]~input_o ));
// synopsys translate_off
defparam \dev_in[30]~input .bus_hold = "false";
defparam \dev_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~54 (
// Equation(s):
// \Mux6~54_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[94]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[30]~input_o )))))

	.dataa(\dev_in[94]~input_o ),
	.datab(\dev_in[30]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~54 .lut_mask = 16'h00AC;
defparam \Mux6~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[126]~input (
	.i(dev_in[126]),
	.ibar(gnd),
	.o(\dev_in[126]~input_o ));
// synopsys translate_off
defparam \dev_in[126]~input .bus_hold = "false";
defparam \dev_in[126]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[62]~input (
	.i(dev_in[62]),
	.ibar(gnd),
	.o(\dev_in[62]~input_o ));
// synopsys translate_off
defparam \dev_in[62]~input .bus_hold = "false";
defparam \dev_in[62]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~55 (
// Equation(s):
// \Mux6~55_combout  = (\adress[6]~input_o  & (\dev_in[126]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[62]~input_o )))

	.dataa(\dev_in[126]~input_o ),
	.datab(\dev_in[62]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~55 .lut_mask = 16'hAACC;
defparam \Mux6~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~56 (
// Equation(s):
// \Mux6~56_combout  = (\Mux6~54_combout ) # ((\adress[5]~input_o  & \Mux6~55_combout ))

	.dataa(\Mux6~54_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~56 .lut_mask = 16'hEAEA;
defparam \Mux6~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~57 (
// Equation(s):
// \Mux6~57_combout  = (\Mux6~38_combout  & ((\Mux6~53_combout  & ((\Mux6~56_combout ))) # (!\Mux6~53_combout  & (\Mux6~52_combout )))) # (!\Mux6~38_combout  & (((\Mux6~53_combout ))))

	.dataa(\Mux6~52_combout ),
	.datab(\Mux6~38_combout ),
	.datac(\Mux6~53_combout ),
	.datad(\Mux6~56_combout ),
	.cin(gnd),
	.combout(\Mux6~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~57 .lut_mask = 16'hF838;
defparam \Mux6~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[70]~input (
	.i(dev_in[70]),
	.ibar(gnd),
	.o(\dev_in[70]~input_o ));
// synopsys translate_off
defparam \dev_in[70]~input .bus_hold = "false";
defparam \dev_in[70]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[102]~input (
	.i(dev_in[102]),
	.ibar(gnd),
	.o(\dev_in[102]~input_o ));
// synopsys translate_off
defparam \dev_in[102]~input .bus_hold = "false";
defparam \dev_in[102]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[38]~input (
	.i(dev_in[38]),
	.ibar(gnd),
	.o(\dev_in[38]~input_o ));
// synopsys translate_off
defparam \dev_in[38]~input .bus_hold = "false";
defparam \dev_in[38]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~58 (
// Equation(s):
// \Mux6~58_combout  = (\adress[6]~input_o  & (\dev_in[102]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[38]~input_o )))

	.dataa(\dev_in[102]~input_o ),
	.datab(\dev_in[38]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~58 .lut_mask = 16'hAACC;
defparam \Mux6~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[6]~input (
	.i(dev_in[6]),
	.ibar(gnd),
	.o(\dev_in[6]~input_o ));
// synopsys translate_off
defparam \dev_in[6]~input .bus_hold = "false";
defparam \dev_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~59 (
// Equation(s):
// \Mux6~59_combout  = (\Mux6~39_combout  & (((\Mux6~38_combout )))) # (!\Mux6~39_combout  & ((\Mux6~38_combout  & (\Mux6~58_combout )) # (!\Mux6~38_combout  & ((\dev_in[6]~input_o )))))

	.dataa(\Mux6~39_combout ),
	.datab(\Mux6~58_combout ),
	.datac(\Mux6~38_combout ),
	.datad(\dev_in[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~59 .lut_mask = 16'hE5E0;
defparam \Mux6~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[86]~input (
	.i(dev_in[86]),
	.ibar(gnd),
	.o(\dev_in[86]~input_o ));
// synopsys translate_off
defparam \dev_in[86]~input .bus_hold = "false";
defparam \dev_in[86]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[22]~input (
	.i(dev_in[22]),
	.ibar(gnd),
	.o(\dev_in[22]~input_o ));
// synopsys translate_off
defparam \dev_in[22]~input .bus_hold = "false";
defparam \dev_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~60 (
// Equation(s):
// \Mux6~60_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[86]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[22]~input_o )))))

	.dataa(\dev_in[86]~input_o ),
	.datab(\dev_in[22]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~60 .lut_mask = 16'h00AC;
defparam \Mux6~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[118]~input (
	.i(dev_in[118]),
	.ibar(gnd),
	.o(\dev_in[118]~input_o ));
// synopsys translate_off
defparam \dev_in[118]~input .bus_hold = "false";
defparam \dev_in[118]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[54]~input (
	.i(dev_in[54]),
	.ibar(gnd),
	.o(\dev_in[54]~input_o ));
// synopsys translate_off
defparam \dev_in[54]~input .bus_hold = "false";
defparam \dev_in[54]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~61 (
// Equation(s):
// \Mux6~61_combout  = (\adress[6]~input_o  & (\dev_in[118]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[54]~input_o )))

	.dataa(\dev_in[118]~input_o ),
	.datab(\dev_in[54]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~61 .lut_mask = 16'hAACC;
defparam \Mux6~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~62 (
// Equation(s):
// \Mux6~62_combout  = (\Mux6~60_combout ) # ((\adress[5]~input_o  & \Mux6~61_combout ))

	.dataa(\Mux6~60_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~62 .lut_mask = 16'hEAEA;
defparam \Mux6~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~63 (
// Equation(s):
// \Mux6~63_combout  = (\Mux6~39_combout  & ((\Mux6~59_combout  & ((\Mux6~62_combout ))) # (!\Mux6~59_combout  & (\dev_in[70]~input_o )))) # (!\Mux6~39_combout  & (((\Mux6~59_combout ))))

	.dataa(\dev_in[70]~input_o ),
	.datab(\Mux6~39_combout ),
	.datac(\Mux6~59_combout ),
	.datad(\Mux6~62_combout ),
	.cin(gnd),
	.combout(\Mux6~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~63 .lut_mask = 16'hF838;
defparam \Mux6~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~64 (
// Equation(s):
// \Mux6~64_combout  = (\adress[3]~input_o  & (\Mux6~57_combout )) # (!\adress[3]~input_o  & ((\Mux6~63_combout )))

	.dataa(\Mux6~57_combout ),
	.datab(\Mux6~63_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~64 .lut_mask = 16'hAACC;
defparam \Mux6~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~65 (
// Equation(s):
// \Mux6~65_combout  = (\Mux6~51_combout ) # ((\adress[2]~input_o  & \Mux6~64_combout ))

	.dataa(\Mux6~51_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux6~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~65 .lut_mask = 16'hEAEA;
defparam \Mux6~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[104]~input (
	.i(dev_in[104]),
	.ibar(gnd),
	.o(\dev_in[104]~input_o ));
// synopsys translate_off
defparam \dev_in[104]~input .bus_hold = "false";
defparam \dev_in[104]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[40]~input (
	.i(dev_in[40]),
	.ibar(gnd),
	.o(\dev_in[40]~input_o ));
// synopsys translate_off
defparam \dev_in[40]~input .bus_hold = "false";
defparam \dev_in[40]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~66 (
// Equation(s):
// \Mux6~66_combout  = (\adress[6]~input_o  & (\dev_in[104]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[40]~input_o )))

	.dataa(\dev_in[104]~input_o ),
	.datab(\dev_in[40]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~66 .lut_mask = 16'hAACC;
defparam \Mux6~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[72]~input (
	.i(dev_in[72]),
	.ibar(gnd),
	.o(\dev_in[72]~input_o ));
// synopsys translate_off
defparam \dev_in[72]~input .bus_hold = "false";
defparam \dev_in[72]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[8]~input (
	.i(dev_in[8]),
	.ibar(gnd),
	.o(\dev_in[8]~input_o ));
// synopsys translate_off
defparam \dev_in[8]~input .bus_hold = "false";
defparam \dev_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~67 (
// Equation(s):
// \Mux6~67_combout  = (\Mux6~38_combout  & (((\Mux6~39_combout )))) # (!\Mux6~38_combout  & ((\Mux6~39_combout  & (\dev_in[72]~input_o )) # (!\Mux6~39_combout  & ((\dev_in[8]~input_o )))))

	.dataa(\Mux6~38_combout ),
	.datab(\dev_in[72]~input_o ),
	.datac(\Mux6~39_combout ),
	.datad(\dev_in[8]~input_o ),
	.cin(gnd),
	.combout(\Mux6~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~67 .lut_mask = 16'hE5E0;
defparam \Mux6~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[88]~input (
	.i(dev_in[88]),
	.ibar(gnd),
	.o(\dev_in[88]~input_o ));
// synopsys translate_off
defparam \dev_in[88]~input .bus_hold = "false";
defparam \dev_in[88]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[24]~input (
	.i(dev_in[24]),
	.ibar(gnd),
	.o(\dev_in[24]~input_o ));
// synopsys translate_off
defparam \dev_in[24]~input .bus_hold = "false";
defparam \dev_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~68 (
// Equation(s):
// \Mux6~68_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[88]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[24]~input_o )))))

	.dataa(\dev_in[88]~input_o ),
	.datab(\dev_in[24]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~68 .lut_mask = 16'h00AC;
defparam \Mux6~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[120]~input (
	.i(dev_in[120]),
	.ibar(gnd),
	.o(\dev_in[120]~input_o ));
// synopsys translate_off
defparam \dev_in[120]~input .bus_hold = "false";
defparam \dev_in[120]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[56]~input (
	.i(dev_in[56]),
	.ibar(gnd),
	.o(\dev_in[56]~input_o ));
// synopsys translate_off
defparam \dev_in[56]~input .bus_hold = "false";
defparam \dev_in[56]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~69 (
// Equation(s):
// \Mux6~69_combout  = (\adress[6]~input_o  & (\dev_in[120]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[56]~input_o )))

	.dataa(\dev_in[120]~input_o ),
	.datab(\dev_in[56]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~69 .lut_mask = 16'hAACC;
defparam \Mux6~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~70 (
// Equation(s):
// \Mux6~70_combout  = (\Mux6~68_combout ) # ((\adress[5]~input_o  & \Mux6~69_combout ))

	.dataa(\Mux6~68_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~70 .lut_mask = 16'hEAEA;
defparam \Mux6~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~71 (
// Equation(s):
// \Mux6~71_combout  = (\Mux6~38_combout  & ((\Mux6~67_combout  & ((\Mux6~70_combout ))) # (!\Mux6~67_combout  & (\Mux6~66_combout )))) # (!\Mux6~38_combout  & (((\Mux6~67_combout ))))

	.dataa(\Mux6~66_combout ),
	.datab(\Mux6~38_combout ),
	.datac(\Mux6~67_combout ),
	.datad(\Mux6~70_combout ),
	.cin(gnd),
	.combout(\Mux6~71_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~71 .lut_mask = 16'hF838;
defparam \Mux6~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[80]~input (
	.i(dev_in[80]),
	.ibar(gnd),
	.o(\dev_in[80]~input_o ));
// synopsys translate_off
defparam \dev_in[80]~input .bus_hold = "false";
defparam \dev_in[80]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[16]~input (
	.i(dev_in[16]),
	.ibar(gnd),
	.o(\dev_in[16]~input_o ));
// synopsys translate_off
defparam \dev_in[16]~input .bus_hold = "false";
defparam \dev_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~72 (
// Equation(s):
// \Mux6~72_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[80]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[16]~input_o )))))

	.dataa(\dev_in[80]~input_o ),
	.datab(\dev_in[16]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~72_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~72 .lut_mask = 16'h00AC;
defparam \Mux6~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[112]~input (
	.i(dev_in[112]),
	.ibar(gnd),
	.o(\dev_in[112]~input_o ));
// synopsys translate_off
defparam \dev_in[112]~input .bus_hold = "false";
defparam \dev_in[112]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[48]~input (
	.i(dev_in[48]),
	.ibar(gnd),
	.o(\dev_in[48]~input_o ));
// synopsys translate_off
defparam \dev_in[48]~input .bus_hold = "false";
defparam \dev_in[48]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~73 (
// Equation(s):
// \Mux6~73_combout  = (\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[112]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[48]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_in[112]~input_o ),
	.datac(\dev_in[48]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~73_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~73 .lut_mask = 16'h88A0;
defparam \Mux6~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[0]~input (
	.i(dev_in[0]),
	.ibar(gnd),
	.o(\dev_in[0]~input_o ));
// synopsys translate_off
defparam \dev_in[0]~input .bus_hold = "false";
defparam \dev_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[32]~input (
	.i(dev_in[32]),
	.ibar(gnd),
	.o(\dev_in[32]~input_o ));
// synopsys translate_off
defparam \dev_in[32]~input .bus_hold = "false";
defparam \dev_in[32]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[64]~input (
	.i(dev_in[64]),
	.ibar(gnd),
	.o(\dev_in[64]~input_o ));
// synopsys translate_off
defparam \dev_in[64]~input .bus_hold = "false";
defparam \dev_in[64]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[96]~input (
	.i(dev_in[96]),
	.ibar(gnd),
	.o(\dev_in[96]~input_o ));
// synopsys translate_off
defparam \dev_in[96]~input .bus_hold = "false";
defparam \dev_in[96]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~74 (
// Equation(s):
// \Mux6~74_combout  = (\adress[6]~input_o  & ((\adress[5]~input_o  & ((\dev_in[96]~input_o ))) # (!\adress[5]~input_o  & (\dev_in[64]~input_o )))) # (!\adress[6]~input_o  & (((\adress[5]~input_o ))))

	.dataa(\dev_in[64]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_in[96]~input_o ),
	.cin(gnd),
	.combout(\Mux6~74_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~74 .lut_mask = 16'hF838;
defparam \Mux6~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~75 (
// Equation(s):
// \Mux6~75_combout  = (\adress[6]~input_o  & (((\Mux6~74_combout )))) # (!\adress[6]~input_o  & ((\Mux6~74_combout  & ((\dev_in[32]~input_o ))) # (!\Mux6~74_combout  & (\dev_in[0]~input_o ))))

	.dataa(\dev_in[0]~input_o ),
	.datab(\dev_in[32]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\Mux6~74_combout ),
	.cin(gnd),
	.combout(\Mux6~75_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~75 .lut_mask = 16'hFC0A;
defparam \Mux6~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~76 (
// Equation(s):
// \Mux6~76_combout  = (\adress[4]~input_o  & ((\Mux6~72_combout ) # ((\Mux6~73_combout )))) # (!\adress[4]~input_o  & (((\Mux6~75_combout ))))

	.dataa(\adress[4]~input_o ),
	.datab(\Mux6~72_combout ),
	.datac(\Mux6~73_combout ),
	.datad(\Mux6~75_combout ),
	.cin(gnd),
	.combout(\Mux6~76_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~76 .lut_mask = 16'hFDA8;
defparam \Mux6~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~77 (
// Equation(s):
// \Mux6~77_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux6~71_combout )) # (!\adress[3]~input_o  & ((\Mux6~76_combout )))))

	.dataa(\Mux6~71_combout ),
	.datab(\Mux6~76_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~77_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~77 .lut_mask = 16'h00AC;
defparam \Mux6~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[108]~input (
	.i(dev_in[108]),
	.ibar(gnd),
	.o(\dev_in[108]~input_o ));
// synopsys translate_off
defparam \dev_in[108]~input .bus_hold = "false";
defparam \dev_in[108]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[44]~input (
	.i(dev_in[44]),
	.ibar(gnd),
	.o(\dev_in[44]~input_o ));
// synopsys translate_off
defparam \dev_in[44]~input .bus_hold = "false";
defparam \dev_in[44]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~78 (
// Equation(s):
// \Mux6~78_combout  = (\adress[6]~input_o  & (\dev_in[108]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[44]~input_o )))

	.dataa(\dev_in[108]~input_o ),
	.datab(\dev_in[44]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~78_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~78 .lut_mask = 16'hAACC;
defparam \Mux6~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[76]~input (
	.i(dev_in[76]),
	.ibar(gnd),
	.o(\dev_in[76]~input_o ));
// synopsys translate_off
defparam \dev_in[76]~input .bus_hold = "false";
defparam \dev_in[76]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[12]~input (
	.i(dev_in[12]),
	.ibar(gnd),
	.o(\dev_in[12]~input_o ));
// synopsys translate_off
defparam \dev_in[12]~input .bus_hold = "false";
defparam \dev_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~79 (
// Equation(s):
// \Mux6~79_combout  = (\Mux6~38_combout  & (((\Mux6~39_combout )))) # (!\Mux6~38_combout  & ((\Mux6~39_combout  & (\dev_in[76]~input_o )) # (!\Mux6~39_combout  & ((\dev_in[12]~input_o )))))

	.dataa(\Mux6~38_combout ),
	.datab(\dev_in[76]~input_o ),
	.datac(\Mux6~39_combout ),
	.datad(\dev_in[12]~input_o ),
	.cin(gnd),
	.combout(\Mux6~79_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~79 .lut_mask = 16'hE5E0;
defparam \Mux6~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[92]~input (
	.i(dev_in[92]),
	.ibar(gnd),
	.o(\dev_in[92]~input_o ));
// synopsys translate_off
defparam \dev_in[92]~input .bus_hold = "false";
defparam \dev_in[92]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[28]~input (
	.i(dev_in[28]),
	.ibar(gnd),
	.o(\dev_in[28]~input_o ));
// synopsys translate_off
defparam \dev_in[28]~input .bus_hold = "false";
defparam \dev_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~80 (
// Equation(s):
// \Mux6~80_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[92]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[28]~input_o )))))

	.dataa(\dev_in[92]~input_o ),
	.datab(\dev_in[28]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~80_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~80 .lut_mask = 16'h00AC;
defparam \Mux6~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[124]~input (
	.i(dev_in[124]),
	.ibar(gnd),
	.o(\dev_in[124]~input_o ));
// synopsys translate_off
defparam \dev_in[124]~input .bus_hold = "false";
defparam \dev_in[124]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[60]~input (
	.i(dev_in[60]),
	.ibar(gnd),
	.o(\dev_in[60]~input_o ));
// synopsys translate_off
defparam \dev_in[60]~input .bus_hold = "false";
defparam \dev_in[60]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~81 (
// Equation(s):
// \Mux6~81_combout  = (\adress[6]~input_o  & (\dev_in[124]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[60]~input_o )))

	.dataa(\dev_in[124]~input_o ),
	.datab(\dev_in[60]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~81_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~81 .lut_mask = 16'hAACC;
defparam \Mux6~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~82 (
// Equation(s):
// \Mux6~82_combout  = (\Mux6~80_combout ) # ((\adress[5]~input_o  & \Mux6~81_combout ))

	.dataa(\Mux6~80_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~81_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~82_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~82 .lut_mask = 16'hEAEA;
defparam \Mux6~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~83 (
// Equation(s):
// \Mux6~83_combout  = (\Mux6~38_combout  & ((\Mux6~79_combout  & ((\Mux6~82_combout ))) # (!\Mux6~79_combout  & (\Mux6~78_combout )))) # (!\Mux6~38_combout  & (((\Mux6~79_combout ))))

	.dataa(\Mux6~78_combout ),
	.datab(\Mux6~38_combout ),
	.datac(\Mux6~79_combout ),
	.datad(\Mux6~82_combout ),
	.cin(gnd),
	.combout(\Mux6~83_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~83 .lut_mask = 16'hF838;
defparam \Mux6~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[68]~input (
	.i(dev_in[68]),
	.ibar(gnd),
	.o(\dev_in[68]~input_o ));
// synopsys translate_off
defparam \dev_in[68]~input .bus_hold = "false";
defparam \dev_in[68]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[100]~input (
	.i(dev_in[100]),
	.ibar(gnd),
	.o(\dev_in[100]~input_o ));
// synopsys translate_off
defparam \dev_in[100]~input .bus_hold = "false";
defparam \dev_in[100]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[36]~input (
	.i(dev_in[36]),
	.ibar(gnd),
	.o(\dev_in[36]~input_o ));
// synopsys translate_off
defparam \dev_in[36]~input .bus_hold = "false";
defparam \dev_in[36]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~84 (
// Equation(s):
// \Mux6~84_combout  = (\adress[6]~input_o  & (\dev_in[100]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[36]~input_o )))

	.dataa(\dev_in[100]~input_o ),
	.datab(\dev_in[36]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~84_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~84 .lut_mask = 16'hAACC;
defparam \Mux6~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[4]~input (
	.i(dev_in[4]),
	.ibar(gnd),
	.o(\dev_in[4]~input_o ));
// synopsys translate_off
defparam \dev_in[4]~input .bus_hold = "false";
defparam \dev_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~85 (
// Equation(s):
// \Mux6~85_combout  = (\Mux6~39_combout  & (((\Mux6~38_combout )))) # (!\Mux6~39_combout  & ((\Mux6~38_combout  & (\Mux6~84_combout )) # (!\Mux6~38_combout  & ((\dev_in[4]~input_o )))))

	.dataa(\Mux6~39_combout ),
	.datab(\Mux6~84_combout ),
	.datac(\Mux6~38_combout ),
	.datad(\dev_in[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~85_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~85 .lut_mask = 16'hE5E0;
defparam \Mux6~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[84]~input (
	.i(dev_in[84]),
	.ibar(gnd),
	.o(\dev_in[84]~input_o ));
// synopsys translate_off
defparam \dev_in[84]~input .bus_hold = "false";
defparam \dev_in[84]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[20]~input (
	.i(dev_in[20]),
	.ibar(gnd),
	.o(\dev_in[20]~input_o ));
// synopsys translate_off
defparam \dev_in[20]~input .bus_hold = "false";
defparam \dev_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~86 (
// Equation(s):
// \Mux6~86_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[84]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[20]~input_o )))))

	.dataa(\dev_in[84]~input_o ),
	.datab(\dev_in[20]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~86_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~86 .lut_mask = 16'h00AC;
defparam \Mux6~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[116]~input (
	.i(dev_in[116]),
	.ibar(gnd),
	.o(\dev_in[116]~input_o ));
// synopsys translate_off
defparam \dev_in[116]~input .bus_hold = "false";
defparam \dev_in[116]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[52]~input (
	.i(dev_in[52]),
	.ibar(gnd),
	.o(\dev_in[52]~input_o ));
// synopsys translate_off
defparam \dev_in[52]~input .bus_hold = "false";
defparam \dev_in[52]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~87 (
// Equation(s):
// \Mux6~87_combout  = (\adress[6]~input_o  & (\dev_in[116]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[52]~input_o )))

	.dataa(\dev_in[116]~input_o ),
	.datab(\dev_in[52]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~87_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~87 .lut_mask = 16'hAACC;
defparam \Mux6~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~88 (
// Equation(s):
// \Mux6~88_combout  = (\Mux6~86_combout ) # ((\adress[5]~input_o  & \Mux6~87_combout ))

	.dataa(\Mux6~86_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~87_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~88_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~88 .lut_mask = 16'hEAEA;
defparam \Mux6~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~89 (
// Equation(s):
// \Mux6~89_combout  = (\Mux6~39_combout  & ((\Mux6~85_combout  & ((\Mux6~88_combout ))) # (!\Mux6~85_combout  & (\dev_in[68]~input_o )))) # (!\Mux6~39_combout  & (((\Mux6~85_combout ))))

	.dataa(\dev_in[68]~input_o ),
	.datab(\Mux6~39_combout ),
	.datac(\Mux6~85_combout ),
	.datad(\Mux6~88_combout ),
	.cin(gnd),
	.combout(\Mux6~89_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~89 .lut_mask = 16'hF838;
defparam \Mux6~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~90 (
// Equation(s):
// \Mux6~90_combout  = (\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux6~83_combout )) # (!\adress[3]~input_o  & ((\Mux6~89_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\Mux6~83_combout ),
	.datac(\Mux6~89_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~90_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~90 .lut_mask = 16'h88A0;
defparam \Mux6~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \adress[1]~input (
	.i(adress[1]),
	.ibar(gnd),
	.o(\adress[1]~input_o ));
// synopsys translate_off
defparam \adress[1]~input .bus_hold = "false";
defparam \adress[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~91 (
// Equation(s):
// \Mux6~91_combout  = (\adress[1]~input_o  & (\Mux6~65_combout )) # (!\adress[1]~input_o  & (((\Mux6~77_combout ) # (\Mux6~90_combout ))))

	.dataa(\Mux6~65_combout ),
	.datab(\Mux6~77_combout ),
	.datac(\Mux6~90_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~91_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~91 .lut_mask = 16'hAAFC;
defparam \Mux6~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[73]~input (
	.i(dev_in[73]),
	.ibar(gnd),
	.o(\dev_in[73]~input_o ));
// synopsys translate_off
defparam \dev_in[73]~input .bus_hold = "false";
defparam \dev_in[73]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[105]~input (
	.i(dev_in[105]),
	.ibar(gnd),
	.o(\dev_in[105]~input_o ));
// synopsys translate_off
defparam \dev_in[105]~input .bus_hold = "false";
defparam \dev_in[105]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[41]~input (
	.i(dev_in[41]),
	.ibar(gnd),
	.o(\dev_in[41]~input_o ));
// synopsys translate_off
defparam \dev_in[41]~input .bus_hold = "false";
defparam \dev_in[41]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~92 (
// Equation(s):
// \Mux6~92_combout  = (\adress[6]~input_o  & (\dev_in[105]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[41]~input_o )))

	.dataa(\dev_in[105]~input_o ),
	.datab(\dev_in[41]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~92_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~92 .lut_mask = 16'hAACC;
defparam \Mux6~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[9]~input (
	.i(dev_in[9]),
	.ibar(gnd),
	.o(\dev_in[9]~input_o ));
// synopsys translate_off
defparam \dev_in[9]~input .bus_hold = "false";
defparam \dev_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~93 (
// Equation(s):
// \Mux6~93_combout  = (\Mux6~39_combout  & (((\Mux6~38_combout )))) # (!\Mux6~39_combout  & ((\Mux6~38_combout  & (\Mux6~92_combout )) # (!\Mux6~38_combout  & ((\dev_in[9]~input_o )))))

	.dataa(\Mux6~39_combout ),
	.datab(\Mux6~92_combout ),
	.datac(\Mux6~38_combout ),
	.datad(\dev_in[9]~input_o ),
	.cin(gnd),
	.combout(\Mux6~93_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~93 .lut_mask = 16'hE5E0;
defparam \Mux6~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[89]~input (
	.i(dev_in[89]),
	.ibar(gnd),
	.o(\dev_in[89]~input_o ));
// synopsys translate_off
defparam \dev_in[89]~input .bus_hold = "false";
defparam \dev_in[89]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[25]~input (
	.i(dev_in[25]),
	.ibar(gnd),
	.o(\dev_in[25]~input_o ));
// synopsys translate_off
defparam \dev_in[25]~input .bus_hold = "false";
defparam \dev_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~94 (
// Equation(s):
// \Mux6~94_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[89]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[25]~input_o )))))

	.dataa(\dev_in[89]~input_o ),
	.datab(\dev_in[25]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~94_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~94 .lut_mask = 16'h00AC;
defparam \Mux6~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[121]~input (
	.i(dev_in[121]),
	.ibar(gnd),
	.o(\dev_in[121]~input_o ));
// synopsys translate_off
defparam \dev_in[121]~input .bus_hold = "false";
defparam \dev_in[121]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[57]~input (
	.i(dev_in[57]),
	.ibar(gnd),
	.o(\dev_in[57]~input_o ));
// synopsys translate_off
defparam \dev_in[57]~input .bus_hold = "false";
defparam \dev_in[57]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~95 (
// Equation(s):
// \Mux6~95_combout  = (\adress[6]~input_o  & (\dev_in[121]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[57]~input_o )))

	.dataa(\dev_in[121]~input_o ),
	.datab(\dev_in[57]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~95_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~95 .lut_mask = 16'hAACC;
defparam \Mux6~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~96 (
// Equation(s):
// \Mux6~96_combout  = (\Mux6~94_combout ) # ((\adress[5]~input_o  & \Mux6~95_combout ))

	.dataa(\Mux6~94_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~96_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~96 .lut_mask = 16'hEAEA;
defparam \Mux6~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~97 (
// Equation(s):
// \Mux6~97_combout  = (\Mux6~39_combout  & ((\Mux6~93_combout  & ((\Mux6~96_combout ))) # (!\Mux6~93_combout  & (\dev_in[73]~input_o )))) # (!\Mux6~39_combout  & (((\Mux6~93_combout ))))

	.dataa(\dev_in[73]~input_o ),
	.datab(\Mux6~39_combout ),
	.datac(\Mux6~93_combout ),
	.datad(\Mux6~96_combout ),
	.cin(gnd),
	.combout(\Mux6~97_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~97 .lut_mask = 16'hF838;
defparam \Mux6~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[81]~input (
	.i(dev_in[81]),
	.ibar(gnd),
	.o(\dev_in[81]~input_o ));
// synopsys translate_off
defparam \dev_in[81]~input .bus_hold = "false";
defparam \dev_in[81]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[17]~input (
	.i(dev_in[17]),
	.ibar(gnd),
	.o(\dev_in[17]~input_o ));
// synopsys translate_off
defparam \dev_in[17]~input .bus_hold = "false";
defparam \dev_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~98 (
// Equation(s):
// \Mux6~98_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[81]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[17]~input_o )))))

	.dataa(\dev_in[81]~input_o ),
	.datab(\dev_in[17]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~98_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~98 .lut_mask = 16'h00AC;
defparam \Mux6~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[113]~input (
	.i(dev_in[113]),
	.ibar(gnd),
	.o(\dev_in[113]~input_o ));
// synopsys translate_off
defparam \dev_in[113]~input .bus_hold = "false";
defparam \dev_in[113]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[49]~input (
	.i(dev_in[49]),
	.ibar(gnd),
	.o(\dev_in[49]~input_o ));
// synopsys translate_off
defparam \dev_in[49]~input .bus_hold = "false";
defparam \dev_in[49]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~99 (
// Equation(s):
// \Mux6~99_combout  = (\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[113]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[49]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_in[113]~input_o ),
	.datac(\dev_in[49]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~99_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~99 .lut_mask = 16'h88A0;
defparam \Mux6~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[1]~input (
	.i(dev_in[1]),
	.ibar(gnd),
	.o(\dev_in[1]~input_o ));
// synopsys translate_off
defparam \dev_in[1]~input .bus_hold = "false";
defparam \dev_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[33]~input (
	.i(dev_in[33]),
	.ibar(gnd),
	.o(\dev_in[33]~input_o ));
// synopsys translate_off
defparam \dev_in[33]~input .bus_hold = "false";
defparam \dev_in[33]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[65]~input (
	.i(dev_in[65]),
	.ibar(gnd),
	.o(\dev_in[65]~input_o ));
// synopsys translate_off
defparam \dev_in[65]~input .bus_hold = "false";
defparam \dev_in[65]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[97]~input (
	.i(dev_in[97]),
	.ibar(gnd),
	.o(\dev_in[97]~input_o ));
// synopsys translate_off
defparam \dev_in[97]~input .bus_hold = "false";
defparam \dev_in[97]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~100 (
// Equation(s):
// \Mux6~100_combout  = (\adress[6]~input_o  & ((\adress[5]~input_o  & ((\dev_in[97]~input_o ))) # (!\adress[5]~input_o  & (\dev_in[65]~input_o )))) # (!\adress[6]~input_o  & (((\adress[5]~input_o ))))

	.dataa(\dev_in[65]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_in[97]~input_o ),
	.cin(gnd),
	.combout(\Mux6~100_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~100 .lut_mask = 16'hF838;
defparam \Mux6~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~101 (
// Equation(s):
// \Mux6~101_combout  = (\adress[6]~input_o  & (((\Mux6~100_combout )))) # (!\adress[6]~input_o  & ((\Mux6~100_combout  & ((\dev_in[33]~input_o ))) # (!\Mux6~100_combout  & (\dev_in[1]~input_o ))))

	.dataa(\dev_in[1]~input_o ),
	.datab(\dev_in[33]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\Mux6~100_combout ),
	.cin(gnd),
	.combout(\Mux6~101_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~101 .lut_mask = 16'hFC0A;
defparam \Mux6~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~102 (
// Equation(s):
// \Mux6~102_combout  = (\adress[4]~input_o  & ((\Mux6~98_combout ) # ((\Mux6~99_combout )))) # (!\adress[4]~input_o  & (((\Mux6~101_combout ))))

	.dataa(\adress[4]~input_o ),
	.datab(\Mux6~98_combout ),
	.datac(\Mux6~99_combout ),
	.datad(\Mux6~101_combout ),
	.cin(gnd),
	.combout(\Mux6~102_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~102 .lut_mask = 16'hFDA8;
defparam \Mux6~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~103 (
// Equation(s):
// \Mux6~103_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux6~97_combout )) # (!\adress[3]~input_o  & ((\Mux6~102_combout )))))

	.dataa(\Mux6~97_combout ),
	.datab(\Mux6~102_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~103_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~103 .lut_mask = 16'h00AC;
defparam \Mux6~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[77]~input (
	.i(dev_in[77]),
	.ibar(gnd),
	.o(\dev_in[77]~input_o ));
// synopsys translate_off
defparam \dev_in[77]~input .bus_hold = "false";
defparam \dev_in[77]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[109]~input (
	.i(dev_in[109]),
	.ibar(gnd),
	.o(\dev_in[109]~input_o ));
// synopsys translate_off
defparam \dev_in[109]~input .bus_hold = "false";
defparam \dev_in[109]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[45]~input (
	.i(dev_in[45]),
	.ibar(gnd),
	.o(\dev_in[45]~input_o ));
// synopsys translate_off
defparam \dev_in[45]~input .bus_hold = "false";
defparam \dev_in[45]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~104 (
// Equation(s):
// \Mux6~104_combout  = (\adress[6]~input_o  & (\dev_in[109]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[45]~input_o )))

	.dataa(\dev_in[109]~input_o ),
	.datab(\dev_in[45]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~104_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~104 .lut_mask = 16'hAACC;
defparam \Mux6~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[13]~input (
	.i(dev_in[13]),
	.ibar(gnd),
	.o(\dev_in[13]~input_o ));
// synopsys translate_off
defparam \dev_in[13]~input .bus_hold = "false";
defparam \dev_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~105 (
// Equation(s):
// \Mux6~105_combout  = (\Mux6~39_combout  & (((\Mux6~38_combout )))) # (!\Mux6~39_combout  & ((\Mux6~38_combout  & (\Mux6~104_combout )) # (!\Mux6~38_combout  & ((\dev_in[13]~input_o )))))

	.dataa(\Mux6~39_combout ),
	.datab(\Mux6~104_combout ),
	.datac(\Mux6~38_combout ),
	.datad(\dev_in[13]~input_o ),
	.cin(gnd),
	.combout(\Mux6~105_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~105 .lut_mask = 16'hE5E0;
defparam \Mux6~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[93]~input (
	.i(dev_in[93]),
	.ibar(gnd),
	.o(\dev_in[93]~input_o ));
// synopsys translate_off
defparam \dev_in[93]~input .bus_hold = "false";
defparam \dev_in[93]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[29]~input (
	.i(dev_in[29]),
	.ibar(gnd),
	.o(\dev_in[29]~input_o ));
// synopsys translate_off
defparam \dev_in[29]~input .bus_hold = "false";
defparam \dev_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~106 (
// Equation(s):
// \Mux6~106_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[93]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[29]~input_o )))))

	.dataa(\dev_in[93]~input_o ),
	.datab(\dev_in[29]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~106_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~106 .lut_mask = 16'h00AC;
defparam \Mux6~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[125]~input (
	.i(dev_in[125]),
	.ibar(gnd),
	.o(\dev_in[125]~input_o ));
// synopsys translate_off
defparam \dev_in[125]~input .bus_hold = "false";
defparam \dev_in[125]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[61]~input (
	.i(dev_in[61]),
	.ibar(gnd),
	.o(\dev_in[61]~input_o ));
// synopsys translate_off
defparam \dev_in[61]~input .bus_hold = "false";
defparam \dev_in[61]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~107 (
// Equation(s):
// \Mux6~107_combout  = (\adress[6]~input_o  & (\dev_in[125]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[61]~input_o )))

	.dataa(\dev_in[125]~input_o ),
	.datab(\dev_in[61]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~107_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~107 .lut_mask = 16'hAACC;
defparam \Mux6~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~108 (
// Equation(s):
// \Mux6~108_combout  = (\Mux6~106_combout ) # ((\adress[5]~input_o  & \Mux6~107_combout ))

	.dataa(\Mux6~106_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~108_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~108 .lut_mask = 16'hEAEA;
defparam \Mux6~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~109 (
// Equation(s):
// \Mux6~109_combout  = (\Mux6~39_combout  & ((\Mux6~105_combout  & ((\Mux6~108_combout ))) # (!\Mux6~105_combout  & (\dev_in[77]~input_o )))) # (!\Mux6~39_combout  & (((\Mux6~105_combout ))))

	.dataa(\dev_in[77]~input_o ),
	.datab(\Mux6~39_combout ),
	.datac(\Mux6~105_combout ),
	.datad(\Mux6~108_combout ),
	.cin(gnd),
	.combout(\Mux6~109_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~109 .lut_mask = 16'hF838;
defparam \Mux6~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[101]~input (
	.i(dev_in[101]),
	.ibar(gnd),
	.o(\dev_in[101]~input_o ));
// synopsys translate_off
defparam \dev_in[101]~input .bus_hold = "false";
defparam \dev_in[101]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[37]~input (
	.i(dev_in[37]),
	.ibar(gnd),
	.o(\dev_in[37]~input_o ));
// synopsys translate_off
defparam \dev_in[37]~input .bus_hold = "false";
defparam \dev_in[37]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~110 (
// Equation(s):
// \Mux6~110_combout  = (\adress[6]~input_o  & (\dev_in[101]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[37]~input_o )))

	.dataa(\dev_in[101]~input_o ),
	.datab(\dev_in[37]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~110_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~110 .lut_mask = 16'hAACC;
defparam \Mux6~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[69]~input (
	.i(dev_in[69]),
	.ibar(gnd),
	.o(\dev_in[69]~input_o ));
// synopsys translate_off
defparam \dev_in[69]~input .bus_hold = "false";
defparam \dev_in[69]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[5]~input (
	.i(dev_in[5]),
	.ibar(gnd),
	.o(\dev_in[5]~input_o ));
// synopsys translate_off
defparam \dev_in[5]~input .bus_hold = "false";
defparam \dev_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~111 (
// Equation(s):
// \Mux6~111_combout  = (\Mux6~38_combout  & (((\Mux6~39_combout )))) # (!\Mux6~38_combout  & ((\Mux6~39_combout  & (\dev_in[69]~input_o )) # (!\Mux6~39_combout  & ((\dev_in[5]~input_o )))))

	.dataa(\Mux6~38_combout ),
	.datab(\dev_in[69]~input_o ),
	.datac(\Mux6~39_combout ),
	.datad(\dev_in[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~111_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~111 .lut_mask = 16'hE5E0;
defparam \Mux6~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[85]~input (
	.i(dev_in[85]),
	.ibar(gnd),
	.o(\dev_in[85]~input_o ));
// synopsys translate_off
defparam \dev_in[85]~input .bus_hold = "false";
defparam \dev_in[85]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[21]~input (
	.i(dev_in[21]),
	.ibar(gnd),
	.o(\dev_in[21]~input_o ));
// synopsys translate_off
defparam \dev_in[21]~input .bus_hold = "false";
defparam \dev_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~112 (
// Equation(s):
// \Mux6~112_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[85]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[21]~input_o )))))

	.dataa(\dev_in[85]~input_o ),
	.datab(\dev_in[21]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~112_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~112 .lut_mask = 16'h00AC;
defparam \Mux6~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[117]~input (
	.i(dev_in[117]),
	.ibar(gnd),
	.o(\dev_in[117]~input_o ));
// synopsys translate_off
defparam \dev_in[117]~input .bus_hold = "false";
defparam \dev_in[117]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[53]~input (
	.i(dev_in[53]),
	.ibar(gnd),
	.o(\dev_in[53]~input_o ));
// synopsys translate_off
defparam \dev_in[53]~input .bus_hold = "false";
defparam \dev_in[53]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~113 (
// Equation(s):
// \Mux6~113_combout  = (\adress[6]~input_o  & (\dev_in[117]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[53]~input_o )))

	.dataa(\dev_in[117]~input_o ),
	.datab(\dev_in[53]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~113_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~113 .lut_mask = 16'hAACC;
defparam \Mux6~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~114 (
// Equation(s):
// \Mux6~114_combout  = (\Mux6~112_combout ) # ((\adress[5]~input_o  & \Mux6~113_combout ))

	.dataa(\Mux6~112_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~113_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~114_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~114 .lut_mask = 16'hEAEA;
defparam \Mux6~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~115 (
// Equation(s):
// \Mux6~115_combout  = (\Mux6~38_combout  & ((\Mux6~111_combout  & ((\Mux6~114_combout ))) # (!\Mux6~111_combout  & (\Mux6~110_combout )))) # (!\Mux6~38_combout  & (((\Mux6~111_combout ))))

	.dataa(\Mux6~110_combout ),
	.datab(\Mux6~38_combout ),
	.datac(\Mux6~111_combout ),
	.datad(\Mux6~114_combout ),
	.cin(gnd),
	.combout(\Mux6~115_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~115 .lut_mask = 16'hF838;
defparam \Mux6~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~116 (
// Equation(s):
// \Mux6~116_combout  = (\adress[3]~input_o  & (\Mux6~109_combout )) # (!\adress[3]~input_o  & ((\Mux6~115_combout )))

	.dataa(\Mux6~109_combout ),
	.datab(\Mux6~115_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~116_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~116 .lut_mask = 16'hAACC;
defparam \Mux6~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~117 (
// Equation(s):
// \Mux6~117_combout  = (!\adress[1]~input_o  & ((\Mux6~103_combout ) # ((\adress[2]~input_o  & \Mux6~116_combout ))))

	.dataa(\Mux6~103_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux6~116_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~117_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~117 .lut_mask = 16'h00EA;
defparam \Mux6~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[75]~input (
	.i(dev_in[75]),
	.ibar(gnd),
	.o(\dev_in[75]~input_o ));
// synopsys translate_off
defparam \dev_in[75]~input .bus_hold = "false";
defparam \dev_in[75]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[107]~input (
	.i(dev_in[107]),
	.ibar(gnd),
	.o(\dev_in[107]~input_o ));
// synopsys translate_off
defparam \dev_in[107]~input .bus_hold = "false";
defparam \dev_in[107]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[43]~input (
	.i(dev_in[43]),
	.ibar(gnd),
	.o(\dev_in[43]~input_o ));
// synopsys translate_off
defparam \dev_in[43]~input .bus_hold = "false";
defparam \dev_in[43]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~118 (
// Equation(s):
// \Mux6~118_combout  = (\adress[6]~input_o  & (\dev_in[107]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[43]~input_o )))

	.dataa(\dev_in[107]~input_o ),
	.datab(\dev_in[43]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~118_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~118 .lut_mask = 16'hAACC;
defparam \Mux6~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[11]~input (
	.i(dev_in[11]),
	.ibar(gnd),
	.o(\dev_in[11]~input_o ));
// synopsys translate_off
defparam \dev_in[11]~input .bus_hold = "false";
defparam \dev_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~119 (
// Equation(s):
// \Mux6~119_combout  = (\Mux6~39_combout  & (((\Mux6~38_combout )))) # (!\Mux6~39_combout  & ((\Mux6~38_combout  & (\Mux6~118_combout )) # (!\Mux6~38_combout  & ((\dev_in[11]~input_o )))))

	.dataa(\Mux6~39_combout ),
	.datab(\Mux6~118_combout ),
	.datac(\Mux6~38_combout ),
	.datad(\dev_in[11]~input_o ),
	.cin(gnd),
	.combout(\Mux6~119_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~119 .lut_mask = 16'hE5E0;
defparam \Mux6~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[91]~input (
	.i(dev_in[91]),
	.ibar(gnd),
	.o(\dev_in[91]~input_o ));
// synopsys translate_off
defparam \dev_in[91]~input .bus_hold = "false";
defparam \dev_in[91]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[27]~input (
	.i(dev_in[27]),
	.ibar(gnd),
	.o(\dev_in[27]~input_o ));
// synopsys translate_off
defparam \dev_in[27]~input .bus_hold = "false";
defparam \dev_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~120 (
// Equation(s):
// \Mux6~120_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[91]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[27]~input_o )))))

	.dataa(\dev_in[91]~input_o ),
	.datab(\dev_in[27]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~120_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~120 .lut_mask = 16'h00AC;
defparam \Mux6~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[123]~input (
	.i(dev_in[123]),
	.ibar(gnd),
	.o(\dev_in[123]~input_o ));
// synopsys translate_off
defparam \dev_in[123]~input .bus_hold = "false";
defparam \dev_in[123]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[59]~input (
	.i(dev_in[59]),
	.ibar(gnd),
	.o(\dev_in[59]~input_o ));
// synopsys translate_off
defparam \dev_in[59]~input .bus_hold = "false";
defparam \dev_in[59]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~121 (
// Equation(s):
// \Mux6~121_combout  = (\adress[6]~input_o  & (\dev_in[123]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[59]~input_o )))

	.dataa(\dev_in[123]~input_o ),
	.datab(\dev_in[59]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~121_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~121 .lut_mask = 16'hAACC;
defparam \Mux6~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~122 (
// Equation(s):
// \Mux6~122_combout  = (\Mux6~120_combout ) # ((\adress[5]~input_o  & \Mux6~121_combout ))

	.dataa(\Mux6~120_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~121_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~122_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~122 .lut_mask = 16'hEAEA;
defparam \Mux6~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~123 (
// Equation(s):
// \Mux6~123_combout  = (\Mux6~39_combout  & ((\Mux6~119_combout  & ((\Mux6~122_combout ))) # (!\Mux6~119_combout  & (\dev_in[75]~input_o )))) # (!\Mux6~39_combout  & (((\Mux6~119_combout ))))

	.dataa(\dev_in[75]~input_o ),
	.datab(\Mux6~39_combout ),
	.datac(\Mux6~119_combout ),
	.datad(\Mux6~122_combout ),
	.cin(gnd),
	.combout(\Mux6~123_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~123 .lut_mask = 16'hF838;
defparam \Mux6~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[99]~input (
	.i(dev_in[99]),
	.ibar(gnd),
	.o(\dev_in[99]~input_o ));
// synopsys translate_off
defparam \dev_in[99]~input .bus_hold = "false";
defparam \dev_in[99]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[35]~input (
	.i(dev_in[35]),
	.ibar(gnd),
	.o(\dev_in[35]~input_o ));
// synopsys translate_off
defparam \dev_in[35]~input .bus_hold = "false";
defparam \dev_in[35]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~124 (
// Equation(s):
// \Mux6~124_combout  = (\adress[6]~input_o  & (\dev_in[99]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[35]~input_o )))

	.dataa(\dev_in[99]~input_o ),
	.datab(\dev_in[35]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~124_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~124 .lut_mask = 16'hAACC;
defparam \Mux6~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[67]~input (
	.i(dev_in[67]),
	.ibar(gnd),
	.o(\dev_in[67]~input_o ));
// synopsys translate_off
defparam \dev_in[67]~input .bus_hold = "false";
defparam \dev_in[67]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[3]~input (
	.i(dev_in[3]),
	.ibar(gnd),
	.o(\dev_in[3]~input_o ));
// synopsys translate_off
defparam \dev_in[3]~input .bus_hold = "false";
defparam \dev_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~125 (
// Equation(s):
// \Mux6~125_combout  = (\Mux6~38_combout  & (((\Mux6~39_combout )))) # (!\Mux6~38_combout  & ((\Mux6~39_combout  & (\dev_in[67]~input_o )) # (!\Mux6~39_combout  & ((\dev_in[3]~input_o )))))

	.dataa(\Mux6~38_combout ),
	.datab(\dev_in[67]~input_o ),
	.datac(\Mux6~39_combout ),
	.datad(\dev_in[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~125_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~125 .lut_mask = 16'hE5E0;
defparam \Mux6~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[83]~input (
	.i(dev_in[83]),
	.ibar(gnd),
	.o(\dev_in[83]~input_o ));
// synopsys translate_off
defparam \dev_in[83]~input .bus_hold = "false";
defparam \dev_in[83]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[19]~input (
	.i(dev_in[19]),
	.ibar(gnd),
	.o(\dev_in[19]~input_o ));
// synopsys translate_off
defparam \dev_in[19]~input .bus_hold = "false";
defparam \dev_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~126 (
// Equation(s):
// \Mux6~126_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[83]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[19]~input_o )))))

	.dataa(\dev_in[83]~input_o ),
	.datab(\dev_in[19]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~126_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~126 .lut_mask = 16'h00AC;
defparam \Mux6~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[115]~input (
	.i(dev_in[115]),
	.ibar(gnd),
	.o(\dev_in[115]~input_o ));
// synopsys translate_off
defparam \dev_in[115]~input .bus_hold = "false";
defparam \dev_in[115]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[51]~input (
	.i(dev_in[51]),
	.ibar(gnd),
	.o(\dev_in[51]~input_o ));
// synopsys translate_off
defparam \dev_in[51]~input .bus_hold = "false";
defparam \dev_in[51]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~127 (
// Equation(s):
// \Mux6~127_combout  = (\adress[6]~input_o  & (\dev_in[115]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[51]~input_o )))

	.dataa(\dev_in[115]~input_o ),
	.datab(\dev_in[51]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~127_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~127 .lut_mask = 16'hAACC;
defparam \Mux6~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~128 (
// Equation(s):
// \Mux6~128_combout  = (\Mux6~126_combout ) # ((\adress[5]~input_o  & \Mux6~127_combout ))

	.dataa(\Mux6~126_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~127_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~128_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~128 .lut_mask = 16'hEAEA;
defparam \Mux6~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~129 (
// Equation(s):
// \Mux6~129_combout  = (\Mux6~38_combout  & ((\Mux6~125_combout  & ((\Mux6~128_combout ))) # (!\Mux6~125_combout  & (\Mux6~124_combout )))) # (!\Mux6~38_combout  & (((\Mux6~125_combout ))))

	.dataa(\Mux6~124_combout ),
	.datab(\Mux6~38_combout ),
	.datac(\Mux6~125_combout ),
	.datad(\Mux6~128_combout ),
	.cin(gnd),
	.combout(\Mux6~129_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~129 .lut_mask = 16'hF838;
defparam \Mux6~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~130 (
// Equation(s):
// \Mux6~130_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux6~123_combout )) # (!\adress[3]~input_o  & ((\Mux6~129_combout )))))

	.dataa(\Mux6~123_combout ),
	.datab(\Mux6~129_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~130_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~130 .lut_mask = 16'h00AC;
defparam \Mux6~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[79]~input (
	.i(dev_in[79]),
	.ibar(gnd),
	.o(\dev_in[79]~input_o ));
// synopsys translate_off
defparam \dev_in[79]~input .bus_hold = "false";
defparam \dev_in[79]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[111]~input (
	.i(dev_in[111]),
	.ibar(gnd),
	.o(\dev_in[111]~input_o ));
// synopsys translate_off
defparam \dev_in[111]~input .bus_hold = "false";
defparam \dev_in[111]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[47]~input (
	.i(dev_in[47]),
	.ibar(gnd),
	.o(\dev_in[47]~input_o ));
// synopsys translate_off
defparam \dev_in[47]~input .bus_hold = "false";
defparam \dev_in[47]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~131 (
// Equation(s):
// \Mux6~131_combout  = (\adress[6]~input_o  & (\dev_in[111]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[47]~input_o )))

	.dataa(\dev_in[111]~input_o ),
	.datab(\dev_in[47]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~131_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~131 .lut_mask = 16'hAACC;
defparam \Mux6~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[15]~input (
	.i(dev_in[15]),
	.ibar(gnd),
	.o(\dev_in[15]~input_o ));
// synopsys translate_off
defparam \dev_in[15]~input .bus_hold = "false";
defparam \dev_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~132 (
// Equation(s):
// \Mux6~132_combout  = (\Mux6~39_combout  & (((\Mux6~38_combout )))) # (!\Mux6~39_combout  & ((\Mux6~38_combout  & (\Mux6~131_combout )) # (!\Mux6~38_combout  & ((\dev_in[15]~input_o )))))

	.dataa(\Mux6~39_combout ),
	.datab(\Mux6~131_combout ),
	.datac(\Mux6~38_combout ),
	.datad(\dev_in[15]~input_o ),
	.cin(gnd),
	.combout(\Mux6~132_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~132 .lut_mask = 16'hE5E0;
defparam \Mux6~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[95]~input (
	.i(dev_in[95]),
	.ibar(gnd),
	.o(\dev_in[95]~input_o ));
// synopsys translate_off
defparam \dev_in[95]~input .bus_hold = "false";
defparam \dev_in[95]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[63]~input (
	.i(dev_in[63]),
	.ibar(gnd),
	.o(\dev_in[63]~input_o ));
// synopsys translate_off
defparam \dev_in[63]~input .bus_hold = "false";
defparam \dev_in[63]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[31]~input (
	.i(dev_in[31]),
	.ibar(gnd),
	.o(\dev_in[31]~input_o ));
// synopsys translate_off
defparam \dev_in[31]~input .bus_hold = "false";
defparam \dev_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~133 (
// Equation(s):
// \Mux6~133_combout  = (\adress[6]~input_o  & (((\adress[5]~input_o )))) # (!\adress[6]~input_o  & ((\adress[5]~input_o  & (\dev_in[63]~input_o )) # (!\adress[5]~input_o  & ((\dev_in[31]~input_o )))))

	.dataa(\adress[6]~input_o ),
	.datab(\dev_in[63]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_in[31]~input_o ),
	.cin(gnd),
	.combout(\Mux6~133_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~133 .lut_mask = 16'hE5E0;
defparam \Mux6~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[127]~input (
	.i(dev_in[127]),
	.ibar(gnd),
	.o(\dev_in[127]~input_o ));
// synopsys translate_off
defparam \dev_in[127]~input .bus_hold = "false";
defparam \dev_in[127]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~134 (
// Equation(s):
// \Mux6~134_combout  = (\adress[6]~input_o  & ((\Mux6~133_combout  & ((\dev_in[127]~input_o ))) # (!\Mux6~133_combout  & (\dev_in[95]~input_o )))) # (!\adress[6]~input_o  & (((\Mux6~133_combout ))))

	.dataa(\dev_in[95]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux6~133_combout ),
	.datad(\dev_in[127]~input_o ),
	.cin(gnd),
	.combout(\Mux6~134_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~134 .lut_mask = 16'hF838;
defparam \Mux6~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~135 (
// Equation(s):
// \Mux6~135_combout  = (\Mux6~39_combout  & ((\Mux6~132_combout  & ((\Mux6~134_combout ))) # (!\Mux6~132_combout  & (\dev_in[79]~input_o )))) # (!\Mux6~39_combout  & (((\Mux6~132_combout ))))

	.dataa(\dev_in[79]~input_o ),
	.datab(\Mux6~39_combout ),
	.datac(\Mux6~132_combout ),
	.datad(\Mux6~134_combout ),
	.cin(gnd),
	.combout(\Mux6~135_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~135 .lut_mask = 16'hF838;
defparam \Mux6~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[103]~input (
	.i(dev_in[103]),
	.ibar(gnd),
	.o(\dev_in[103]~input_o ));
// synopsys translate_off
defparam \dev_in[103]~input .bus_hold = "false";
defparam \dev_in[103]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[39]~input (
	.i(dev_in[39]),
	.ibar(gnd),
	.o(\dev_in[39]~input_o ));
// synopsys translate_off
defparam \dev_in[39]~input .bus_hold = "false";
defparam \dev_in[39]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~136 (
// Equation(s):
// \Mux6~136_combout  = (\adress[6]~input_o  & (\dev_in[103]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[39]~input_o )))

	.dataa(\dev_in[103]~input_o ),
	.datab(\dev_in[39]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~136_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~136 .lut_mask = 16'hAACC;
defparam \Mux6~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[71]~input (
	.i(dev_in[71]),
	.ibar(gnd),
	.o(\dev_in[71]~input_o ));
// synopsys translate_off
defparam \dev_in[71]~input .bus_hold = "false";
defparam \dev_in[71]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[7]~input (
	.i(dev_in[7]),
	.ibar(gnd),
	.o(\dev_in[7]~input_o ));
// synopsys translate_off
defparam \dev_in[7]~input .bus_hold = "false";
defparam \dev_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~137 (
// Equation(s):
// \Mux6~137_combout  = (\Mux6~38_combout  & (((\Mux6~39_combout )))) # (!\Mux6~38_combout  & ((\Mux6~39_combout  & (\dev_in[71]~input_o )) # (!\Mux6~39_combout  & ((\dev_in[7]~input_o )))))

	.dataa(\Mux6~38_combout ),
	.datab(\dev_in[71]~input_o ),
	.datac(\Mux6~39_combout ),
	.datad(\dev_in[7]~input_o ),
	.cin(gnd),
	.combout(\Mux6~137_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~137 .lut_mask = 16'hE5E0;
defparam \Mux6~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[87]~input (
	.i(dev_in[87]),
	.ibar(gnd),
	.o(\dev_in[87]~input_o ));
// synopsys translate_off
defparam \dev_in[87]~input .bus_hold = "false";
defparam \dev_in[87]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[23]~input (
	.i(dev_in[23]),
	.ibar(gnd),
	.o(\dev_in[23]~input_o ));
// synopsys translate_off
defparam \dev_in[23]~input .bus_hold = "false";
defparam \dev_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~138 (
// Equation(s):
// \Mux6~138_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[87]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[23]~input_o )))))

	.dataa(\dev_in[87]~input_o ),
	.datab(\dev_in[23]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~138_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~138 .lut_mask = 16'h00AC;
defparam \Mux6~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[119]~input (
	.i(dev_in[119]),
	.ibar(gnd),
	.o(\dev_in[119]~input_o ));
// synopsys translate_off
defparam \dev_in[119]~input .bus_hold = "false";
defparam \dev_in[119]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[55]~input (
	.i(dev_in[55]),
	.ibar(gnd),
	.o(\dev_in[55]~input_o ));
// synopsys translate_off
defparam \dev_in[55]~input .bus_hold = "false";
defparam \dev_in[55]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~139 (
// Equation(s):
// \Mux6~139_combout  = (\adress[6]~input_o  & (\dev_in[119]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[55]~input_o )))

	.dataa(\dev_in[119]~input_o ),
	.datab(\dev_in[55]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~139_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~139 .lut_mask = 16'hAACC;
defparam \Mux6~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~140 (
// Equation(s):
// \Mux6~140_combout  = (\Mux6~138_combout ) # ((\adress[5]~input_o  & \Mux6~139_combout ))

	.dataa(\Mux6~138_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux6~139_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~140_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~140 .lut_mask = 16'hEAEA;
defparam \Mux6~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~141 (
// Equation(s):
// \Mux6~141_combout  = (\Mux6~38_combout  & ((\Mux6~137_combout  & ((\Mux6~140_combout ))) # (!\Mux6~137_combout  & (\Mux6~136_combout )))) # (!\Mux6~38_combout  & (((\Mux6~137_combout ))))

	.dataa(\Mux6~136_combout ),
	.datab(\Mux6~38_combout ),
	.datac(\Mux6~137_combout ),
	.datad(\Mux6~140_combout ),
	.cin(gnd),
	.combout(\Mux6~141_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~141 .lut_mask = 16'hF838;
defparam \Mux6~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~142 (
// Equation(s):
// \Mux6~142_combout  = (\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux6~135_combout )) # (!\adress[3]~input_o  & ((\Mux6~141_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\Mux6~135_combout ),
	.datac(\Mux6~141_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~142_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~142 .lut_mask = 16'h88A0;
defparam \Mux6~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~143 (
// Equation(s):
// \Mux6~143_combout  = (\Mux6~117_combout ) # ((\adress[1]~input_o  & ((\Mux6~130_combout ) # (\Mux6~142_combout ))))

	.dataa(\Mux6~117_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Mux6~130_combout ),
	.datad(\Mux6~142_combout ),
	.cin(gnd),
	.combout(\Mux6~143_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~143 .lut_mask = 16'hEEEA;
defparam \Mux6~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \adress[0]~input (
	.i(adress[0]),
	.ibar(gnd),
	.o(\adress[0]~input_o ));
// synopsys translate_off
defparam \adress[0]~input .bus_hold = "false";
defparam \adress[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \e_data[0]~0 (
// Equation(s):
// \e_data[0]~0_combout  = (\adress[0]~input_o  & ((\Mux6~143_combout ))) # (!\adress[0]~input_o  & (\Mux6~91_combout ))

	.dataa(\Mux6~91_combout ),
	.datab(\Mux6~143_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[0]~0 .lut_mask = 16'hCCAA;
defparam \e_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \clk_divisor|count[1]~1 (
// Equation(s):
// \clk_divisor|count[1]~1_combout  = \clk_divisor|count [0] $ (\clk_divisor|count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_divisor|count [0]),
	.datad(\clk_divisor|count [1]),
	.cin(gnd),
	.combout(\clk_divisor|count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk_divisor|count[1]~1 .lut_mask = 16'h0FF0;
defparam \clk_divisor|count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \clk_divisor|count[1] (
	.clk(\clk~input_o ),
	.d(\clk_divisor|count[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[1] .is_wysiwyg = "true";
defparam \clk_divisor|count[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \clk_divisor|count[2]~2 (
// Equation(s):
// \clk_divisor|count[2]~2_combout  = \clk_divisor|count [2] $ (((\clk_divisor|count [0] & \clk_divisor|count [1])))

	.dataa(gnd),
	.datab(\clk_divisor|count [2]),
	.datac(\clk_divisor|count [0]),
	.datad(\clk_divisor|count [1]),
	.cin(gnd),
	.combout(\clk_divisor|count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk_divisor|count[2]~2 .lut_mask = 16'h3CCC;
defparam \clk_divisor|count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \clk_divisor|count[2] (
	.clk(\clk~input_o ),
	.d(\clk_divisor|count[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[2] .is_wysiwyg = "true";
defparam \clk_divisor|count[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \clk_divisor|count[0]~0 (
// Equation(s):
// \clk_divisor|count[0]~0_combout  = (!\clk_divisor|count [0] & ((\clk_divisor|count [1]) # (\clk_divisor|count [2])))

	.dataa(\clk_divisor|count [1]),
	.datab(\clk_divisor|count [2]),
	.datac(gnd),
	.datad(\clk_divisor|count [0]),
	.cin(gnd),
	.combout(\clk_divisor|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_divisor|count[0]~0 .lut_mask = 16'h00EE;
defparam \clk_divisor|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \clk_divisor|count[0] (
	.clk(\clk~input_o ),
	.d(\clk_divisor|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[0] .is_wysiwyg = "true";
defparam \clk_divisor|count[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \clk_divisor|high~0 (
// Equation(s):
// \clk_divisor|high~0_combout  = \clk_divisor|high~q  $ (((!\clk_divisor|count [0] & (!\clk_divisor|count [1] & !\clk_divisor|count [2]))))

	.dataa(\clk_divisor|count [0]),
	.datab(\clk_divisor|count [1]),
	.datac(\clk_divisor|count [2]),
	.datad(\clk_divisor|high~q ),
	.cin(gnd),
	.combout(\clk_divisor|high~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_divisor|high~0 .lut_mask = 16'hFE01;
defparam \clk_divisor|high~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \clk_divisor|high (
	.clk(\clk~input_o ),
	.d(\clk_divisor|high~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|high .is_wysiwyg = "true";
defparam \clk_divisor|high .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \p_data[0]~input (
	.i(p_data[0]),
	.ibar(gnd),
	.o(\p_data[0]~input_o ));
// synopsys translate_off
defparam \p_data[0]~input .bus_hold = "false";
defparam \p_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \disk_controller|preparing_cout[4] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|preparing_cout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|preparing_cout[4] .is_wysiwyg = "true";
defparam \disk_controller|preparing_cout[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Add0~5 (
// Equation(s):
// \disk_controller|Add0~5_combout  = \disk_controller|prepared~q  $ (!\disk_controller|preparing_cout [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\disk_controller|prepared~q ),
	.datad(\disk_controller|preparing_cout [0]),
	.cin(gnd),
	.combout(\disk_controller|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Add0~5 .lut_mask = 16'hF00F;
defparam \disk_controller|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|preparing_cout[0] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|preparing_cout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|preparing_cout[0] .is_wysiwyg = "true";
defparam \disk_controller|preparing_cout[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Add0~4 (
// Equation(s):
// \disk_controller|Add0~4_combout  = \disk_controller|preparing_cout [1] $ (((!\disk_controller|prepared~q  & \disk_controller|preparing_cout [0])))

	.dataa(\disk_controller|preparing_cout [1]),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(\disk_controller|preparing_cout [0]),
	.cin(gnd),
	.combout(\disk_controller|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Add0~4 .lut_mask = 16'h99AA;
defparam \disk_controller|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|preparing_cout[1] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|preparing_cout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|preparing_cout[1] .is_wysiwyg = "true";
defparam \disk_controller|preparing_cout[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Add0~3 (
// Equation(s):
// \disk_controller|Add0~3_combout  = \disk_controller|preparing_cout [2] $ (((!\disk_controller|prepared~q  & (\disk_controller|preparing_cout [1] & \disk_controller|preparing_cout [0]))))

	.dataa(\disk_controller|preparing_cout [2]),
	.datab(\disk_controller|prepared~q ),
	.datac(\disk_controller|preparing_cout [1]),
	.datad(\disk_controller|preparing_cout [0]),
	.cin(gnd),
	.combout(\disk_controller|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Add0~3 .lut_mask = 16'h9AAA;
defparam \disk_controller|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|preparing_cout[2] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|Add0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|preparing_cout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|preparing_cout[2] .is_wysiwyg = "true";
defparam \disk_controller|preparing_cout[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Add0~0 (
// Equation(s):
// \disk_controller|Add0~0_combout  = (\disk_controller|preparing_cout [2] & (\disk_controller|preparing_cout [1] & (\disk_controller|preparing_cout [0] & !\disk_controller|prepared~q )))

	.dataa(\disk_controller|preparing_cout [2]),
	.datab(\disk_controller|preparing_cout [1]),
	.datac(\disk_controller|preparing_cout [0]),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Add0~0 .lut_mask = 16'h0080;
defparam \disk_controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Add0~2 (
// Equation(s):
// \disk_controller|Add0~2_combout  = \disk_controller|preparing_cout [3] $ (\disk_controller|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\disk_controller|preparing_cout [3]),
	.datad(\disk_controller|Add0~0_combout ),
	.cin(gnd),
	.combout(\disk_controller|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Add0~2 .lut_mask = 16'h0FF0;
defparam \disk_controller|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|preparing_cout[3] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|preparing_cout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|preparing_cout[3] .is_wysiwyg = "true";
defparam \disk_controller|preparing_cout[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Add0~1 (
// Equation(s):
// \disk_controller|Add0~1_combout  = \disk_controller|preparing_cout [4] $ (((\disk_controller|preparing_cout [3] & \disk_controller|Add0~0_combout )))

	.dataa(gnd),
	.datab(\disk_controller|preparing_cout [4]),
	.datac(\disk_controller|preparing_cout [3]),
	.datad(\disk_controller|Add0~0_combout ),
	.cin(gnd),
	.combout(\disk_controller|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Add0~1 .lut_mask = 16'h3CCC;
defparam \disk_controller|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|prepared~0 (
// Equation(s):
// \disk_controller|prepared~0_combout  = (\disk_controller|preparing_cout [2] & ((\disk_controller|prepared~q ) # ((!\disk_controller|preparing_cout [0]) # (!\disk_controller|preparing_cout [1])))) # (!\disk_controller|preparing_cout [2] & 
// (\disk_controller|preparing_cout [1] & ((\disk_controller|preparing_cout [0]) # (!\disk_controller|prepared~q ))))

	.dataa(\disk_controller|prepared~q ),
	.datab(\disk_controller|preparing_cout [2]),
	.datac(\disk_controller|preparing_cout [1]),
	.datad(\disk_controller|preparing_cout [0]),
	.cin(gnd),
	.combout(\disk_controller|prepared~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|prepared~0 .lut_mask = 16'hBCDC;
defparam \disk_controller|prepared~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|prepared~1 (
// Equation(s):
// \disk_controller|prepared~1_combout  = (\disk_controller|prepared~q ) # ((\disk_controller|Add0~1_combout ) # ((\disk_controller|Add0~2_combout ) # (\disk_controller|prepared~0_combout )))

	.dataa(\disk_controller|prepared~q ),
	.datab(\disk_controller|Add0~1_combout ),
	.datac(\disk_controller|Add0~2_combout ),
	.datad(\disk_controller|prepared~0_combout ),
	.cin(gnd),
	.combout(\disk_controller|prepared~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|prepared~1 .lut_mask = 16'hFFFE;
defparam \disk_controller|prepared~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|prepared (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|prepared~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|prepared~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|prepared .is_wysiwyg = "true";
defparam \disk_controller|prepared .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~7 (
// Equation(s):
// \disk_controller|registers~7_combout  = (\p_data[0]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~7 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \drs[0]~input (
	.i(drs[0]),
	.ibar(gnd),
	.o(\drs[0]~input_o ));
// synopsys translate_off
defparam \drs[0]~input .bus_hold = "false";
defparam \drs[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[2]~input (
	.i(drs[2]),
	.ibar(gnd),
	.o(\drs[2]~input_o ));
// synopsys translate_off
defparam \drs[2]~input .bus_hold = "false";
defparam \drs[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \adress[7]~input (
	.i(adress[7]),
	.ibar(gnd),
	.o(\adress[7]~input_o ));
// synopsys translate_off
defparam \adress[7]~input .bus_hold = "false";
defparam \adress[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~36 (
// Equation(s):
// \Mux6~36_combout  = (!\adress[1]~input_o  & !\adress[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~36 .lut_mask = 16'h000F;
defparam \Mux6~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (\Mux6~36_combout  & (!\adress[0]~input_o  & (!\adress[3]~input_o  & !\adress[4]~input_o )))

	.dataa(\Mux6~36_combout ),
	.datab(\adress[0]~input_o ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0002;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \adress[8]~input (
	.i(adress[8]),
	.ibar(gnd),
	.o(\adress[8]~input_o ));
// synopsys translate_off
defparam \adress[8]~input .bus_hold = "false";
defparam \adress[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \adress[9]~input (
	.i(adress[9]),
	.ibar(gnd),
	.o(\adress[9]~input_o ));
// synopsys translate_off
defparam \adress[9]~input .bus_hold = "false";
defparam \adress[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (!\adress[5]~input_o  & (!\adress[8]~input_o  & (!\adress[9]~input_o  & !\adress[6]~input_o )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[8]~input_o ),
	.datac(\adress[9]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = 16'h0001;
defparam \Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \new_out~input (
	.i(new_out),
	.ibar(gnd),
	.o(\new_out~input_o ));
// synopsys translate_off
defparam \new_out~input .bus_hold = "false";
defparam \new_out~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|write_done~0 (
// Equation(s):
// \disk_controller|write_done~0_combout  = (\disk_write~q  & \disk_controller|prepared~q )

	.dataa(\disk_write~q ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|write_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|write_done~0 .lut_mask = 16'h8888;
defparam \disk_controller|write_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|write_done (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|write_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|write_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|write_done .is_wysiwyg = "true";
defparam \disk_controller|write_done .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \done_out[1]~input (
	.i(done_out[1]),
	.ibar(gnd),
	.o(\done_out[1]~input_o ));
// synopsys translate_off
defparam \done_out[1]~input .bus_hold = "false";
defparam \done_out[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[1]~146 (
// Equation(s):
// \dev_out[1]~146_combout  = (!\adress[7]~input_o  & (!\adress[8]~input_o  & !\adress[9]~input_o ))

	.dataa(gnd),
	.datab(\adress[7]~input_o ),
	.datac(\adress[8]~input_o ),
	.datad(\adress[9]~input_o ),
	.cin(gnd),
	.combout(\dev_out[1]~146_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[1]~146 .lut_mask = 16'h0003;
defparam \dev_out[1]~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (\adress[5]~input_o  & (\dev_out[1]~146_combout  & \Equal5~0_combout ))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[1]~146_combout ),
	.datac(\Equal5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h8080;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \done_out[2]~input (
	.i(done_out[2]),
	.ibar(gnd),
	.o(\done_out[2]~input_o ));
// synopsys translate_off
defparam \done_out[2]~input .bus_hold = "false";
defparam \done_out[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disp~0 (
// Equation(s):
// \disp~0_combout  = (\dev_out[1]~146_combout  & (\Equal5~0_combout  & \adress[6]~input_o ))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\adress[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\disp~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp~0 .lut_mask = 16'h8080;
defparam \disp~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \done_out[0]~input (
	.i(done_out[0]),
	.ibar(gnd),
	.o(\done_out[0]~input_o ));
// synopsys translate_off
defparam \done_out[0]~input .bus_hold = "false";
defparam \done_out[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\Equal2~0_combout  & (((\disp~0_combout )))) # (!\Equal2~0_combout  & ((\disp~0_combout  & (\done_out[2]~input_o )) # (!\disp~0_combout  & ((\done_out[0]~input_o )))))

	.dataa(\Equal2~0_combout ),
	.datab(\done_out[2]~input_o ),
	.datac(\disp~0_combout ),
	.datad(\done_out[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hE5E0;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \done_out[3]~input (
	.i(done_out[3]),
	.ibar(gnd),
	.o(\done_out[3]~input_o ));
// synopsys translate_off
defparam \done_out[3]~input .bus_hold = "false";
defparam \done_out[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Equal2~0_combout  & ((\Mux0~0_combout  & ((\done_out[3]~input_o ))) # (!\Mux0~0_combout  & (\done_out[1]~input_o )))) # (!\Equal2~0_combout  & (((\Mux0~0_combout ))))

	.dataa(\done_out[1]~input_o ),
	.datab(\Equal2~0_combout ),
	.datac(\Mux0~0_combout ),
	.datad(\done_out[3]~input_o ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hF838;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (\adress[7]~input_o  & (\Equal5~0_combout  & \Equal5~1_combout ))

	.dataa(\adress[7]~input_o ),
	.datab(\Equal5~0_combout ),
	.datac(\Equal5~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = 16'h8080;
defparam \Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\Equal5~2_combout  & (\disk_controller|write_done~q )) # (!\Equal5~2_combout  & ((\Mux0~1_combout )))

	.dataa(\disk_controller|write_done~q ),
	.datab(\Mux0~1_combout ),
	.datac(gnd),
	.datad(\Equal5~2_combout ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hAACC;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\output_state[1]~reg0_q  & ((!\output_state[0]~reg0_q ))) # (!\output_state[1]~reg0_q  & (\Mux0~2_combout  & \output_state[0]~reg0_q ))

	.dataa(\Mux0~2_combout ),
	.datab(gnd),
	.datac(\output_state[1]~reg0_q ),
	.datad(\output_state[0]~reg0_q ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h0AF0;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \output_state[1]~reg0 (
	.clk(\clk~input_o ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_state[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_state[1]~reg0 .is_wysiwyg = "true";
defparam \output_state[1]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\output_state[0]~reg0_q  & (!\Mux0~2_combout  & (!\output_state[1]~reg0_q ))) # (!\output_state[0]~reg0_q  & ((\output_state[1]~reg0_q  & (!\Mux0~2_combout )) # (!\output_state[1]~reg0_q  & ((\new_out~input_o )))))

	.dataa(\Mux0~2_combout ),
	.datab(\output_state[0]~reg0_q ),
	.datac(\output_state[1]~reg0_q ),
	.datad(\new_out~input_o ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h1714;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \output_state[0]~reg0 (
	.clk(\clk~input_o ),
	.d(\Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_state[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_state[0]~reg0 .is_wysiwyg = "true";
defparam \output_state[0]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_write~2 (
// Equation(s):
// \disk_write~2_combout  = (!\output_state[1]~reg0_q  & ((\output_state[0]~reg0_q  & ((!\Mux0~2_combout ))) # (!\output_state[0]~reg0_q  & (\new_out~input_o ))))

	.dataa(\new_out~input_o ),
	.datab(\output_state[0]~reg0_q ),
	.datac(\Mux0~2_combout ),
	.datad(\output_state[1]~reg0_q ),
	.cin(gnd),
	.combout(\disk_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_write~2 .lut_mask = 16'h002E;
defparam \disk_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_write~3 (
// Equation(s):
// \disk_write~3_combout  = (\adress[7]~input_o  & (\Equal5~0_combout  & (\Equal5~1_combout  & \disk_write~2_combout )))

	.dataa(\adress[7]~input_o ),
	.datab(\Equal5~0_combout ),
	.datac(\Equal5~1_combout ),
	.datad(\disk_write~2_combout ),
	.cin(gnd),
	.combout(\disk_write~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_write~3 .lut_mask = 16'h8000;
defparam \disk_write~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas disk_write(
	.clk(\clk~input_o ),
	.d(\disk_write~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam disk_write.is_wysiwyg = "true";
defparam disk_write.power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \drs[1]~input (
	.i(drs[1]),
	.ibar(gnd),
	.o(\drs[1]~input_o ));
// synopsys translate_off
defparam \drs[1]~input .bus_hold = "false";
defparam \drs[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[3]~input (
	.i(drs[3]),
	.ibar(gnd),
	.o(\drs[3]~input_o ));
// synopsys translate_off
defparam \drs[3]~input .bus_hold = "false";
defparam \drs[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[4]~input (
	.i(drs[4]),
	.ibar(gnd),
	.o(\drs[4]~input_o ));
// synopsys translate_off
defparam \drs[4]~input .bus_hold = "false";
defparam \drs[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[5]~input (
	.i(drs[5]),
	.ibar(gnd),
	.o(\drs[5]~input_o ));
// synopsys translate_off
defparam \drs[5]~input .bus_hold = "false";
defparam \drs[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[6]~input (
	.i(drs[6]),
	.ibar(gnd),
	.o(\drs[6]~input_o ));
// synopsys translate_off
defparam \drs[6]~input .bus_hold = "false";
defparam \drs[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[7]~input (
	.i(drs[7]),
	.ibar(gnd),
	.o(\drs[7]~input_o ));
// synopsys translate_off
defparam \drs[7]~input .bus_hold = "false";
defparam \drs[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|LessThan0~0 (
// Equation(s):
// \disk_controller|LessThan0~0_combout  = (\drs[4]~input_o ) # ((\drs[5]~input_o ) # ((\drs[6]~input_o ) # (\drs[7]~input_o )))

	.dataa(\drs[4]~input_o ),
	.datab(\drs[5]~input_o ),
	.datac(\drs[6]~input_o ),
	.datad(\drs[7]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \disk_controller|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \drs[8]~input (
	.i(drs[8]),
	.ibar(gnd),
	.o(\drs[8]~input_o ));
// synopsys translate_off
defparam \drs[8]~input .bus_hold = "false";
defparam \drs[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[9]~input (
	.i(drs[9]),
	.ibar(gnd),
	.o(\drs[9]~input_o ));
// synopsys translate_off
defparam \drs[9]~input .bus_hold = "false";
defparam \drs[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[10]~input (
	.i(drs[10]),
	.ibar(gnd),
	.o(\drs[10]~input_o ));
// synopsys translate_off
defparam \drs[10]~input .bus_hold = "false";
defparam \drs[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[11]~input (
	.i(drs[11]),
	.ibar(gnd),
	.o(\drs[11]~input_o ));
// synopsys translate_off
defparam \drs[11]~input .bus_hold = "false";
defparam \drs[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|LessThan0~1 (
// Equation(s):
// \disk_controller|LessThan0~1_combout  = (\drs[8]~input_o ) # ((\drs[9]~input_o ) # ((\drs[10]~input_o ) # (\drs[11]~input_o )))

	.dataa(\drs[8]~input_o ),
	.datab(\drs[9]~input_o ),
	.datac(\drs[10]~input_o ),
	.datad(\drs[11]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \disk_controller|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \drs[12]~input (
	.i(drs[12]),
	.ibar(gnd),
	.o(\drs[12]~input_o ));
// synopsys translate_off
defparam \drs[12]~input .bus_hold = "false";
defparam \drs[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[13]~input (
	.i(drs[13]),
	.ibar(gnd),
	.o(\drs[13]~input_o ));
// synopsys translate_off
defparam \drs[13]~input .bus_hold = "false";
defparam \drs[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[14]~input (
	.i(drs[14]),
	.ibar(gnd),
	.o(\drs[14]~input_o ));
// synopsys translate_off
defparam \drs[14]~input .bus_hold = "false";
defparam \drs[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|LessThan0~2 (
// Equation(s):
// \disk_controller|LessThan0~2_combout  = (\drs[12]~input_o ) # ((\drs[13]~input_o ) # (\drs[14]~input_o ))

	.dataa(\drs[12]~input_o ),
	.datab(\drs[13]~input_o ),
	.datac(\drs[14]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|LessThan0~2 .lut_mask = 16'hFEFE;
defparam \disk_controller|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|LessThan0~3 (
// Equation(s):
// \disk_controller|LessThan0~3_combout  = (\disk_controller|LessThan0~0_combout ) # ((\disk_controller|LessThan0~1_combout ) # (\disk_controller|LessThan0~2_combout ))

	.dataa(\disk_controller|LessThan0~0_combout ),
	.datab(\disk_controller|LessThan0~1_combout ),
	.datac(\disk_controller|LessThan0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|LessThan0~3 .lut_mask = 16'hFEFE;
defparam \disk_controller|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[7][0]~8 (
// Equation(s):
// \disk_controller|registers[7][0]~8_combout  = (\disk_write~q  & (\drs[1]~input_o  & (!\drs[3]~input_o  & !\disk_controller|LessThan0~3_combout )))

	.dataa(\disk_write~q ),
	.datab(\drs[1]~input_o ),
	.datac(\drs[3]~input_o ),
	.datad(\disk_controller|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[7][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[7][0]~8 .lut_mask = 16'h0008;
defparam \disk_controller|registers[7][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[2][29]~9 (
// Equation(s):
// \disk_controller|registers[2][29]~9_combout  = ((!\drs[0]~input_o  & (!\drs[2]~input_o  & \disk_controller|registers[7][0]~8_combout ))) # (!\disk_controller|prepared~q )

	.dataa(\disk_controller|prepared~q ),
	.datab(\drs[0]~input_o ),
	.datac(\drs[2]~input_o ),
	.datad(\disk_controller|registers[7][0]~8_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[2][29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[2][29]~9 .lut_mask = 16'h5755;
defparam \disk_controller|registers[2][29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][0] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~10 (
// Equation(s):
// \disk_controller|registers~10_combout  = (\p_data[0]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[0]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~10_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~10 .lut_mask = 16'h8888;
defparam \disk_controller|registers~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[1][5]~11 (
// Equation(s):
// \disk_controller|registers[1][5]~11_combout  = (\disk_write~q  & (!\drs[1]~input_o  & (!\drs[3]~input_o  & !\disk_controller|LessThan0~3_combout )))

	.dataa(\disk_write~q ),
	.datab(\drs[1]~input_o ),
	.datac(\drs[3]~input_o ),
	.datad(\disk_controller|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[1][5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[1][5]~11 .lut_mask = 16'h0002;
defparam \disk_controller|registers[1][5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[1][5]~12 (
// Equation(s):
// \disk_controller|registers[1][5]~12_combout  = ((!\drs[2]~input_o  & (\drs[0]~input_o  & \disk_controller|registers[1][5]~11_combout ))) # (!\disk_controller|prepared~q )

	.dataa(\disk_controller|prepared~q ),
	.datab(\drs[2]~input_o ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[1][5]~11_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[1][5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[1][5]~12 .lut_mask = 16'h7555;
defparam \disk_controller|registers[1][5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[1][0] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[0][2]~13 (
// Equation(s):
// \disk_controller|registers[0][2]~13_combout  = ((!\drs[0]~input_o  & (!\drs[2]~input_o  & \disk_controller|registers[1][5]~11_combout ))) # (!\disk_controller|prepared~q )

	.dataa(\disk_controller|prepared~q ),
	.datab(\drs[0]~input_o ),
	.datac(\drs[2]~input_o ),
	.datad(\disk_controller|registers[1][5]~11_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[0][2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[0][2]~13 .lut_mask = 16'h5755;
defparam \disk_controller|registers[0][2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[0][0] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux31~0 (
// Equation(s):
// \disk_controller|Mux31~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][0]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][0]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][0]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][0]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux31~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[3][14]~14 (
// Equation(s):
// \disk_controller|registers[3][14]~14_combout  = ((!\drs[2]~input_o  & (\drs[0]~input_o  & \disk_controller|registers[7][0]~8_combout ))) # (!\disk_controller|prepared~q )

	.dataa(\disk_controller|prepared~q ),
	.datab(\drs[2]~input_o ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[7][0]~8_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[3][14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[3][14]~14 .lut_mask = 16'h7555;
defparam \disk_controller|registers[3][14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][0] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux31~1 (
// Equation(s):
// \disk_controller|Mux31~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux31~0_combout  & ((\disk_controller|registers[3][0]~q ))) # (!\disk_controller|Mux31~0_combout  & (\disk_controller|registers[2][0]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux31~0_combout ))))

	.dataa(\disk_controller|registers[2][0]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux31~0_combout ),
	.datad(\disk_controller|registers[3][0]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux31~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[5][9]~15 (
// Equation(s):
// \disk_controller|registers[5][9]~15_combout  = ((\drs[0]~input_o  & (\drs[2]~input_o  & \disk_controller|registers[1][5]~11_combout ))) # (!\disk_controller|prepared~q )

	.dataa(\disk_controller|prepared~q ),
	.datab(\drs[0]~input_o ),
	.datac(\drs[2]~input_o ),
	.datad(\disk_controller|registers[1][5]~11_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[5][9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[5][9]~15 .lut_mask = 16'hD555;
defparam \disk_controller|registers[5][9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][0] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[6][12]~16 (
// Equation(s):
// \disk_controller|registers[6][12]~16_combout  = (((\drs[3]~input_o ) # (\disk_controller|LessThan0~3_combout )) # (!\drs[1]~input_o )) # (!\drs[2]~input_o )

	.dataa(\drs[2]~input_o ),
	.datab(\drs[1]~input_o ),
	.datac(\drs[3]~input_o ),
	.datad(\disk_controller|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[6][12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[6][12]~16 .lut_mask = 16'hFFF7;
defparam \disk_controller|registers[6][12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[6][12]~17 (
// Equation(s):
// \disk_controller|registers[6][12]~17_combout  = ((!\drs[0]~input_o  & (\disk_write~q  & !\disk_controller|registers[6][12]~16_combout ))) # (!\disk_controller|prepared~q )

	.dataa(\disk_controller|prepared~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_write~q ),
	.datad(\disk_controller|registers[6][12]~16_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[6][12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[6][12]~17 .lut_mask = 16'h5575;
defparam \disk_controller|registers[6][12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[6][0] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[4][12]~18 (
// Equation(s):
// \disk_controller|registers[4][12]~18_combout  = ((!\drs[0]~input_o  & (\drs[2]~input_o  & \disk_controller|registers[1][5]~11_combout ))) # (!\disk_controller|prepared~q )

	.dataa(\disk_controller|prepared~q ),
	.datab(\drs[0]~input_o ),
	.datac(\drs[2]~input_o ),
	.datad(\disk_controller|registers[1][5]~11_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[4][12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[4][12]~18 .lut_mask = 16'h7555;
defparam \disk_controller|registers[4][12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[4][0] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux31~2 (
// Equation(s):
// \disk_controller|Mux31~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][0]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][0]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][0]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][0]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux31~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[7][0]~19 (
// Equation(s):
// \disk_controller|registers[7][0]~19_combout  = (\disk_controller|prepared~q  & (\drs[0]~input_o  & (\drs[2]~input_o  & \disk_controller|registers[7][0]~8_combout )))

	.dataa(\disk_controller|prepared~q ),
	.datab(\drs[0]~input_o ),
	.datac(\drs[2]~input_o ),
	.datad(\disk_controller|registers[7][0]~8_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[7][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[7][0]~19 .lut_mask = 16'h8000;
defparam \disk_controller|registers[7][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][0] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux31~3 (
// Equation(s):
// \disk_controller|Mux31~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux31~2_combout  & ((\disk_controller|registers[7][0]~q ))) # (!\disk_controller|Mux31~2_combout  & (\disk_controller|registers[5][0]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux31~2_combout ))))

	.dataa(\disk_controller|registers[5][0]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux31~2_combout ),
	.datad(\disk_controller|registers[7][0]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux31~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[0]~0 (
// Equation(s):
// \disk_controller|read_value[0]~0_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux31~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux31~1_combout ))

	.dataa(\disk_controller|Mux31~1_combout ),
	.datab(\disk_controller|Mux31~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[0]~0 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[14][0]~20 (
// Equation(s):
// \disk_controller|registers[14][0]~20_combout  = (\disk_write~q  & (\disk_controller|prepared~q  & (\drs[3]~input_o  & !\disk_controller|LessThan0~3_combout )))

	.dataa(\disk_write~q ),
	.datab(\disk_controller|prepared~q ),
	.datac(\drs[3]~input_o ),
	.datad(\disk_controller|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[14][0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[14][0]~20 .lut_mask = 16'h0080;
defparam \disk_controller|registers[14][0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[13][0]~77 (
// Equation(s):
// \disk_controller|registers[13][0]~77_combout  = (\drs[2]~input_o  & (!\drs[1]~input_o  & (\drs[0]~input_o  & \disk_controller|registers[14][0]~20_combout )))

	.dataa(\drs[2]~input_o ),
	.datab(\drs[1]~input_o ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[14][0]~20_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[13][0]~77_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[13][0]~77 .lut_mask = 16'h2000;
defparam \disk_controller|registers[13][0]~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][0] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[13]~32 (
// Equation(s):
// \disk_controller|read_value[13]~32_combout  = (\drs[2]~input_o  & ((\drs[1]~input_o ) # (\drs[0]~input_o )))

	.dataa(\drs[2]~input_o ),
	.datab(\drs[1]~input_o ),
	.datac(\drs[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|read_value[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[13]~32 .lut_mask = 16'hA8A8;
defparam \disk_controller|read_value[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[14][0]~78 (
// Equation(s):
// \disk_controller|registers[14][0]~78_combout  = (!\disk_controller|LessThan0~0_combout  & (!\disk_controller|LessThan0~1_combout  & (!\disk_controller|LessThan0~2_combout  & !\drs[0]~input_o )))

	.dataa(\disk_controller|LessThan0~0_combout ),
	.datab(\disk_controller|LessThan0~1_combout ),
	.datac(\disk_controller|LessThan0~2_combout ),
	.datad(\drs[0]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|registers[14][0]~78_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[14][0]~78 .lut_mask = 16'h0001;
defparam \disk_controller|registers[14][0]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[14][0]~21 (
// Equation(s):
// \disk_controller|registers[14][0]~21_combout  = (\drs[3]~input_o  & (\disk_write~q  & (\disk_controller|prepared~q  & \disk_controller|registers[14][0]~78_combout )))

	.dataa(\drs[3]~input_o ),
	.datab(\disk_write~q ),
	.datac(\disk_controller|prepared~q ),
	.datad(\disk_controller|registers[14][0]~78_combout ),
	.cin(gnd),
	.combout(\disk_controller|registers[14][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[14][0]~21 .lut_mask = 16'h8000;
defparam \disk_controller|registers[14][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[10][0]~22 (
// Equation(s):
// \disk_controller|registers[10][0]~22_combout  = (\drs[1]~input_o  & (\disk_controller|registers[14][0]~21_combout  & !\drs[2]~input_o ))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[14][0]~21_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|registers[10][0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[10][0]~22 .lut_mask = 16'h0088;
defparam \disk_controller|registers[10][0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[10][0] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[9][0]~23 (
// Equation(s):
// \disk_controller|registers[9][0]~23_combout  = (\drs[0]~input_o  & (\disk_controller|registers[14][0]~20_combout  & (!\drs[1]~input_o  & !\drs[2]~input_o )))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[14][0]~20_combout ),
	.datac(\drs[1]~input_o ),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|registers[9][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[9][0]~23 .lut_mask = 16'h0008;
defparam \disk_controller|registers[9][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][0] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[8][0]~24 (
// Equation(s):
// \disk_controller|registers[8][0]~24_combout  = (\disk_controller|registers[14][0]~21_combout  & (!\drs[1]~input_o  & !\drs[2]~input_o ))

	.dataa(\disk_controller|registers[14][0]~21_combout ),
	.datab(gnd),
	.datac(\drs[1]~input_o ),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|registers[8][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[8][0]~24 .lut_mask = 16'h000A;
defparam \disk_controller|registers[8][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[8][0] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux31~4 (
// Equation(s):
// \disk_controller|Mux31~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][0]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][0]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][0]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][0]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux31~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[11][0]~25 (
// Equation(s):
// \disk_controller|registers[11][0]~25_combout  = (\drs[1]~input_o  & (\drs[0]~input_o  & (\disk_controller|registers[14][0]~20_combout  & !\drs[2]~input_o )))

	.dataa(\drs[1]~input_o ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|registers[14][0]~20_combout ),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|registers[11][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[11][0]~25 .lut_mask = 16'h0080;
defparam \disk_controller|registers[11][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][0] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux31~5 (
// Equation(s):
// \disk_controller|Mux31~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux31~4_combout  & ((\disk_controller|registers[11][0]~q ))) # (!\disk_controller|Mux31~4_combout  & (\disk_controller|registers[10][0]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux31~4_combout ))))

	.dataa(\disk_controller|registers[10][0]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux31~4_combout ),
	.datad(\disk_controller|registers[11][0]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux31~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[12][0]~6 (
// Equation(s):
// \disk_controller|registers[12][0]~6_combout  = (\drs[2]~input_o  & !\drs[1]~input_o )

	.dataa(\drs[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\drs[1]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|registers[12][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[12][0]~6 .lut_mask = 16'h00AA;
defparam \disk_controller|registers[12][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[12][0]~79 (
// Equation(s):
// \disk_controller|registers[12][0]~79_combout  = (\drs[2]~input_o  & (!\drs[1]~input_o  & \disk_controller|registers[14][0]~21_combout ))

	.dataa(\drs[2]~input_o ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|registers[14][0]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers[12][0]~79_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[12][0]~79 .lut_mask = 16'h2020;
defparam \disk_controller|registers[12][0]~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][0] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux31~6 (
// Equation(s):
// \disk_controller|Mux31~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][0]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux31~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux31~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][0]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux31~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers[14][0]~26 (
// Equation(s):
// \disk_controller|registers[14][0]~26_combout  = (\drs[1]~input_o  & (\drs[2]~input_o  & \disk_controller|registers[14][0]~21_combout ))

	.dataa(\drs[1]~input_o ),
	.datab(\drs[2]~input_o ),
	.datac(\disk_controller|registers[14][0]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers[14][0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers[14][0]~26 .lut_mask = 16'h8080;
defparam \disk_controller|registers[14][0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][0] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][0] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux31~7 (
// Equation(s):
// \disk_controller|Mux31~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux31~6_combout  & ((\disk_controller|registers[14][0]~q ))) # (!\disk_controller|Mux31~6_combout  & (\disk_controller|registers[13][0]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux31~6_combout ))))

	.dataa(\disk_controller|registers[13][0]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux31~6_combout ),
	.datad(\disk_controller|registers[14][0]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux31~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_done (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_done .is_wysiwyg = "true";
defparam \disk_controller|read_done .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \enter_in[2]~input (
	.i(enter_in[2]),
	.ibar(gnd),
	.o(\enter_in[2]~input_o ));
// synopsys translate_off
defparam \enter_in[2]~input .bus_hold = "false";
defparam \enter_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \enter_in[1]~input (
	.i(enter_in[1]),
	.ibar(gnd),
	.o(\enter_in[1]~input_o ));
// synopsys translate_off
defparam \enter_in[1]~input .bus_hold = "false";
defparam \enter_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \enter_in[0]~input (
	.i(enter_in[0]),
	.ibar(gnd),
	.o(\enter_in[0]~input_o ));
// synopsys translate_off
defparam \enter_in[0]~input .bus_hold = "false";
defparam \enter_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\disp~0_combout  & (((\Equal2~0_combout )))) # (!\disp~0_combout  & ((\Equal2~0_combout  & (\enter_in[1]~input_o )) # (!\Equal2~0_combout  & ((\enter_in[0]~input_o )))))

	.dataa(\disp~0_combout ),
	.datab(\enter_in[1]~input_o ),
	.datac(\Equal2~0_combout ),
	.datad(\enter_in[0]~input_o ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hE5E0;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \enter_in[3]~input (
	.i(enter_in[3]),
	.ibar(gnd),
	.o(\enter_in[3]~input_o ));
// synopsys translate_off
defparam \enter_in[3]~input .bus_hold = "false";
defparam \enter_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\disp~0_combout  & ((\Mux3~0_combout  & ((\enter_in[3]~input_o ))) # (!\Mux3~0_combout  & (\enter_in[2]~input_o )))) # (!\disp~0_combout  & (((\Mux3~0_combout ))))

	.dataa(\enter_in[2]~input_o ),
	.datab(\disp~0_combout ),
	.datac(\Mux3~0_combout ),
	.datad(\enter_in[3]~input_o ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hF838;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\Equal5~2_combout  & (\disk_controller|read_done~q )) # (!\Equal5~2_combout  & ((\Mux3~1_combout )))

	.dataa(\disk_controller|read_done~q ),
	.datab(\Mux3~1_combout ),
	.datac(gnd),
	.datad(\Equal5~2_combout ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hAACC;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\input_state[1]~reg0_q  & ((!\input_state[0]~reg0_q ))) # (!\input_state[1]~reg0_q  & (\Mux3~2_combout  & \input_state[0]~reg0_q ))

	.dataa(\Mux3~2_combout ),
	.datab(gnd),
	.datac(\input_state[1]~reg0_q ),
	.datad(\input_state[0]~reg0_q ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'h0AF0;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \input_state[1]~reg0 (
	.clk(\clk~input_o ),
	.d(\Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\input_state[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \input_state[1]~reg0 .is_wysiwyg = "true";
defparam \input_state[1]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \in_req~input (
	.i(in_req),
	.ibar(gnd),
	.o(\in_req~input_o ));
// synopsys translate_off
defparam \in_req~input .bus_hold = "false";
defparam \in_req~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\input_state[0]~reg0_q  & (!\Mux3~2_combout  & (!\input_state[1]~reg0_q ))) # (!\input_state[0]~reg0_q  & ((\input_state[1]~reg0_q  & (!\Mux3~2_combout )) # (!\input_state[1]~reg0_q  & ((\in_req~input_o )))))

	.dataa(\Mux3~2_combout ),
	.datab(\input_state[0]~reg0_q ),
	.datac(\input_state[1]~reg0_q ),
	.datad(\in_req~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h1714;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \input_state[0]~reg0 (
	.clk(\clk~input_o ),
	.d(\Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\input_state[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \input_state[0]~reg0 .is_wysiwyg = "true";
defparam \input_state[0]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\input_state[0]~reg0_q  & !\input_state[1]~reg0_q )

	.dataa(\input_state[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\input_state[1]~reg0_q ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'h00AA;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\Mux4~1_combout  & ((\Equal5~2_combout  & ((!\disk_controller|read_done~q ))) # (!\Equal5~2_combout  & (!\Mux3~1_combout ))))

	.dataa(\Mux4~1_combout ),
	.datab(\Equal5~2_combout ),
	.datac(\Mux3~1_combout ),
	.datad(\disk_controller|read_done~q ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'h028A;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_read~reg0 (
	.clk(\clk~input_o ),
	.d(\Mux4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_read~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_read~reg0 .is_wysiwyg = "true";
defparam \disk_read~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_done~0 (
// Equation(s):
// \disk_controller|read_done~0_combout  = (\disk_read~reg0_q  & \disk_controller|prepared~q )

	.dataa(\disk_read~reg0_q ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|read_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_done~0 .lut_mask = 16'h8888;
defparam \disk_controller|read_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[0] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[0]~0_combout ),
	.asdata(\disk_controller|Mux31~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[0] .is_wysiwyg = "true";
defparam \disk_controller|read_value[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\Mux3~2_combout  & (\input_state[0]~reg0_q  $ (\input_state[1]~reg0_q )))

	.dataa(\Mux3~2_combout ),
	.datab(gnd),
	.datac(\input_state[0]~reg0_q ),
	.datad(\input_state[1]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0AA0;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \e_data[0]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[0]~0_combout ),
	.asdata(\disk_controller|read_value [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[0]~reg0 .is_wysiwyg = "true";
defparam \e_data[0]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~144 (
// Equation(s):
// \Mux6~144_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux6~83_combout )) # (!\adress[3]~input_o  & ((\Mux6~89_combout )))))

	.dataa(\Mux6~83_combout ),
	.datab(\Mux6~89_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~144_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~144 .lut_mask = 16'h00AC;
defparam \Mux6~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~145 (
// Equation(s):
// \Mux6~145_combout  = (!\adress[6]~input_o  & ((\adress[5]~input_o  & (\dev_in[64]~input_o )) # (!\adress[5]~input_o  & ((\dev_in[32]~input_o )))))

	.dataa(\dev_in[64]~input_o ),
	.datab(\dev_in[32]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~145_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~145 .lut_mask = 16'h00AC;
defparam \Mux6~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~146 (
// Equation(s):
// \Mux6~146_combout  = (\Mux6~145_combout ) # ((\adress[6]~input_o  & (\dev_in[96]~input_o  & !\adress[5]~input_o )))

	.dataa(\Mux6~145_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[96]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~146_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~146 .lut_mask = 16'hAAEA;
defparam \Mux6~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~147 (
// Equation(s):
// \Mux6~147_combout  = (\adress[4]~input_o  & (\Mux6~146_combout )) # (!\adress[4]~input_o  & (((\Mux6~72_combout ) # (\Mux6~73_combout ))))

	.dataa(\Mux6~146_combout ),
	.datab(\Mux6~72_combout ),
	.datac(\Mux6~73_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~147_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~147 .lut_mask = 16'hAAFC;
defparam \Mux6~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~148 (
// Equation(s):
// \Mux6~148_combout  = (\adress[3]~input_o  & (\Mux6~147_combout )) # (!\adress[3]~input_o  & ((\Mux6~71_combout )))

	.dataa(\Mux6~147_combout ),
	.datab(\Mux6~71_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~148_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~148 .lut_mask = 16'hAACC;
defparam \Mux6~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~149 (
// Equation(s):
// \Mux6~149_combout  = (\Mux6~144_combout ) # ((\adress[2]~input_o  & \Mux6~148_combout ))

	.dataa(\Mux6~144_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux6~148_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~149_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~149 .lut_mask = 16'hEAEA;
defparam \Mux6~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~150 (
// Equation(s):
// \Mux6~150_combout  = (\adress[1]~input_o  & (\Mux6~149_combout )) # (!\adress[1]~input_o  & ((\Mux6~65_combout )))

	.dataa(\Mux6~149_combout ),
	.datab(\Mux6~65_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~150_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~150 .lut_mask = 16'hAACC;
defparam \Mux6~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[1]~1 (
// Equation(s):
// \e_data[1]~1_combout  = (\adress[0]~input_o  & ((\Mux6~150_combout ))) # (!\adress[0]~input_o  & (\Mux6~143_combout ))

	.dataa(\Mux6~143_combout ),
	.datab(\Mux6~150_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[1]~1 .lut_mask = 16'hCCAA;
defparam \e_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[1]~input (
	.i(p_data[1]),
	.ibar(gnd),
	.o(\p_data[1]~input_o ));
// synopsys translate_off
defparam \p_data[1]~input .bus_hold = "false";
defparam \p_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~27 (
// Equation(s):
// \disk_controller|registers~27_combout  = (\p_data[1]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[1]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~27_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~27 .lut_mask = 16'h8888;
defparam \disk_controller|registers~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][1] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~28 (
// Equation(s):
// \disk_controller|registers~28_combout  = (\p_data[1]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~28_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~28 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[1][1] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][1] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][1] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux30~0 (
// Equation(s):
// \disk_controller|Mux30~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][1]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][1]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][1]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][1]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux30~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][1] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux30~1 (
// Equation(s):
// \disk_controller|Mux30~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux30~0_combout  & ((\disk_controller|registers[3][1]~q ))) # (!\disk_controller|Mux30~0_combout  & (\disk_controller|registers[2][1]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux30~0_combout ))))

	.dataa(\disk_controller|registers[2][1]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux30~0_combout ),
	.datad(\disk_controller|registers[3][1]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux30~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][1] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][1] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][1] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][1] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][1] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux30~2 (
// Equation(s):
// \disk_controller|Mux30~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][1]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][1]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][1]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][1]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux30~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][1] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux30~3 (
// Equation(s):
// \disk_controller|Mux30~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux30~2_combout  & ((\disk_controller|registers[7][1]~q ))) # (!\disk_controller|Mux30~2_combout  & (\disk_controller|registers[5][1]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux30~2_combout ))))

	.dataa(\disk_controller|registers[5][1]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux30~2_combout ),
	.datad(\disk_controller|registers[7][1]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux30~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[1]~1 (
// Equation(s):
// \disk_controller|read_value[1]~1_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux30~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux30~1_combout ))

	.dataa(\disk_controller|Mux30~1_combout ),
	.datab(\disk_controller|Mux30~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[1]~1 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][1] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][1] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][1] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][1] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][1] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux30~4 (
// Equation(s):
// \disk_controller|Mux30~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][1]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][1]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][1]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][1]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux30~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][1] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux30~5 (
// Equation(s):
// \disk_controller|Mux30~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux30~4_combout  & ((\disk_controller|registers[11][1]~q ))) # (!\disk_controller|Mux30~4_combout  & (\disk_controller|registers[9][1]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux30~4_combout ))))

	.dataa(\disk_controller|registers[9][1]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux30~4_combout ),
	.datad(\disk_controller|registers[11][1]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux30~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][1] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][1] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][1] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux30~6 (
// Equation(s):
// \disk_controller|Mux30~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][1]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][1]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][1]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][1]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux30~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][1] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][1] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux30~7 (
// Equation(s):
// \disk_controller|Mux30~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux30~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux30~6_combout  & ((\disk_controller|registers[14][1]~q ))) 
// # (!\disk_controller|Mux30~6_combout  & (\disk_controller|Mux30~5_combout ))))

	.dataa(\disk_controller|Mux30~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux30~6_combout ),
	.datad(\disk_controller|registers[14][1]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux30~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[1] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[1]~1_combout ),
	.asdata(\disk_controller|Mux30~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[1] .is_wysiwyg = "true";
defparam \disk_controller|read_value[1] .power_up = "low";
// synopsys translate_on

dffeas \e_data[1]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[1]~1_combout ),
	.asdata(\disk_controller|read_value [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[1]~reg0 .is_wysiwyg = "true";
defparam \e_data[1]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~151 (
// Equation(s):
// \Mux6~151_combout  = (!\adress[6]~input_o  & ((\adress[5]~input_o  & (\dev_in[65]~input_o )) # (!\adress[5]~input_o  & ((\dev_in[33]~input_o )))))

	.dataa(\dev_in[65]~input_o ),
	.datab(\dev_in[33]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~151_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~151 .lut_mask = 16'h00AC;
defparam \Mux6~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~152 (
// Equation(s):
// \Mux6~152_combout  = (\Mux6~151_combout ) # ((\adress[6]~input_o  & (\dev_in[97]~input_o  & !\adress[5]~input_o )))

	.dataa(\Mux6~151_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[97]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~152_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~152 .lut_mask = 16'hAAEA;
defparam \Mux6~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~153 (
// Equation(s):
// \Mux6~153_combout  = (\adress[4]~input_o  & (\Mux6~152_combout )) # (!\adress[4]~input_o  & (((\Mux6~98_combout ) # (\Mux6~99_combout ))))

	.dataa(\Mux6~152_combout ),
	.datab(\Mux6~98_combout ),
	.datac(\Mux6~99_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~153_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~153 .lut_mask = 16'hAAFC;
defparam \Mux6~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~154 (
// Equation(s):
// \Mux6~154_combout  = (\adress[3]~input_o  & (\Mux6~153_combout )) # (!\adress[3]~input_o  & ((\Mux6~97_combout )))

	.dataa(\Mux6~153_combout ),
	.datab(\Mux6~97_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~154_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~154 .lut_mask = 16'hAACC;
defparam \Mux6~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~155 (
// Equation(s):
// \Mux6~155_combout  = (\adress[2]~input_o  & (\Mux6~154_combout )) # (!\adress[2]~input_o  & ((\Mux6~116_combout )))

	.dataa(\Mux6~154_combout ),
	.datab(\Mux6~116_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~155_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~155 .lut_mask = 16'hAACC;
defparam \Mux6~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~156 (
// Equation(s):
// \Mux6~156_combout  = (\adress[1]~input_o  & (\Mux6~155_combout )) # (!\adress[1]~input_o  & (((\Mux6~130_combout ) # (\Mux6~142_combout ))))

	.dataa(\Mux6~155_combout ),
	.datab(\Mux6~130_combout ),
	.datac(\Mux6~142_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~156_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~156 .lut_mask = 16'hAAFC;
defparam \Mux6~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[2]~2 (
// Equation(s):
// \e_data[2]~2_combout  = (\adress[0]~input_o  & ((\Mux6~156_combout ))) # (!\adress[0]~input_o  & (\Mux6~150_combout ))

	.dataa(\Mux6~150_combout ),
	.datab(\Mux6~156_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[2]~2 .lut_mask = 16'hCCAA;
defparam \e_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[2]~input (
	.i(p_data[2]),
	.ibar(gnd),
	.o(\p_data[2]~input_o ));
// synopsys translate_off
defparam \p_data[2]~input .bus_hold = "false";
defparam \p_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~29 (
// Equation(s):
// \disk_controller|registers~29_combout  = (\p_data[2]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~29_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~29 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][2] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~30 (
// Equation(s):
// \disk_controller|registers~30_combout  = (\p_data[2]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[2]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~30_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~30 .lut_mask = 16'h8888;
defparam \disk_controller|registers~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[1][2] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][2] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][2] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux29~0 (
// Equation(s):
// \disk_controller|Mux29~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][2]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][2]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][2]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][2]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux29~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][2] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux29~1 (
// Equation(s):
// \disk_controller|Mux29~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux29~0_combout  & ((\disk_controller|registers[3][2]~q ))) # (!\disk_controller|Mux29~0_combout  & (\disk_controller|registers[2][2]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux29~0_combout ))))

	.dataa(\disk_controller|registers[2][2]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux29~0_combout ),
	.datad(\disk_controller|registers[3][2]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux29~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][2] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][2] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][2] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][2] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][2] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux29~2 (
// Equation(s):
// \disk_controller|Mux29~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][2]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][2]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][2]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][2]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux29~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][2] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux29~3 (
// Equation(s):
// \disk_controller|Mux29~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux29~2_combout  & ((\disk_controller|registers[7][2]~q ))) # (!\disk_controller|Mux29~2_combout  & (\disk_controller|registers[5][2]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux29~2_combout ))))

	.dataa(\disk_controller|registers[5][2]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux29~2_combout ),
	.datad(\disk_controller|registers[7][2]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux29~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[2]~2 (
// Equation(s):
// \disk_controller|read_value[2]~2_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux29~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux29~1_combout ))

	.dataa(\disk_controller|Mux29~1_combout ),
	.datab(\disk_controller|Mux29~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[2]~2 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][2] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][2] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][2] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][2] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][2] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][2] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][2] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux29~4 (
// Equation(s):
// \disk_controller|Mux29~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][2]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][2]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][2]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][2]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux29~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][2] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux29~5 (
// Equation(s):
// \disk_controller|Mux29~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux29~4_combout  & ((\disk_controller|registers[11][2]~q ))) # (!\disk_controller|Mux29~4_combout  & (\disk_controller|registers[10][2]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux29~4_combout ))))

	.dataa(\disk_controller|registers[10][2]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux29~4_combout ),
	.datad(\disk_controller|registers[11][2]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux29~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][2] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux29~6 (
// Equation(s):
// \disk_controller|Mux29~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][2]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux29~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux29~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][2]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux29~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][2] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][2] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux29~7 (
// Equation(s):
// \disk_controller|Mux29~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux29~6_combout  & ((\disk_controller|registers[14][2]~q ))) # (!\disk_controller|Mux29~6_combout  & (\disk_controller|registers[13][2]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux29~6_combout ))))

	.dataa(\disk_controller|registers[13][2]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux29~6_combout ),
	.datad(\disk_controller|registers[14][2]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux29~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[2] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[2]~2_combout ),
	.asdata(\disk_controller|Mux29~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[2] .is_wysiwyg = "true";
defparam \disk_controller|read_value[2] .power_up = "low";
// synopsys translate_on

dffeas \e_data[2]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[2]~2_combout ),
	.asdata(\disk_controller|read_value [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[2]~reg0 .is_wysiwyg = "true";
defparam \e_data[2]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~292 (
// Equation(s):
// \Mux6~292_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[66]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~45_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[66]~input_o ),
	.datad(\Mux6~45_combout ),
	.cin(gnd),
	.combout(\Mux6~292_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~292 .lut_mask = 16'h7520;
defparam \Mux6~292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~158 (
// Equation(s):
// \Mux6~158_combout  = (\adress[4]~input_o  & (\Mux6~292_combout )) # (!\adress[4]~input_o  & ((\Mux6~49_combout )))

	.dataa(\Mux6~292_combout ),
	.datab(\Mux6~49_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~158_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~158 .lut_mask = 16'hAACC;
defparam \Mux6~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~159 (
// Equation(s):
// \Mux6~159_combout  = (\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux6~158_combout )) # (!\adress[3]~input_o  & ((\Mux6~44_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\Mux6~158_combout ),
	.datac(\Mux6~44_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~159_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~159 .lut_mask = 16'h88A0;
defparam \Mux6~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~160 (
// Equation(s):
// \Mux6~160_combout  = (\Mux6~159_combout ) # ((\Mux6~64_combout  & !\adress[2]~input_o ))

	.dataa(\Mux6~159_combout ),
	.datab(\Mux6~64_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~160_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~160 .lut_mask = 16'hAAEE;
defparam \Mux6~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~161 (
// Equation(s):
// \Mux6~161_combout  = (\adress[1]~input_o  & (\Mux6~160_combout )) # (!\adress[1]~input_o  & ((\Mux6~149_combout )))

	.dataa(\Mux6~160_combout ),
	.datab(\Mux6~149_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~161_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~161 .lut_mask = 16'hAACC;
defparam \Mux6~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[3]~3 (
// Equation(s):
// \e_data[3]~3_combout  = (\adress[0]~input_o  & ((\Mux6~161_combout ))) # (!\adress[0]~input_o  & (\Mux6~156_combout ))

	.dataa(\Mux6~156_combout ),
	.datab(\Mux6~161_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[3]~3 .lut_mask = 16'hCCAA;
defparam \e_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[3]~input (
	.i(p_data[3]),
	.ibar(gnd),
	.o(\p_data[3]~input_o ));
// synopsys translate_off
defparam \p_data[3]~input .bus_hold = "false";
defparam \p_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~31 (
// Equation(s):
// \disk_controller|registers~31_combout  = (\p_data[3]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[3]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~31_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~31 .lut_mask = 16'h8888;
defparam \disk_controller|registers~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][3] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][3] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][3] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][3] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][3] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux28~0 (
// Equation(s):
// \disk_controller|Mux28~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][3]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][3]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][3]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][3]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux28~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][3] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux28~1 (
// Equation(s):
// \disk_controller|Mux28~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux28~0_combout  & ((\disk_controller|registers[3][3]~q ))) # (!\disk_controller|Mux28~0_combout  & (\disk_controller|registers[2][3]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux28~0_combout ))))

	.dataa(\disk_controller|registers[2][3]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux28~0_combout ),
	.datad(\disk_controller|registers[3][3]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux28~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][3] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][3] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][3] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][3] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][3] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux28~2 (
// Equation(s):
// \disk_controller|Mux28~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][3]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][3]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][3]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][3]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux28~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][3] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux28~3 (
// Equation(s):
// \disk_controller|Mux28~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux28~2_combout  & ((\disk_controller|registers[7][3]~q ))) # (!\disk_controller|Mux28~2_combout  & (\disk_controller|registers[5][3]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux28~2_combout ))))

	.dataa(\disk_controller|registers[5][3]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux28~2_combout ),
	.datad(\disk_controller|registers[7][3]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux28~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[3]~3 (
// Equation(s):
// \disk_controller|read_value[3]~3_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux28~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux28~1_combout ))

	.dataa(\disk_controller|Mux28~1_combout ),
	.datab(\disk_controller|Mux28~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[3]~3 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][3] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][3] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][3] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][3] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][3] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux28~4 (
// Equation(s):
// \disk_controller|Mux28~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][3]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][3]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][3]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][3]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux28~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][3] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux28~5 (
// Equation(s):
// \disk_controller|Mux28~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux28~4_combout  & ((\disk_controller|registers[11][3]~q ))) # (!\disk_controller|Mux28~4_combout  & (\disk_controller|registers[9][3]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux28~4_combout ))))

	.dataa(\disk_controller|registers[9][3]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux28~4_combout ),
	.datad(\disk_controller|registers[11][3]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux28~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][3] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][3] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][3] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux28~6 (
// Equation(s):
// \disk_controller|Mux28~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][3]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][3]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][3]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][3]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux28~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][3] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][3] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux28~7 (
// Equation(s):
// \disk_controller|Mux28~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux28~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux28~6_combout  & ((\disk_controller|registers[14][3]~q ))) 
// # (!\disk_controller|Mux28~6_combout  & (\disk_controller|Mux28~5_combout ))))

	.dataa(\disk_controller|Mux28~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux28~6_combout ),
	.datad(\disk_controller|registers[14][3]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux28~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[3] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[3]~3_combout ),
	.asdata(\disk_controller|Mux28~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[3] .is_wysiwyg = "true";
defparam \disk_controller|read_value[3] .power_up = "low";
// synopsys translate_on

dffeas \e_data[3]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[3]~3_combout ),
	.asdata(\disk_controller|read_value [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[3]~reg0 .is_wysiwyg = "true";
defparam \e_data[3]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~162 (
// Equation(s):
// \Mux6~162_combout  = (!\adress[3]~input_o  & ((\adress[2]~input_o  & (\Mux6~123_combout )) # (!\adress[2]~input_o  & ((\Mux6~141_combout )))))

	.dataa(\Mux6~123_combout ),
	.datab(\Mux6~141_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~162_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~162 .lut_mask = 16'h00AC;
defparam \Mux6~162 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~293 (
// Equation(s):
// \Mux6~293_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[67]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~124_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[67]~input_o ),
	.datad(\Mux6~124_combout ),
	.cin(gnd),
	.combout(\Mux6~293_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~293 .lut_mask = 16'h7520;
defparam \Mux6~293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~163 (
// Equation(s):
// \Mux6~163_combout  = (\adress[4]~input_o  & (\Mux6~293_combout )) # (!\adress[4]~input_o  & ((\Mux6~128_combout )))

	.dataa(\Mux6~293_combout ),
	.datab(\Mux6~128_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~163_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~163 .lut_mask = 16'hAACC;
defparam \Mux6~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~164 (
// Equation(s):
// \Mux6~164_combout  = (\adress[3]~input_o  & ((\adress[2]~input_o  & (\Mux6~163_combout )) # (!\adress[2]~input_o  & ((\Mux6~135_combout )))))

	.dataa(\adress[3]~input_o ),
	.datab(\Mux6~163_combout ),
	.datac(\Mux6~135_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~164_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~164 .lut_mask = 16'h88A0;
defparam \Mux6~164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~165 (
// Equation(s):
// \Mux6~165_combout  = (\adress[1]~input_o  & (((\Mux6~162_combout ) # (\Mux6~164_combout )))) # (!\adress[1]~input_o  & (\Mux6~155_combout ))

	.dataa(\Mux6~155_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Mux6~162_combout ),
	.datad(\Mux6~164_combout ),
	.cin(gnd),
	.combout(\Mux6~165_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~165 .lut_mask = 16'hEEE2;
defparam \Mux6~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[4]~4 (
// Equation(s):
// \e_data[4]~4_combout  = (\adress[0]~input_o  & ((\Mux6~165_combout ))) # (!\adress[0]~input_o  & (\Mux6~161_combout ))

	.dataa(\Mux6~161_combout ),
	.datab(\Mux6~165_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[4]~4 .lut_mask = 16'hCCAA;
defparam \e_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[4]~input (
	.i(p_data[4]),
	.ibar(gnd),
	.o(\p_data[4]~input_o ));
// synopsys translate_off
defparam \p_data[4]~input .bus_hold = "false";
defparam \p_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~32 (
// Equation(s):
// \disk_controller|registers~32_combout  = (\p_data[4]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[4]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~32_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~32 .lut_mask = 16'h8888;
defparam \disk_controller|registers~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][4] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][4] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][4] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][4] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][4] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux27~0 (
// Equation(s):
// \disk_controller|Mux27~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][4]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][4]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][4]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][4]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux27~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][4] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux27~1 (
// Equation(s):
// \disk_controller|Mux27~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux27~0_combout  & ((\disk_controller|registers[3][4]~q ))) # (!\disk_controller|Mux27~0_combout  & (\disk_controller|registers[2][4]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux27~0_combout ))))

	.dataa(\disk_controller|registers[2][4]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux27~0_combout ),
	.datad(\disk_controller|registers[3][4]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux27~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][4] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][4] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][4] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][4] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][4] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux27~2 (
// Equation(s):
// \disk_controller|Mux27~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][4]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][4]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][4]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][4]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux27~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][4] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux27~3 (
// Equation(s):
// \disk_controller|Mux27~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux27~2_combout  & ((\disk_controller|registers[7][4]~q ))) # (!\disk_controller|Mux27~2_combout  & (\disk_controller|registers[5][4]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux27~2_combout ))))

	.dataa(\disk_controller|registers[5][4]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux27~2_combout ),
	.datad(\disk_controller|registers[7][4]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux27~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[4]~4 (
// Equation(s):
// \disk_controller|read_value[4]~4_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux27~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux27~1_combout ))

	.dataa(\disk_controller|Mux27~1_combout ),
	.datab(\disk_controller|Mux27~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[4]~4 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][4] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][4] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][4] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][4] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][4] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][4] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][4] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux27~4 (
// Equation(s):
// \disk_controller|Mux27~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][4]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][4]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][4]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][4]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux27~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][4] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux27~5 (
// Equation(s):
// \disk_controller|Mux27~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux27~4_combout  & ((\disk_controller|registers[11][4]~q ))) # (!\disk_controller|Mux27~4_combout  & (\disk_controller|registers[10][4]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux27~4_combout ))))

	.dataa(\disk_controller|registers[10][4]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux27~4_combout ),
	.datad(\disk_controller|registers[11][4]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux27~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][4] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux27~6 (
// Equation(s):
// \disk_controller|Mux27~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][4]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux27~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux27~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][4]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux27~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][4] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][4] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux27~7 (
// Equation(s):
// \disk_controller|Mux27~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux27~6_combout  & ((\disk_controller|registers[14][4]~q ))) # (!\disk_controller|Mux27~6_combout  & (\disk_controller|registers[13][4]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux27~6_combout ))))

	.dataa(\disk_controller|registers[13][4]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux27~6_combout ),
	.datad(\disk_controller|registers[14][4]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux27~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[4] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[4]~4_combout ),
	.asdata(\disk_controller|Mux27~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[4] .is_wysiwyg = "true";
defparam \disk_controller|read_value[4] .power_up = "low";
// synopsys translate_on

dffeas \e_data[4]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[4]~4_combout ),
	.asdata(\disk_controller|read_value [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[4]~reg0 .is_wysiwyg = "true";
defparam \e_data[4]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~294 (
// Equation(s):
// \Mux6~294_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[68]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~84_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[68]~input_o ),
	.datad(\Mux6~84_combout ),
	.cin(gnd),
	.combout(\Mux6~294_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~294 .lut_mask = 16'h7520;
defparam \Mux6~294 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~166 (
// Equation(s):
// \Mux6~166_combout  = (\adress[4]~input_o  & (\Mux6~294_combout )) # (!\adress[4]~input_o  & ((\Mux6~88_combout )))

	.dataa(\Mux6~294_combout ),
	.datab(\Mux6~88_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~166_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~166 .lut_mask = 16'hAACC;
defparam \Mux6~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~167 (
// Equation(s):
// \Mux6~167_combout  = (\adress[3]~input_o  & (\Mux6~166_combout )) # (!\adress[3]~input_o  & ((\Mux6~83_combout )))

	.dataa(\Mux6~166_combout ),
	.datab(\Mux6~83_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~167_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~167 .lut_mask = 16'hAACC;
defparam \Mux6~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~168 (
// Equation(s):
// \Mux6~168_combout  = (\adress[2]~input_o  & (\Mux6~167_combout )) # (!\adress[2]~input_o  & ((\Mux6~148_combout )))

	.dataa(\Mux6~167_combout ),
	.datab(\Mux6~148_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~168_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~168 .lut_mask = 16'hAACC;
defparam \Mux6~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~169 (
// Equation(s):
// \Mux6~169_combout  = (\adress[1]~input_o  & (\Mux6~168_combout )) # (!\adress[1]~input_o  & ((\Mux6~160_combout )))

	.dataa(\Mux6~168_combout ),
	.datab(\Mux6~160_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~169_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~169 .lut_mask = 16'hAACC;
defparam \Mux6~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[5]~5 (
// Equation(s):
// \e_data[5]~5_combout  = (\adress[0]~input_o  & ((\Mux6~169_combout ))) # (!\adress[0]~input_o  & (\Mux6~165_combout ))

	.dataa(\Mux6~165_combout ),
	.datab(\Mux6~169_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[5]~5 .lut_mask = 16'hCCAA;
defparam \e_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[5]~input (
	.i(p_data[5]),
	.ibar(gnd),
	.o(\p_data[5]~input_o ));
// synopsys translate_off
defparam \p_data[5]~input .bus_hold = "false";
defparam \p_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~33 (
// Equation(s):
// \disk_controller|registers~33_combout  = (\p_data[5]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~33_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~33 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][5] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~34 (
// Equation(s):
// \disk_controller|registers~34_combout  = (\p_data[5]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[5]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~34_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~34 .lut_mask = 16'h8888;
defparam \disk_controller|registers~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[1][5] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][5] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][5] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux26~0 (
// Equation(s):
// \disk_controller|Mux26~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][5]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][5]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][5]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][5]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux26~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][5] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux26~1 (
// Equation(s):
// \disk_controller|Mux26~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux26~0_combout  & ((\disk_controller|registers[3][5]~q ))) # (!\disk_controller|Mux26~0_combout  & (\disk_controller|registers[2][5]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux26~0_combout ))))

	.dataa(\disk_controller|registers[2][5]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux26~0_combout ),
	.datad(\disk_controller|registers[3][5]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux26~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][5] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][5] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][5] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][5] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][5] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux26~2 (
// Equation(s):
// \disk_controller|Mux26~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][5]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][5]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][5]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][5]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux26~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][5] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux26~3 (
// Equation(s):
// \disk_controller|Mux26~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux26~2_combout  & ((\disk_controller|registers[7][5]~q ))) # (!\disk_controller|Mux26~2_combout  & (\disk_controller|registers[5][5]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux26~2_combout ))))

	.dataa(\disk_controller|registers[5][5]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux26~2_combout ),
	.datad(\disk_controller|registers[7][5]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux26~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[5]~5 (
// Equation(s):
// \disk_controller|read_value[5]~5_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux26~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux26~1_combout ))

	.dataa(\disk_controller|Mux26~1_combout ),
	.datab(\disk_controller|Mux26~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[5]~5 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][5] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][5] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][5] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][5] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][5] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux26~4 (
// Equation(s):
// \disk_controller|Mux26~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][5]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][5]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][5]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][5]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux26~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][5] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux26~5 (
// Equation(s):
// \disk_controller|Mux26~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux26~4_combout  & ((\disk_controller|registers[11][5]~q ))) # (!\disk_controller|Mux26~4_combout  & (\disk_controller|registers[9][5]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux26~4_combout ))))

	.dataa(\disk_controller|registers[9][5]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux26~4_combout ),
	.datad(\disk_controller|registers[11][5]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux26~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][5] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][5] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][5] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux26~6 (
// Equation(s):
// \disk_controller|Mux26~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][5]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][5]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][5]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][5]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux26~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][5] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][5] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux26~7 (
// Equation(s):
// \disk_controller|Mux26~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux26~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux26~6_combout  & ((\disk_controller|registers[14][5]~q ))) 
// # (!\disk_controller|Mux26~6_combout  & (\disk_controller|Mux26~5_combout ))))

	.dataa(\disk_controller|Mux26~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux26~6_combout ),
	.datad(\disk_controller|registers[14][5]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux26~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[5] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[5]~5_combout ),
	.asdata(\disk_controller|Mux26~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[5] .is_wysiwyg = "true";
defparam \disk_controller|read_value[5] .power_up = "low";
// synopsys translate_on

dffeas \e_data[5]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[5]~5_combout ),
	.asdata(\disk_controller|read_value [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[5]~reg0 .is_wysiwyg = "true";
defparam \e_data[5]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~295 (
// Equation(s):
// \Mux6~295_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[69]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~110_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[69]~input_o ),
	.datad(\Mux6~110_combout ),
	.cin(gnd),
	.combout(\Mux6~295_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~295 .lut_mask = 16'h7520;
defparam \Mux6~295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~170 (
// Equation(s):
// \Mux6~170_combout  = (\adress[4]~input_o  & (\Mux6~295_combout )) # (!\adress[4]~input_o  & ((\Mux6~114_combout )))

	.dataa(\Mux6~295_combout ),
	.datab(\Mux6~114_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~170_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~170 .lut_mask = 16'hAACC;
defparam \Mux6~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~171 (
// Equation(s):
// \Mux6~171_combout  = (\adress[3]~input_o  & (\Mux6~170_combout )) # (!\adress[3]~input_o  & ((\Mux6~109_combout )))

	.dataa(\Mux6~170_combout ),
	.datab(\Mux6~109_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~171_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~171 .lut_mask = 16'hAACC;
defparam \Mux6~171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~172 (
// Equation(s):
// \Mux6~172_combout  = (\adress[2]~input_o  & (\Mux6~171_combout )) # (!\adress[2]~input_o  & ((\Mux6~154_combout )))

	.dataa(\Mux6~171_combout ),
	.datab(\Mux6~154_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~172_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~172 .lut_mask = 16'hAACC;
defparam \Mux6~172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~173 (
// Equation(s):
// \Mux6~173_combout  = (\adress[1]~input_o  & (\Mux6~172_combout )) # (!\adress[1]~input_o  & (((\Mux6~162_combout ) # (\Mux6~164_combout ))))

	.dataa(\Mux6~172_combout ),
	.datab(\Mux6~162_combout ),
	.datac(\Mux6~164_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~173_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~173 .lut_mask = 16'hAAFC;
defparam \Mux6~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[6]~6 (
// Equation(s):
// \e_data[6]~6_combout  = (\adress[0]~input_o  & ((\Mux6~173_combout ))) # (!\adress[0]~input_o  & (\Mux6~169_combout ))

	.dataa(\Mux6~169_combout ),
	.datab(\Mux6~173_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[6]~6 .lut_mask = 16'hCCAA;
defparam \e_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[6]~input (
	.i(p_data[6]),
	.ibar(gnd),
	.o(\p_data[6]~input_o ));
// synopsys translate_off
defparam \p_data[6]~input .bus_hold = "false";
defparam \p_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~35 (
// Equation(s):
// \disk_controller|registers~35_combout  = (\p_data[6]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~35_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~35 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][6] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~36 (
// Equation(s):
// \disk_controller|registers~36_combout  = (\p_data[6]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[6]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~36_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~36 .lut_mask = 16'h8888;
defparam \disk_controller|registers~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[1][6] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][6] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][6] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux25~0 (
// Equation(s):
// \disk_controller|Mux25~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][6]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][6]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][6]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][6]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux25~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][6] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux25~1 (
// Equation(s):
// \disk_controller|Mux25~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux25~0_combout  & ((\disk_controller|registers[3][6]~q ))) # (!\disk_controller|Mux25~0_combout  & (\disk_controller|registers[2][6]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux25~0_combout ))))

	.dataa(\disk_controller|registers[2][6]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux25~0_combout ),
	.datad(\disk_controller|registers[3][6]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux25~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][6] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][6] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][6] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][6] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][6] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux25~2 (
// Equation(s):
// \disk_controller|Mux25~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][6]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][6]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][6]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][6]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux25~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][6] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux25~3 (
// Equation(s):
// \disk_controller|Mux25~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux25~2_combout  & ((\disk_controller|registers[7][6]~q ))) # (!\disk_controller|Mux25~2_combout  & (\disk_controller|registers[5][6]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux25~2_combout ))))

	.dataa(\disk_controller|registers[5][6]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux25~2_combout ),
	.datad(\disk_controller|registers[7][6]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux25~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[6]~6 (
// Equation(s):
// \disk_controller|read_value[6]~6_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux25~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux25~1_combout ))

	.dataa(\disk_controller|Mux25~1_combout ),
	.datab(\disk_controller|Mux25~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[6]~6 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][6] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][6] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][6] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][6] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][6] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][6] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][6] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux25~4 (
// Equation(s):
// \disk_controller|Mux25~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][6]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][6]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][6]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][6]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux25~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][6] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux25~5 (
// Equation(s):
// \disk_controller|Mux25~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux25~4_combout  & ((\disk_controller|registers[11][6]~q ))) # (!\disk_controller|Mux25~4_combout  & (\disk_controller|registers[10][6]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux25~4_combout ))))

	.dataa(\disk_controller|registers[10][6]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux25~4_combout ),
	.datad(\disk_controller|registers[11][6]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux25~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][6] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux25~6 (
// Equation(s):
// \disk_controller|Mux25~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][6]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux25~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux25~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][6]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux25~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][6] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][6] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux25~7 (
// Equation(s):
// \disk_controller|Mux25~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux25~6_combout  & ((\disk_controller|registers[14][6]~q ))) # (!\disk_controller|Mux25~6_combout  & (\disk_controller|registers[13][6]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux25~6_combout ))))

	.dataa(\disk_controller|registers[13][6]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux25~6_combout ),
	.datad(\disk_controller|registers[14][6]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux25~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[6] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[6]~6_combout ),
	.asdata(\disk_controller|Mux25~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[6] .is_wysiwyg = "true";
defparam \disk_controller|read_value[6] .power_up = "low";
// synopsys translate_on

dffeas \e_data[6]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[6]~6_combout ),
	.asdata(\disk_controller|read_value [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[6]~reg0 .is_wysiwyg = "true";
defparam \e_data[6]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~296 (
// Equation(s):
// \Mux6~296_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[70]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~58_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[70]~input_o ),
	.datad(\Mux6~58_combout ),
	.cin(gnd),
	.combout(\Mux6~296_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~296 .lut_mask = 16'h7520;
defparam \Mux6~296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~174 (
// Equation(s):
// \Mux6~174_combout  = (\adress[4]~input_o  & (\Mux6~296_combout )) # (!\adress[4]~input_o  & ((\Mux6~62_combout )))

	.dataa(\Mux6~296_combout ),
	.datab(\Mux6~62_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~174_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~174 .lut_mask = 16'hAACC;
defparam \Mux6~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~175 (
// Equation(s):
// \Mux6~175_combout  = (\adress[3]~input_o  & (\adress[2]~input_o )) # (!\adress[3]~input_o  & ((\adress[2]~input_o  & (\Mux6~57_combout )) # (!\adress[2]~input_o  & ((\Mux6~44_combout )))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux6~57_combout ),
	.datad(\Mux6~44_combout ),
	.cin(gnd),
	.combout(\Mux6~175_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~175 .lut_mask = 16'hD9C8;
defparam \Mux6~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~176 (
// Equation(s):
// \Mux6~176_combout  = (\adress[3]~input_o  & ((\Mux6~175_combout  & (\Mux6~174_combout )) # (!\Mux6~175_combout  & ((\Mux6~158_combout ))))) # (!\adress[3]~input_o  & (((\Mux6~175_combout ))))

	.dataa(\Mux6~174_combout ),
	.datab(\Mux6~158_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\Mux6~175_combout ),
	.cin(gnd),
	.combout(\Mux6~176_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~176 .lut_mask = 16'hAFC0;
defparam \Mux6~176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~177 (
// Equation(s):
// \Mux6~177_combout  = (\adress[1]~input_o  & (\Mux6~176_combout )) # (!\adress[1]~input_o  & ((\Mux6~168_combout )))

	.dataa(\Mux6~176_combout ),
	.datab(\Mux6~168_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~177_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~177 .lut_mask = 16'hAACC;
defparam \Mux6~177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[7]~7 (
// Equation(s):
// \e_data[7]~7_combout  = (\adress[0]~input_o  & ((\Mux6~177_combout ))) # (!\adress[0]~input_o  & (\Mux6~173_combout ))

	.dataa(\Mux6~173_combout ),
	.datab(\Mux6~177_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[7]~7 .lut_mask = 16'hCCAA;
defparam \e_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[7]~input (
	.i(p_data[7]),
	.ibar(gnd),
	.o(\p_data[7]~input_o ));
// synopsys translate_off
defparam \p_data[7]~input .bus_hold = "false";
defparam \p_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~37 (
// Equation(s):
// \disk_controller|registers~37_combout  = (\p_data[7]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[7]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~37_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~37 .lut_mask = 16'h8888;
defparam \disk_controller|registers~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][7] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][7] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][7] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][7] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][7] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux24~0 (
// Equation(s):
// \disk_controller|Mux24~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][7]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][7]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][7]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][7]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux24~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][7] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux24~1 (
// Equation(s):
// \disk_controller|Mux24~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux24~0_combout  & ((\disk_controller|registers[3][7]~q ))) # (!\disk_controller|Mux24~0_combout  & (\disk_controller|registers[2][7]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux24~0_combout ))))

	.dataa(\disk_controller|registers[2][7]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux24~0_combout ),
	.datad(\disk_controller|registers[3][7]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux24~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][7] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][7] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][7] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][7] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][7] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux24~2 (
// Equation(s):
// \disk_controller|Mux24~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][7]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][7]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][7]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][7]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux24~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][7] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux24~3 (
// Equation(s):
// \disk_controller|Mux24~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux24~2_combout  & ((\disk_controller|registers[7][7]~q ))) # (!\disk_controller|Mux24~2_combout  & (\disk_controller|registers[5][7]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux24~2_combout ))))

	.dataa(\disk_controller|registers[5][7]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux24~2_combout ),
	.datad(\disk_controller|registers[7][7]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux24~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[7]~7 (
// Equation(s):
// \disk_controller|read_value[7]~7_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux24~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux24~1_combout ))

	.dataa(\disk_controller|Mux24~1_combout ),
	.datab(\disk_controller|Mux24~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[7]~7 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][7] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][7] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][7] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][7] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][7] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux24~4 (
// Equation(s):
// \disk_controller|Mux24~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][7]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][7]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][7]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][7]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux24~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][7] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux24~5 (
// Equation(s):
// \disk_controller|Mux24~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux24~4_combout  & ((\disk_controller|registers[11][7]~q ))) # (!\disk_controller|Mux24~4_combout  & (\disk_controller|registers[9][7]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux24~4_combout ))))

	.dataa(\disk_controller|registers[9][7]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux24~4_combout ),
	.datad(\disk_controller|registers[11][7]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux24~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][7] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][7] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][7] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux24~6 (
// Equation(s):
// \disk_controller|Mux24~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][7]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][7]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][7]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][7]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux24~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][7] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][7] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux24~7 (
// Equation(s):
// \disk_controller|Mux24~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux24~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux24~6_combout  & ((\disk_controller|registers[14][7]~q ))) 
// # (!\disk_controller|Mux24~6_combout  & (\disk_controller|Mux24~5_combout ))))

	.dataa(\disk_controller|Mux24~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux24~6_combout ),
	.datad(\disk_controller|registers[14][7]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux24~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[7] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[7]~7_combout ),
	.asdata(\disk_controller|Mux24~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[7] .is_wysiwyg = "true";
defparam \disk_controller|read_value[7] .power_up = "low";
// synopsys translate_on

dffeas \e_data[7]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[7]~7_combout ),
	.asdata(\disk_controller|read_value [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[7]~reg0 .is_wysiwyg = "true";
defparam \e_data[7]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~178 (
// Equation(s):
// \Mux6~178_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux6~163_combout )) # (!\adress[3]~input_o  & ((\Mux6~123_combout )))))

	.dataa(\Mux6~163_combout ),
	.datab(\Mux6~123_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~178_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~178 .lut_mask = 16'h00AC;
defparam \Mux6~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~297 (
// Equation(s):
// \Mux6~297_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[71]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~136_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[71]~input_o ),
	.datad(\Mux6~136_combout ),
	.cin(gnd),
	.combout(\Mux6~297_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~297 .lut_mask = 16'h7520;
defparam \Mux6~297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~179 (
// Equation(s):
// \Mux6~179_combout  = (\adress[4]~input_o  & (\Mux6~297_combout )) # (!\adress[4]~input_o  & ((\Mux6~140_combout )))

	.dataa(\Mux6~297_combout ),
	.datab(\Mux6~140_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~179_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~179 .lut_mask = 16'hAACC;
defparam \Mux6~179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~180 (
// Equation(s):
// \Mux6~180_combout  = (\adress[3]~input_o  & (\Mux6~179_combout )) # (!\adress[3]~input_o  & ((\Mux6~135_combout )))

	.dataa(\Mux6~179_combout ),
	.datab(\Mux6~135_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~180_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~180 .lut_mask = 16'hAACC;
defparam \Mux6~180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~181 (
// Equation(s):
// \Mux6~181_combout  = (\Mux6~178_combout ) # ((\adress[2]~input_o  & \Mux6~180_combout ))

	.dataa(\Mux6~178_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux6~180_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~181_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~181 .lut_mask = 16'hEAEA;
defparam \Mux6~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~182 (
// Equation(s):
// \Mux6~182_combout  = (\adress[1]~input_o  & (\Mux6~181_combout )) # (!\adress[1]~input_o  & ((\Mux6~172_combout )))

	.dataa(\Mux6~181_combout ),
	.datab(\Mux6~172_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~182_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~182 .lut_mask = 16'hAACC;
defparam \Mux6~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[8]~8 (
// Equation(s):
// \e_data[8]~8_combout  = (\adress[0]~input_o  & ((\Mux6~182_combout ))) # (!\adress[0]~input_o  & (\Mux6~177_combout ))

	.dataa(\Mux6~177_combout ),
	.datab(\Mux6~182_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[8]~8 .lut_mask = 16'hCCAA;
defparam \e_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[8]~input (
	.i(p_data[8]),
	.ibar(gnd),
	.o(\p_data[8]~input_o ));
// synopsys translate_off
defparam \p_data[8]~input .bus_hold = "false";
defparam \p_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~38 (
// Equation(s):
// \disk_controller|registers~38_combout  = (\p_data[8]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[8]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~38_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~38 .lut_mask = 16'h8888;
defparam \disk_controller|registers~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][8] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][8] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][8] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~39 (
// Equation(s):
// \disk_controller|registers~39_combout  = (\p_data[8]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~39_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~39 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[0][8] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux23~0 (
// Equation(s):
// \disk_controller|Mux23~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][8]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][8]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][8]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][8]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux23~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][8] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux23~1 (
// Equation(s):
// \disk_controller|Mux23~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux23~0_combout  & ((\disk_controller|registers[3][8]~q ))) # (!\disk_controller|Mux23~0_combout  & (\disk_controller|registers[2][8]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux23~0_combout ))))

	.dataa(\disk_controller|registers[2][8]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux23~0_combout ),
	.datad(\disk_controller|registers[3][8]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux23~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][8] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][8] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][8] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][8] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][8] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux23~2 (
// Equation(s):
// \disk_controller|Mux23~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][8]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][8]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][8]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][8]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux23~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][8] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux23~3 (
// Equation(s):
// \disk_controller|Mux23~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux23~2_combout  & ((\disk_controller|registers[7][8]~q ))) # (!\disk_controller|Mux23~2_combout  & (\disk_controller|registers[5][8]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux23~2_combout ))))

	.dataa(\disk_controller|registers[5][8]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux23~2_combout ),
	.datad(\disk_controller|registers[7][8]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux23~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[8]~8 (
// Equation(s):
// \disk_controller|read_value[8]~8_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux23~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux23~1_combout ))

	.dataa(\disk_controller|Mux23~1_combout ),
	.datab(\disk_controller|Mux23~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[8]~8 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][8] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][8] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][8] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][8] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][8] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][8] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][8] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux23~4 (
// Equation(s):
// \disk_controller|Mux23~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][8]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][8]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][8]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][8]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux23~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][8] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux23~5 (
// Equation(s):
// \disk_controller|Mux23~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux23~4_combout  & ((\disk_controller|registers[11][8]~q ))) # (!\disk_controller|Mux23~4_combout  & (\disk_controller|registers[10][8]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux23~4_combout ))))

	.dataa(\disk_controller|registers[10][8]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux23~4_combout ),
	.datad(\disk_controller|registers[11][8]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux23~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][8] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux23~6 (
// Equation(s):
// \disk_controller|Mux23~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][8]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux23~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux23~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][8]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux23~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][8] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][8] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux23~7 (
// Equation(s):
// \disk_controller|Mux23~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux23~6_combout  & ((\disk_controller|registers[14][8]~q ))) # (!\disk_controller|Mux23~6_combout  & (\disk_controller|registers[13][8]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux23~6_combout ))))

	.dataa(\disk_controller|registers[13][8]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux23~6_combout ),
	.datad(\disk_controller|registers[14][8]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux23~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[8] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[8]~8_combout ),
	.asdata(\disk_controller|Mux23~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[8] .is_wysiwyg = "true";
defparam \disk_controller|read_value[8] .power_up = "low";
// synopsys translate_on

dffeas \e_data[8]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[8]~8_combout ),
	.asdata(\disk_controller|read_value [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[8]~reg0 .is_wysiwyg = "true";
defparam \e_data[8]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~298 (
// Equation(s):
// \Mux6~298_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[72]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~66_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[72]~input_o ),
	.datad(\Mux6~66_combout ),
	.cin(gnd),
	.combout(\Mux6~298_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~298 .lut_mask = 16'h7520;
defparam \Mux6~298 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~183 (
// Equation(s):
// \Mux6~183_combout  = (\adress[4]~input_o  & (\Mux6~298_combout )) # (!\adress[4]~input_o  & ((\Mux6~70_combout )))

	.dataa(\Mux6~298_combout ),
	.datab(\Mux6~70_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~183_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~183 .lut_mask = 16'hAACC;
defparam \Mux6~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~184 (
// Equation(s):
// \Mux6~184_combout  = (\adress[3]~input_o  & (\Mux6~183_combout )) # (!\adress[3]~input_o  & ((\Mux6~147_combout )))

	.dataa(\Mux6~183_combout ),
	.datab(\Mux6~147_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~184_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~184 .lut_mask = 16'hAACC;
defparam \Mux6~184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~185 (
// Equation(s):
// \Mux6~185_combout  = (\adress[2]~input_o  & (\Mux6~184_combout )) # (!\adress[2]~input_o  & ((\Mux6~167_combout )))

	.dataa(\Mux6~184_combout ),
	.datab(\Mux6~167_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~185_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~185 .lut_mask = 16'hAACC;
defparam \Mux6~185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~186 (
// Equation(s):
// \Mux6~186_combout  = (\adress[1]~input_o  & (\Mux6~185_combout )) # (!\adress[1]~input_o  & ((\Mux6~176_combout )))

	.dataa(\Mux6~185_combout ),
	.datab(\Mux6~176_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~186_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~186 .lut_mask = 16'hAACC;
defparam \Mux6~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[9]~9 (
// Equation(s):
// \e_data[9]~9_combout  = (\adress[0]~input_o  & ((\Mux6~186_combout ))) # (!\adress[0]~input_o  & (\Mux6~182_combout ))

	.dataa(\Mux6~182_combout ),
	.datab(\Mux6~186_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[9]~9 .lut_mask = 16'hCCAA;
defparam \e_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[9]~input (
	.i(p_data[9]),
	.ibar(gnd),
	.o(\p_data[9]~input_o ));
// synopsys translate_off
defparam \p_data[9]~input .bus_hold = "false";
defparam \p_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~40 (
// Equation(s):
// \disk_controller|registers~40_combout  = (\p_data[9]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[9]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~40_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~40 .lut_mask = 16'h8888;
defparam \disk_controller|registers~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][9] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][9] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][9] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][9] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][9] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux22~0 (
// Equation(s):
// \disk_controller|Mux22~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][9]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][9]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][9]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][9]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux22~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][9] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux22~1 (
// Equation(s):
// \disk_controller|Mux22~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux22~0_combout  & ((\disk_controller|registers[3][9]~q ))) # (!\disk_controller|Mux22~0_combout  & (\disk_controller|registers[2][9]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux22~0_combout ))))

	.dataa(\disk_controller|registers[2][9]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux22~0_combout ),
	.datad(\disk_controller|registers[3][9]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux22~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][9] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][9] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][9] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][9] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][9] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux22~2 (
// Equation(s):
// \disk_controller|Mux22~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][9]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][9]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][9]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][9]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux22~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][9] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux22~3 (
// Equation(s):
// \disk_controller|Mux22~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux22~2_combout  & ((\disk_controller|registers[7][9]~q ))) # (!\disk_controller|Mux22~2_combout  & (\disk_controller|registers[5][9]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux22~2_combout ))))

	.dataa(\disk_controller|registers[5][9]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux22~2_combout ),
	.datad(\disk_controller|registers[7][9]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux22~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[9]~9 (
// Equation(s):
// \disk_controller|read_value[9]~9_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux22~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux22~1_combout ))

	.dataa(\disk_controller|Mux22~1_combout ),
	.datab(\disk_controller|Mux22~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[9]~9 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][9] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][9] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][9] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][9] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][9] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux22~4 (
// Equation(s):
// \disk_controller|Mux22~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][9]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][9]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][9]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][9]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux22~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][9] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux22~5 (
// Equation(s):
// \disk_controller|Mux22~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux22~4_combout  & ((\disk_controller|registers[11][9]~q ))) # (!\disk_controller|Mux22~4_combout  & (\disk_controller|registers[9][9]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux22~4_combout ))))

	.dataa(\disk_controller|registers[9][9]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux22~4_combout ),
	.datad(\disk_controller|registers[11][9]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux22~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][9] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][9] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][9] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux22~6 (
// Equation(s):
// \disk_controller|Mux22~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][9]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][9]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][9]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][9]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux22~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][9] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][9] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux22~7 (
// Equation(s):
// \disk_controller|Mux22~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux22~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux22~6_combout  & ((\disk_controller|registers[14][9]~q ))) 
// # (!\disk_controller|Mux22~6_combout  & (\disk_controller|Mux22~5_combout ))))

	.dataa(\disk_controller|Mux22~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux22~6_combout ),
	.datad(\disk_controller|registers[14][9]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux22~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[9] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[9]~9_combout ),
	.asdata(\disk_controller|Mux22~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[9] .is_wysiwyg = "true";
defparam \disk_controller|read_value[9] .power_up = "low";
// synopsys translate_on

dffeas \e_data[9]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[9]~9_combout ),
	.asdata(\disk_controller|read_value [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[9]~reg0 .is_wysiwyg = "true";
defparam \e_data[9]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~299 (
// Equation(s):
// \Mux6~299_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[73]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~92_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[73]~input_o ),
	.datad(\Mux6~92_combout ),
	.cin(gnd),
	.combout(\Mux6~299_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~299 .lut_mask = 16'h7520;
defparam \Mux6~299 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~187 (
// Equation(s):
// \Mux6~187_combout  = (\adress[4]~input_o  & (\Mux6~299_combout )) # (!\adress[4]~input_o  & ((\Mux6~96_combout )))

	.dataa(\Mux6~299_combout ),
	.datab(\Mux6~96_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~187_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~187 .lut_mask = 16'hAACC;
defparam \Mux6~187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~188 (
// Equation(s):
// \Mux6~188_combout  = (\adress[3]~input_o  & (\Mux6~187_combout )) # (!\adress[3]~input_o  & ((\Mux6~153_combout )))

	.dataa(\Mux6~187_combout ),
	.datab(\Mux6~153_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~188_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~188 .lut_mask = 16'hAACC;
defparam \Mux6~188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~189 (
// Equation(s):
// \Mux6~189_combout  = (\adress[2]~input_o  & (\Mux6~188_combout )) # (!\adress[2]~input_o  & ((\Mux6~171_combout )))

	.dataa(\Mux6~188_combout ),
	.datab(\Mux6~171_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~189_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~189 .lut_mask = 16'hAACC;
defparam \Mux6~189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~190 (
// Equation(s):
// \Mux6~190_combout  = (\adress[1]~input_o  & (\Mux6~189_combout )) # (!\adress[1]~input_o  & ((\Mux6~181_combout )))

	.dataa(\Mux6~189_combout ),
	.datab(\Mux6~181_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~190_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~190 .lut_mask = 16'hAACC;
defparam \Mux6~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[10]~10 (
// Equation(s):
// \e_data[10]~10_combout  = (\adress[0]~input_o  & ((\Mux6~190_combout ))) # (!\adress[0]~input_o  & (\Mux6~186_combout ))

	.dataa(\Mux6~186_combout ),
	.datab(\Mux6~190_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[10]~10 .lut_mask = 16'hCCAA;
defparam \e_data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[10]~input (
	.i(p_data[10]),
	.ibar(gnd),
	.o(\p_data[10]~input_o ));
// synopsys translate_off
defparam \p_data[10]~input .bus_hold = "false";
defparam \p_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~41 (
// Equation(s):
// \disk_controller|registers~41_combout  = (\p_data[10]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[10]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~41_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~41 .lut_mask = 16'h8888;
defparam \disk_controller|registers~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][10] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][10] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][10] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][10] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][10] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux21~0 (
// Equation(s):
// \disk_controller|Mux21~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][10]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][10]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][10]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][10]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux21~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][10] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux21~1 (
// Equation(s):
// \disk_controller|Mux21~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux21~0_combout  & ((\disk_controller|registers[3][10]~q ))) # (!\disk_controller|Mux21~0_combout  & (\disk_controller|registers[2][10]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux21~0_combout ))))

	.dataa(\disk_controller|registers[2][10]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux21~0_combout ),
	.datad(\disk_controller|registers[3][10]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux21~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][10] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][10] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][10] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][10] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][10] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux21~2 (
// Equation(s):
// \disk_controller|Mux21~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][10]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][10]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][10]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][10]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux21~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][10] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux21~3 (
// Equation(s):
// \disk_controller|Mux21~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux21~2_combout  & ((\disk_controller|registers[7][10]~q ))) # (!\disk_controller|Mux21~2_combout  & (\disk_controller|registers[5][10]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux21~2_combout ))))

	.dataa(\disk_controller|registers[5][10]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux21~2_combout ),
	.datad(\disk_controller|registers[7][10]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux21~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[10]~10 (
// Equation(s):
// \disk_controller|read_value[10]~10_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux21~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux21~1_combout ))

	.dataa(\disk_controller|Mux21~1_combout ),
	.datab(\disk_controller|Mux21~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[10]~10 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][10] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][10] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][10] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][10] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][10] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][10] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][10] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux21~4 (
// Equation(s):
// \disk_controller|Mux21~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][10]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][10]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][10]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][10]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux21~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][10] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux21~5 (
// Equation(s):
// \disk_controller|Mux21~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux21~4_combout  & ((\disk_controller|registers[11][10]~q ))) # (!\disk_controller|Mux21~4_combout  & (\disk_controller|registers[10][10]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux21~4_combout ))))

	.dataa(\disk_controller|registers[10][10]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux21~4_combout ),
	.datad(\disk_controller|registers[11][10]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux21~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][10] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux21~6 (
// Equation(s):
// \disk_controller|Mux21~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][10]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux21~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux21~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][10]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux21~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][10] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][10] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux21~7 (
// Equation(s):
// \disk_controller|Mux21~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux21~6_combout  & ((\disk_controller|registers[14][10]~q ))) # (!\disk_controller|Mux21~6_combout  & (\disk_controller|registers[13][10]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux21~6_combout ))))

	.dataa(\disk_controller|registers[13][10]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux21~6_combout ),
	.datad(\disk_controller|registers[14][10]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux21~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[10] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[10]~10_combout ),
	.asdata(\disk_controller|Mux21~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[10] .is_wysiwyg = "true";
defparam \disk_controller|read_value[10] .power_up = "low";
// synopsys translate_on

dffeas \e_data[10]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[10]~10_combout ),
	.asdata(\disk_controller|read_value [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[10]~reg0 .is_wysiwyg = "true";
defparam \e_data[10]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~191 (
// Equation(s):
// \Mux6~191_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux6~174_combout )) # (!\adress[3]~input_o  & ((\Mux6~57_combout )))))

	.dataa(\Mux6~174_combout ),
	.datab(\Mux6~57_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~191_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~191 .lut_mask = 16'h00AC;
defparam \Mux6~191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~300 (
// Equation(s):
// \Mux6~300_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[74]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~37_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[74]~input_o ),
	.datad(\Mux6~37_combout ),
	.cin(gnd),
	.combout(\Mux6~300_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~300 .lut_mask = 16'h7520;
defparam \Mux6~300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~192 (
// Equation(s):
// \Mux6~192_combout  = (\adress[4]~input_o  & (\Mux6~300_combout )) # (!\adress[4]~input_o  & ((\Mux6~43_combout )))

	.dataa(\Mux6~300_combout ),
	.datab(\Mux6~43_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~192_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~192 .lut_mask = 16'hAACC;
defparam \Mux6~192 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~193 (
// Equation(s):
// \Mux6~193_combout  = (\adress[3]~input_o  & (\Mux6~192_combout )) # (!\adress[3]~input_o  & ((\Mux6~158_combout )))

	.dataa(\Mux6~192_combout ),
	.datab(\Mux6~158_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~193_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~193 .lut_mask = 16'hAACC;
defparam \Mux6~193 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~194 (
// Equation(s):
// \Mux6~194_combout  = (\Mux6~191_combout ) # ((\adress[2]~input_o  & \Mux6~193_combout ))

	.dataa(\Mux6~191_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux6~193_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~194_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~194 .lut_mask = 16'hEAEA;
defparam \Mux6~194 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~195 (
// Equation(s):
// \Mux6~195_combout  = (\adress[1]~input_o  & (\Mux6~194_combout )) # (!\adress[1]~input_o  & ((\Mux6~185_combout )))

	.dataa(\Mux6~194_combout ),
	.datab(\Mux6~185_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~195_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~195 .lut_mask = 16'hAACC;
defparam \Mux6~195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[11]~11 (
// Equation(s):
// \e_data[11]~11_combout  = (\adress[0]~input_o  & ((\Mux6~195_combout ))) # (!\adress[0]~input_o  & (\Mux6~190_combout ))

	.dataa(\Mux6~190_combout ),
	.datab(\Mux6~195_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[11]~11 .lut_mask = 16'hCCAA;
defparam \e_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[11]~input (
	.i(p_data[11]),
	.ibar(gnd),
	.o(\p_data[11]~input_o ));
// synopsys translate_off
defparam \p_data[11]~input .bus_hold = "false";
defparam \p_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~42 (
// Equation(s):
// \disk_controller|registers~42_combout  = (\p_data[11]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[11]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~42_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~42 .lut_mask = 16'h8888;
defparam \disk_controller|registers~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][11] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][11] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][11] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][11] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][11] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux20~0 (
// Equation(s):
// \disk_controller|Mux20~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][11]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][11]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][11]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][11]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux20~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][11] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux20~1 (
// Equation(s):
// \disk_controller|Mux20~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux20~0_combout  & ((\disk_controller|registers[3][11]~q ))) # (!\disk_controller|Mux20~0_combout  & (\disk_controller|registers[2][11]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux20~0_combout ))))

	.dataa(\disk_controller|registers[2][11]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux20~0_combout ),
	.datad(\disk_controller|registers[3][11]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux20~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][11] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][11] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][11] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~43 (
// Equation(s):
// \disk_controller|registers~43_combout  = (\p_data[11]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~43_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~43 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[4][11] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux20~2 (
// Equation(s):
// \disk_controller|Mux20~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][11]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][11]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][11]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][11]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux20~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][11] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux20~3 (
// Equation(s):
// \disk_controller|Mux20~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux20~2_combout  & ((\disk_controller|registers[7][11]~q ))) # (!\disk_controller|Mux20~2_combout  & (\disk_controller|registers[5][11]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux20~2_combout ))))

	.dataa(\disk_controller|registers[5][11]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux20~2_combout ),
	.datad(\disk_controller|registers[7][11]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux20~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[11]~11 (
// Equation(s):
// \disk_controller|read_value[11]~11_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux20~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux20~1_combout ))

	.dataa(\disk_controller|Mux20~1_combout ),
	.datab(\disk_controller|Mux20~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[11]~11 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][11] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][11] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][11] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][11] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][11] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux20~4 (
// Equation(s):
// \disk_controller|Mux20~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][11]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][11]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][11]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][11]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux20~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][11] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux20~5 (
// Equation(s):
// \disk_controller|Mux20~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux20~4_combout  & ((\disk_controller|registers[11][11]~q ))) # (!\disk_controller|Mux20~4_combout  & (\disk_controller|registers[9][11]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux20~4_combout ))))

	.dataa(\disk_controller|registers[9][11]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux20~4_combout ),
	.datad(\disk_controller|registers[11][11]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux20~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][11] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][11] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][11] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux20~6 (
// Equation(s):
// \disk_controller|Mux20~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][11]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][11]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][11]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][11]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux20~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][11] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][11] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux20~7 (
// Equation(s):
// \disk_controller|Mux20~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux20~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux20~6_combout  & ((\disk_controller|registers[14][11]~q 
// ))) # (!\disk_controller|Mux20~6_combout  & (\disk_controller|Mux20~5_combout ))))

	.dataa(\disk_controller|Mux20~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux20~6_combout ),
	.datad(\disk_controller|registers[14][11]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux20~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[11] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[11]~11_combout ),
	.asdata(\disk_controller|Mux20~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[11] .is_wysiwyg = "true";
defparam \disk_controller|read_value[11] .power_up = "low";
// synopsys translate_on

dffeas \e_data[11]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[11]~11_combout ),
	.asdata(\disk_controller|read_value [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[11]~reg0 .is_wysiwyg = "true";
defparam \e_data[11]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~301 (
// Equation(s):
// \Mux6~301_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[75]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~118_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[75]~input_o ),
	.datad(\Mux6~118_combout ),
	.cin(gnd),
	.combout(\Mux6~301_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~301 .lut_mask = 16'h7520;
defparam \Mux6~301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~196 (
// Equation(s):
// \Mux6~196_combout  = (\adress[4]~input_o  & (\Mux6~301_combout )) # (!\adress[4]~input_o  & ((\Mux6~122_combout )))

	.dataa(\Mux6~301_combout ),
	.datab(\Mux6~122_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~196_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~196 .lut_mask = 16'hAACC;
defparam \Mux6~196 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~197 (
// Equation(s):
// \Mux6~197_combout  = (\adress[3]~input_o  & (\Mux6~196_combout )) # (!\adress[3]~input_o  & ((\Mux6~163_combout )))

	.dataa(\Mux6~196_combout ),
	.datab(\Mux6~163_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~197_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~197 .lut_mask = 16'hAACC;
defparam \Mux6~197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~198 (
// Equation(s):
// \Mux6~198_combout  = (\adress[2]~input_o  & (\Mux6~197_combout )) # (!\adress[2]~input_o  & ((\Mux6~180_combout )))

	.dataa(\Mux6~197_combout ),
	.datab(\Mux6~180_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~198_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~198 .lut_mask = 16'hAACC;
defparam \Mux6~198 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~199 (
// Equation(s):
// \Mux6~199_combout  = (\adress[1]~input_o  & (\Mux6~198_combout )) # (!\adress[1]~input_o  & ((\Mux6~189_combout )))

	.dataa(\Mux6~198_combout ),
	.datab(\Mux6~189_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~199_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~199 .lut_mask = 16'hAACC;
defparam \Mux6~199 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[12]~12 (
// Equation(s):
// \e_data[12]~12_combout  = (\adress[0]~input_o  & ((\Mux6~199_combout ))) # (!\adress[0]~input_o  & (\Mux6~195_combout ))

	.dataa(\Mux6~195_combout ),
	.datab(\Mux6~199_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[12]~12 .lut_mask = 16'hCCAA;
defparam \e_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[12]~input (
	.i(p_data[12]),
	.ibar(gnd),
	.o(\p_data[12]~input_o ));
// synopsys translate_off
defparam \p_data[12]~input .bus_hold = "false";
defparam \p_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~44 (
// Equation(s):
// \disk_controller|registers~44_combout  = (\p_data[12]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[12]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~44_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~44 .lut_mask = 16'h8888;
defparam \disk_controller|registers~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][12] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][12] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][12] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][12] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][12] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux19~0 (
// Equation(s):
// \disk_controller|Mux19~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][12]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][12]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][12]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][12]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux19~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][12] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux19~1 (
// Equation(s):
// \disk_controller|Mux19~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux19~0_combout  & ((\disk_controller|registers[3][12]~q ))) # (!\disk_controller|Mux19~0_combout  & (\disk_controller|registers[2][12]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux19~0_combout ))))

	.dataa(\disk_controller|registers[2][12]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux19~0_combout ),
	.datad(\disk_controller|registers[3][12]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux19~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][12] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][12] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][12] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~45 (
// Equation(s):
// \disk_controller|registers~45_combout  = (\p_data[12]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[12]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~45_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~45 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[4][12] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux19~2 (
// Equation(s):
// \disk_controller|Mux19~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][12]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][12]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][12]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][12]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux19~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][12] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux19~3 (
// Equation(s):
// \disk_controller|Mux19~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux19~2_combout  & ((\disk_controller|registers[7][12]~q ))) # (!\disk_controller|Mux19~2_combout  & (\disk_controller|registers[5][12]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux19~2_combout ))))

	.dataa(\disk_controller|registers[5][12]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux19~2_combout ),
	.datad(\disk_controller|registers[7][12]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux19~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[12]~12 (
// Equation(s):
// \disk_controller|read_value[12]~12_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux19~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux19~1_combout ))

	.dataa(\disk_controller|Mux19~1_combout ),
	.datab(\disk_controller|Mux19~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[12]~12 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][12] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][12] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][12] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][12] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][12] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][12] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][12] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux19~4 (
// Equation(s):
// \disk_controller|Mux19~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][12]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][12]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][12]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][12]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux19~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][12] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux19~5 (
// Equation(s):
// \disk_controller|Mux19~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux19~4_combout  & ((\disk_controller|registers[11][12]~q ))) # (!\disk_controller|Mux19~4_combout  & (\disk_controller|registers[10][12]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux19~4_combout ))))

	.dataa(\disk_controller|registers[10][12]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux19~4_combout ),
	.datad(\disk_controller|registers[11][12]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux19~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][12] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux19~6 (
// Equation(s):
// \disk_controller|Mux19~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][12]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux19~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux19~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][12]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux19~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][12] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][12] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux19~7 (
// Equation(s):
// \disk_controller|Mux19~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux19~6_combout  & ((\disk_controller|registers[14][12]~q ))) # (!\disk_controller|Mux19~6_combout  & (\disk_controller|registers[13][12]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux19~6_combout ))))

	.dataa(\disk_controller|registers[13][12]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux19~6_combout ),
	.datad(\disk_controller|registers[14][12]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux19~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[12] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[12]~12_combout ),
	.asdata(\disk_controller|Mux19~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[12] .is_wysiwyg = "true";
defparam \disk_controller|read_value[12] .power_up = "low";
// synopsys translate_on

dffeas \e_data[12]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[12]~12_combout ),
	.asdata(\disk_controller|read_value [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[12]~reg0 .is_wysiwyg = "true";
defparam \e_data[12]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~302 (
// Equation(s):
// \Mux6~302_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[76]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~78_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[76]~input_o ),
	.datad(\Mux6~78_combout ),
	.cin(gnd),
	.combout(\Mux6~302_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~302 .lut_mask = 16'h7520;
defparam \Mux6~302 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~200 (
// Equation(s):
// \Mux6~200_combout  = (\adress[4]~input_o  & (\Mux6~302_combout )) # (!\adress[4]~input_o  & ((\Mux6~82_combout )))

	.dataa(\Mux6~302_combout ),
	.datab(\Mux6~82_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~200_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~200 .lut_mask = 16'hAACC;
defparam \Mux6~200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~201 (
// Equation(s):
// \Mux6~201_combout  = (\adress[3]~input_o  & (\Mux6~200_combout )) # (!\adress[3]~input_o  & ((\Mux6~166_combout )))

	.dataa(\Mux6~200_combout ),
	.datab(\Mux6~166_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~201_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~201 .lut_mask = 16'hAACC;
defparam \Mux6~201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~202 (
// Equation(s):
// \Mux6~202_combout  = (\adress[2]~input_o  & (\Mux6~201_combout )) # (!\adress[2]~input_o  & ((\Mux6~184_combout )))

	.dataa(\Mux6~201_combout ),
	.datab(\Mux6~184_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~202_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~202 .lut_mask = 16'hAACC;
defparam \Mux6~202 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~203 (
// Equation(s):
// \Mux6~203_combout  = (\adress[1]~input_o  & (\Mux6~202_combout )) # (!\adress[1]~input_o  & ((\Mux6~194_combout )))

	.dataa(\Mux6~202_combout ),
	.datab(\Mux6~194_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~203_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~203 .lut_mask = 16'hAACC;
defparam \Mux6~203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[13]~13 (
// Equation(s):
// \e_data[13]~13_combout  = (\adress[0]~input_o  & ((\Mux6~203_combout ))) # (!\adress[0]~input_o  & (\Mux6~199_combout ))

	.dataa(\Mux6~199_combout ),
	.datab(\Mux6~203_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[13]~13 .lut_mask = 16'hCCAA;
defparam \e_data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[13]~input (
	.i(p_data[13]),
	.ibar(gnd),
	.o(\p_data[13]~input_o ));
// synopsys translate_off
defparam \p_data[13]~input .bus_hold = "false";
defparam \p_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~46 (
// Equation(s):
// \disk_controller|registers~46_combout  = (\p_data[13]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[13]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~46_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~46 .lut_mask = 16'h8888;
defparam \disk_controller|registers~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][13] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][13] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][13] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][13] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][13] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux18~0 (
// Equation(s):
// \disk_controller|Mux18~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][13]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][13]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][13]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][13]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux18~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][13] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux18~1 (
// Equation(s):
// \disk_controller|Mux18~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux18~0_combout  & ((\disk_controller|registers[3][13]~q ))) # (!\disk_controller|Mux18~0_combout  & (\disk_controller|registers[2][13]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux18~0_combout ))))

	.dataa(\disk_controller|registers[2][13]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux18~0_combout ),
	.datad(\disk_controller|registers[3][13]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux18~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][13] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][13] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][13] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~47 (
// Equation(s):
// \disk_controller|registers~47_combout  = (\p_data[13]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~47_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~47 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[4][13] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux18~2 (
// Equation(s):
// \disk_controller|Mux18~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][13]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][13]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][13]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][13]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux18~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][13] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux18~3 (
// Equation(s):
// \disk_controller|Mux18~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux18~2_combout  & ((\disk_controller|registers[7][13]~q ))) # (!\disk_controller|Mux18~2_combout  & (\disk_controller|registers[5][13]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux18~2_combout ))))

	.dataa(\disk_controller|registers[5][13]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux18~2_combout ),
	.datad(\disk_controller|registers[7][13]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux18~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[13]~13 (
// Equation(s):
// \disk_controller|read_value[13]~13_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux18~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux18~1_combout ))

	.dataa(\disk_controller|Mux18~1_combout ),
	.datab(\disk_controller|Mux18~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[13]~13 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][13] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][13] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][13] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][13] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][13] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux18~4 (
// Equation(s):
// \disk_controller|Mux18~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][13]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][13]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][13]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][13]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux18~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][13] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux18~5 (
// Equation(s):
// \disk_controller|Mux18~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux18~4_combout  & ((\disk_controller|registers[11][13]~q ))) # (!\disk_controller|Mux18~4_combout  & (\disk_controller|registers[9][13]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux18~4_combout ))))

	.dataa(\disk_controller|registers[9][13]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux18~4_combout ),
	.datad(\disk_controller|registers[11][13]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux18~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][13] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][13] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][13] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux18~6 (
// Equation(s):
// \disk_controller|Mux18~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][13]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][13]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][13]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][13]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux18~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][13] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][13] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux18~7 (
// Equation(s):
// \disk_controller|Mux18~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux18~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux18~6_combout  & ((\disk_controller|registers[14][13]~q 
// ))) # (!\disk_controller|Mux18~6_combout  & (\disk_controller|Mux18~5_combout ))))

	.dataa(\disk_controller|Mux18~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux18~6_combout ),
	.datad(\disk_controller|registers[14][13]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux18~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[13] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[13]~13_combout ),
	.asdata(\disk_controller|Mux18~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[13] .is_wysiwyg = "true";
defparam \disk_controller|read_value[13] .power_up = "low";
// synopsys translate_on

dffeas \e_data[13]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[13]~13_combout ),
	.asdata(\disk_controller|read_value [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[13]~reg0 .is_wysiwyg = "true";
defparam \e_data[13]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~303 (
// Equation(s):
// \Mux6~303_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[77]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~104_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[77]~input_o ),
	.datad(\Mux6~104_combout ),
	.cin(gnd),
	.combout(\Mux6~303_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~303 .lut_mask = 16'h7520;
defparam \Mux6~303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~204 (
// Equation(s):
// \Mux6~204_combout  = (\adress[4]~input_o  & (\Mux6~303_combout )) # (!\adress[4]~input_o  & ((\Mux6~108_combout )))

	.dataa(\Mux6~303_combout ),
	.datab(\Mux6~108_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~204_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~204 .lut_mask = 16'hAACC;
defparam \Mux6~204 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~205 (
// Equation(s):
// \Mux6~205_combout  = (\adress[3]~input_o  & (\Mux6~204_combout )) # (!\adress[3]~input_o  & ((\Mux6~170_combout )))

	.dataa(\Mux6~204_combout ),
	.datab(\Mux6~170_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~205_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~205 .lut_mask = 16'hAACC;
defparam \Mux6~205 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~206 (
// Equation(s):
// \Mux6~206_combout  = (\adress[2]~input_o  & (\Mux6~205_combout )) # (!\adress[2]~input_o  & ((\Mux6~188_combout )))

	.dataa(\Mux6~205_combout ),
	.datab(\Mux6~188_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~206_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~206 .lut_mask = 16'hAACC;
defparam \Mux6~206 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~207 (
// Equation(s):
// \Mux6~207_combout  = (\adress[1]~input_o  & (\Mux6~206_combout )) # (!\adress[1]~input_o  & ((\Mux6~198_combout )))

	.dataa(\Mux6~206_combout ),
	.datab(\Mux6~198_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~207_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~207 .lut_mask = 16'hAACC;
defparam \Mux6~207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[14]~14 (
// Equation(s):
// \e_data[14]~14_combout  = (\adress[0]~input_o  & ((\Mux6~207_combout ))) # (!\adress[0]~input_o  & (\Mux6~203_combout ))

	.dataa(\Mux6~203_combout ),
	.datab(\Mux6~207_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[14]~14 .lut_mask = 16'hCCAA;
defparam \e_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[14]~input (
	.i(p_data[14]),
	.ibar(gnd),
	.o(\p_data[14]~input_o ));
// synopsys translate_off
defparam \p_data[14]~input .bus_hold = "false";
defparam \p_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~48 (
// Equation(s):
// \disk_controller|registers~48_combout  = (\p_data[14]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[14]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~48_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~48 .lut_mask = 16'h8888;
defparam \disk_controller|registers~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][14] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][14] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][14] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][14] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][14] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux17~0 (
// Equation(s):
// \disk_controller|Mux17~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][14]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][14]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][14]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][14]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux17~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][14] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux17~1 (
// Equation(s):
// \disk_controller|Mux17~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux17~0_combout  & ((\disk_controller|registers[3][14]~q ))) # (!\disk_controller|Mux17~0_combout  & (\disk_controller|registers[2][14]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux17~0_combout ))))

	.dataa(\disk_controller|registers[2][14]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux17~0_combout ),
	.datad(\disk_controller|registers[3][14]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux17~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][14] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][14] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][14] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][14] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][14] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux17~2 (
// Equation(s):
// \disk_controller|Mux17~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][14]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][14]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][14]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][14]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux17~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][14] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux17~3 (
// Equation(s):
// \disk_controller|Mux17~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux17~2_combout  & ((\disk_controller|registers[7][14]~q ))) # (!\disk_controller|Mux17~2_combout  & (\disk_controller|registers[5][14]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux17~2_combout ))))

	.dataa(\disk_controller|registers[5][14]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux17~2_combout ),
	.datad(\disk_controller|registers[7][14]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux17~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[14]~14 (
// Equation(s):
// \disk_controller|read_value[14]~14_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux17~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux17~1_combout ))

	.dataa(\disk_controller|Mux17~1_combout ),
	.datab(\disk_controller|Mux17~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[14]~14 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][14] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][14] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][14] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][14] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][14] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][14] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][14] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux17~4 (
// Equation(s):
// \disk_controller|Mux17~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][14]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][14]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][14]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][14]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux17~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][14] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux17~5 (
// Equation(s):
// \disk_controller|Mux17~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux17~4_combout  & ((\disk_controller|registers[11][14]~q ))) # (!\disk_controller|Mux17~4_combout  & (\disk_controller|registers[10][14]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux17~4_combout ))))

	.dataa(\disk_controller|registers[10][14]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux17~4_combout ),
	.datad(\disk_controller|registers[11][14]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux17~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][14] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux17~6 (
// Equation(s):
// \disk_controller|Mux17~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][14]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux17~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux17~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][14]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux17~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][14] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][14] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux17~7 (
// Equation(s):
// \disk_controller|Mux17~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux17~6_combout  & ((\disk_controller|registers[14][14]~q ))) # (!\disk_controller|Mux17~6_combout  & (\disk_controller|registers[13][14]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux17~6_combout ))))

	.dataa(\disk_controller|registers[13][14]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux17~6_combout ),
	.datad(\disk_controller|registers[14][14]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux17~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[14] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[14]~14_combout ),
	.asdata(\disk_controller|Mux17~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[14] .is_wysiwyg = "true";
defparam \disk_controller|read_value[14] .power_up = "low";
// synopsys translate_on

dffeas \e_data[14]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[14]~14_combout ),
	.asdata(\disk_controller|read_value [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[14]~reg0 .is_wysiwyg = "true";
defparam \e_data[14]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~304 (
// Equation(s):
// \Mux6~304_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[78]~input_o ))) # (!\adress[5]~input_o  & (((\Mux6~52_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[78]~input_o ),
	.datad(\Mux6~52_combout ),
	.cin(gnd),
	.combout(\Mux6~304_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~304 .lut_mask = 16'h7520;
defparam \Mux6~304 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~208 (
// Equation(s):
// \Mux6~208_combout  = (\adress[4]~input_o  & (\Mux6~304_combout )) # (!\adress[4]~input_o  & ((\Mux6~56_combout )))

	.dataa(\Mux6~304_combout ),
	.datab(\Mux6~56_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~208_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~208 .lut_mask = 16'hAACC;
defparam \Mux6~208 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~209 (
// Equation(s):
// \Mux6~209_combout  = (\adress[3]~input_o  & (\Mux6~208_combout )) # (!\adress[3]~input_o  & ((\Mux6~174_combout )))

	.dataa(\Mux6~208_combout ),
	.datab(\Mux6~174_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~209_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~209 .lut_mask = 16'hAACC;
defparam \Mux6~209 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~210 (
// Equation(s):
// \Mux6~210_combout  = (\adress[2]~input_o  & (\Mux6~209_combout )) # (!\adress[2]~input_o  & ((\Mux6~193_combout )))

	.dataa(\Mux6~209_combout ),
	.datab(\Mux6~193_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~210_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~210 .lut_mask = 16'hAACC;
defparam \Mux6~210 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~211 (
// Equation(s):
// \Mux6~211_combout  = (\adress[1]~input_o  & (\Mux6~210_combout )) # (!\adress[1]~input_o  & ((\Mux6~202_combout )))

	.dataa(\Mux6~210_combout ),
	.datab(\Mux6~202_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~211_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~211 .lut_mask = 16'hAACC;
defparam \Mux6~211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[15]~15 (
// Equation(s):
// \e_data[15]~15_combout  = (\adress[0]~input_o  & ((\Mux6~211_combout ))) # (!\adress[0]~input_o  & (\Mux6~207_combout ))

	.dataa(\Mux6~207_combout ),
	.datab(\Mux6~211_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[15]~15 .lut_mask = 16'hCCAA;
defparam \e_data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[15]~input (
	.i(p_data[15]),
	.ibar(gnd),
	.o(\p_data[15]~input_o ));
// synopsys translate_off
defparam \p_data[15]~input .bus_hold = "false";
defparam \p_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~49 (
// Equation(s):
// \disk_controller|registers~49_combout  = (\p_data[15]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[15]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~49_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~49 .lut_mask = 16'h8888;
defparam \disk_controller|registers~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][15] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][15] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][15] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][15] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][15] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux16~0 (
// Equation(s):
// \disk_controller|Mux16~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][15]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][15]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][15]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][15]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux16~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][15] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux16~1 (
// Equation(s):
// \disk_controller|Mux16~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux16~0_combout  & ((\disk_controller|registers[3][15]~q ))) # (!\disk_controller|Mux16~0_combout  & (\disk_controller|registers[2][15]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux16~0_combout ))))

	.dataa(\disk_controller|registers[2][15]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux16~0_combout ),
	.datad(\disk_controller|registers[3][15]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux16~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][15] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][15] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][15] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][15] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][15] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux16~2 (
// Equation(s):
// \disk_controller|Mux16~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][15]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][15]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][15]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][15]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux16~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][15] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux16~3 (
// Equation(s):
// \disk_controller|Mux16~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux16~2_combout  & ((\disk_controller|registers[7][15]~q ))) # (!\disk_controller|Mux16~2_combout  & (\disk_controller|registers[5][15]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux16~2_combout ))))

	.dataa(\disk_controller|registers[5][15]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux16~2_combout ),
	.datad(\disk_controller|registers[7][15]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux16~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[15]~15 (
// Equation(s):
// \disk_controller|read_value[15]~15_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux16~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux16~1_combout ))

	.dataa(\disk_controller|Mux16~1_combout ),
	.datab(\disk_controller|Mux16~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[15]~15 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][15] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][15] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][15] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][15] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][15] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux16~4 (
// Equation(s):
// \disk_controller|Mux16~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][15]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][15]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][15]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][15]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux16~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][15] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux16~5 (
// Equation(s):
// \disk_controller|Mux16~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux16~4_combout  & ((\disk_controller|registers[11][15]~q ))) # (!\disk_controller|Mux16~4_combout  & (\disk_controller|registers[9][15]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux16~4_combout ))))

	.dataa(\disk_controller|registers[9][15]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux16~4_combout ),
	.datad(\disk_controller|registers[11][15]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux16~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][15] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][15] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][15] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux16~6 (
// Equation(s):
// \disk_controller|Mux16~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][15]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][15]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][15]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][15]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux16~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][15] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][15] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux16~7 (
// Equation(s):
// \disk_controller|Mux16~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux16~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux16~6_combout  & ((\disk_controller|registers[14][15]~q 
// ))) # (!\disk_controller|Mux16~6_combout  & (\disk_controller|Mux16~5_combout ))))

	.dataa(\disk_controller|Mux16~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux16~6_combout ),
	.datad(\disk_controller|registers[14][15]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux16~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[15] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[15]~15_combout ),
	.asdata(\disk_controller|Mux16~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[15] .is_wysiwyg = "true";
defparam \disk_controller|read_value[15] .power_up = "low";
// synopsys translate_on

dffeas \e_data[15]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[15]~15_combout ),
	.asdata(\disk_controller|read_value [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[15]~reg0 .is_wysiwyg = "true";
defparam \e_data[15]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~212 (
// Equation(s):
// \Mux6~212_combout  = (\adress[5]~input_o  & (((\dev_in[79]~input_o  & !\adress[6]~input_o )))) # (!\adress[5]~input_o  & (\Mux6~131_combout ))

	.dataa(\Mux6~131_combout ),
	.datab(\dev_in[79]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~212_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~212 .lut_mask = 16'h0ACA;
defparam \Mux6~212 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~213 (
// Equation(s):
// \Mux6~213_combout  = (\adress[4]~input_o  & (\Mux6~212_combout )) # (!\adress[4]~input_o  & ((\Mux6~134_combout )))

	.dataa(\Mux6~212_combout ),
	.datab(\Mux6~134_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~213_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~213 .lut_mask = 16'hAACC;
defparam \Mux6~213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~214 (
// Equation(s):
// \Mux6~214_combout  = (\adress[3]~input_o  & (\Mux6~213_combout )) # (!\adress[3]~input_o  & ((\Mux6~179_combout )))

	.dataa(\Mux6~213_combout ),
	.datab(\Mux6~179_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~214_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~214 .lut_mask = 16'hAACC;
defparam \Mux6~214 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~215 (
// Equation(s):
// \Mux6~215_combout  = (\adress[2]~input_o  & (\Mux6~214_combout )) # (!\adress[2]~input_o  & ((\Mux6~197_combout )))

	.dataa(\Mux6~214_combout ),
	.datab(\Mux6~197_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~215_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~215 .lut_mask = 16'hAACC;
defparam \Mux6~215 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~216 (
// Equation(s):
// \Mux6~216_combout  = (\adress[1]~input_o  & (\Mux6~215_combout )) # (!\adress[1]~input_o  & ((\Mux6~206_combout )))

	.dataa(\Mux6~215_combout ),
	.datab(\Mux6~206_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~216_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~216 .lut_mask = 16'hAACC;
defparam \Mux6~216 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[16]~16 (
// Equation(s):
// \e_data[16]~16_combout  = (\adress[0]~input_o  & ((\Mux6~216_combout ))) # (!\adress[0]~input_o  & (\Mux6~211_combout ))

	.dataa(\Mux6~211_combout ),
	.datab(\Mux6~216_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[16]~16 .lut_mask = 16'hCCAA;
defparam \e_data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[16]~input (
	.i(p_data[16]),
	.ibar(gnd),
	.o(\p_data[16]~input_o ));
// synopsys translate_off
defparam \p_data[16]~input .bus_hold = "false";
defparam \p_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~50 (
// Equation(s):
// \disk_controller|registers~50_combout  = (\p_data[16]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[16]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~50_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~50 .lut_mask = 16'h8888;
defparam \disk_controller|registers~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][16] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][16] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][16] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][16] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][16] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux15~0 (
// Equation(s):
// \disk_controller|Mux15~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][16]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][16]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][16]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][16]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux15~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][16] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux15~1 (
// Equation(s):
// \disk_controller|Mux15~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux15~0_combout  & ((\disk_controller|registers[3][16]~q ))) # (!\disk_controller|Mux15~0_combout  & (\disk_controller|registers[2][16]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux15~0_combout ))))

	.dataa(\disk_controller|registers[2][16]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux15~0_combout ),
	.datad(\disk_controller|registers[3][16]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux15~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][16] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][16] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][16] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][16] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][16] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux15~2 (
// Equation(s):
// \disk_controller|Mux15~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][16]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][16]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][16]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][16]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux15~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][16] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux15~3 (
// Equation(s):
// \disk_controller|Mux15~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux15~2_combout  & ((\disk_controller|registers[7][16]~q ))) # (!\disk_controller|Mux15~2_combout  & (\disk_controller|registers[5][16]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux15~2_combout ))))

	.dataa(\disk_controller|registers[5][16]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux15~2_combout ),
	.datad(\disk_controller|registers[7][16]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux15~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[16]~16 (
// Equation(s):
// \disk_controller|read_value[16]~16_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux15~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux15~1_combout ))

	.dataa(\disk_controller|Mux15~1_combout ),
	.datab(\disk_controller|Mux15~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[16]~16 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][16] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][16] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][16] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][16] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][16] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][16] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][16] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux15~4 (
// Equation(s):
// \disk_controller|Mux15~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][16]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][16]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][16]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][16]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux15~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][16] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux15~5 (
// Equation(s):
// \disk_controller|Mux15~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux15~4_combout  & ((\disk_controller|registers[11][16]~q ))) # (!\disk_controller|Mux15~4_combout  & (\disk_controller|registers[10][16]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux15~4_combout ))))

	.dataa(\disk_controller|registers[10][16]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux15~4_combout ),
	.datad(\disk_controller|registers[11][16]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux15~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][16] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux15~6 (
// Equation(s):
// \disk_controller|Mux15~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][16]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux15~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux15~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][16]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux15~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][16] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][16] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux15~7 (
// Equation(s):
// \disk_controller|Mux15~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux15~6_combout  & ((\disk_controller|registers[14][16]~q ))) # (!\disk_controller|Mux15~6_combout  & (\disk_controller|registers[13][16]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux15~6_combout ))))

	.dataa(\disk_controller|registers[13][16]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux15~6_combout ),
	.datad(\disk_controller|registers[14][16]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux15~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[16] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[16]~16_combout ),
	.asdata(\disk_controller|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[16] .is_wysiwyg = "true";
defparam \disk_controller|read_value[16] .power_up = "low";
// synopsys translate_on

dffeas \e_data[16]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[16]~16_combout ),
	.asdata(\disk_controller|read_value [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[16]~reg0 .is_wysiwyg = "true";
defparam \e_data[16]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~217 (
// Equation(s):
// \Mux6~217_combout  = (\adress[6]~input_o  & (\dev_in[112]~input_o  & !\adress[5]~input_o ))

	.dataa(\adress[6]~input_o ),
	.datab(\dev_in[112]~input_o ),
	.datac(gnd),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~217_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~217 .lut_mask = 16'h0088;
defparam \Mux6~217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~218 (
// Equation(s):
// \Mux6~218_combout  = (!\adress[6]~input_o  & ((\adress[5]~input_o  & (\dev_in[80]~input_o )) # (!\adress[5]~input_o  & ((\dev_in[48]~input_o )))))

	.dataa(\dev_in[80]~input_o ),
	.datab(\dev_in[48]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~218_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~218 .lut_mask = 16'h00AC;
defparam \Mux6~218 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~219 (
// Equation(s):
// \Mux6~219_combout  = (\adress[4]~input_o  & (((\Mux6~217_combout ) # (\Mux6~218_combout )))) # (!\adress[4]~input_o  & (\Mux6~146_combout ))

	.dataa(\Mux6~146_combout ),
	.datab(\adress[4]~input_o ),
	.datac(\Mux6~217_combout ),
	.datad(\Mux6~218_combout ),
	.cin(gnd),
	.combout(\Mux6~219_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~219 .lut_mask = 16'hEEE2;
defparam \Mux6~219 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~220 (
// Equation(s):
// \Mux6~220_combout  = (\adress[3]~input_o  & (\Mux6~219_combout )) # (!\adress[3]~input_o  & ((\Mux6~183_combout )))

	.dataa(\Mux6~219_combout ),
	.datab(\Mux6~183_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~220_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~220 .lut_mask = 16'hAACC;
defparam \Mux6~220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~221 (
// Equation(s):
// \Mux6~221_combout  = (\adress[2]~input_o  & (\Mux6~220_combout )) # (!\adress[2]~input_o  & ((\Mux6~201_combout )))

	.dataa(\Mux6~220_combout ),
	.datab(\Mux6~201_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~221_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~221 .lut_mask = 16'hAACC;
defparam \Mux6~221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~222 (
// Equation(s):
// \Mux6~222_combout  = (\adress[1]~input_o  & (\Mux6~221_combout )) # (!\adress[1]~input_o  & ((\Mux6~210_combout )))

	.dataa(\Mux6~221_combout ),
	.datab(\Mux6~210_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~222_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~222 .lut_mask = 16'hAACC;
defparam \Mux6~222 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[17]~17 (
// Equation(s):
// \e_data[17]~17_combout  = (\adress[0]~input_o  & ((\Mux6~222_combout ))) # (!\adress[0]~input_o  & (\Mux6~216_combout ))

	.dataa(\Mux6~216_combout ),
	.datab(\Mux6~222_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[17]~17 .lut_mask = 16'hCCAA;
defparam \e_data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[17]~input (
	.i(p_data[17]),
	.ibar(gnd),
	.o(\p_data[17]~input_o ));
// synopsys translate_off
defparam \p_data[17]~input .bus_hold = "false";
defparam \p_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~51 (
// Equation(s):
// \disk_controller|registers~51_combout  = (\p_data[17]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[17]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~51_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~51 .lut_mask = 16'h8888;
defparam \disk_controller|registers~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][17] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][17] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][17] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][17] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][17] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux14~0 (
// Equation(s):
// \disk_controller|Mux14~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][17]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][17]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][17]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][17]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux14~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][17] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux14~1 (
// Equation(s):
// \disk_controller|Mux14~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux14~0_combout  & ((\disk_controller|registers[3][17]~q ))) # (!\disk_controller|Mux14~0_combout  & (\disk_controller|registers[2][17]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux14~0_combout ))))

	.dataa(\disk_controller|registers[2][17]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux14~0_combout ),
	.datad(\disk_controller|registers[3][17]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux14~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][17] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][17] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][17] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][17] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][17] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux14~2 (
// Equation(s):
// \disk_controller|Mux14~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][17]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][17]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][17]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][17]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux14~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][17] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux14~3 (
// Equation(s):
// \disk_controller|Mux14~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux14~2_combout  & ((\disk_controller|registers[7][17]~q ))) # (!\disk_controller|Mux14~2_combout  & (\disk_controller|registers[5][17]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux14~2_combout ))))

	.dataa(\disk_controller|registers[5][17]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux14~2_combout ),
	.datad(\disk_controller|registers[7][17]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux14~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[17]~17 (
// Equation(s):
// \disk_controller|read_value[17]~17_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux14~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux14~1_combout ))

	.dataa(\disk_controller|Mux14~1_combout ),
	.datab(\disk_controller|Mux14~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[17]~17 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][17] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][17] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][17] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][17] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][17] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux14~4 (
// Equation(s):
// \disk_controller|Mux14~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][17]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][17]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][17]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][17]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux14~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][17] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux14~5 (
// Equation(s):
// \disk_controller|Mux14~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux14~4_combout  & ((\disk_controller|registers[11][17]~q ))) # (!\disk_controller|Mux14~4_combout  & (\disk_controller|registers[9][17]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux14~4_combout ))))

	.dataa(\disk_controller|registers[9][17]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux14~4_combout ),
	.datad(\disk_controller|registers[11][17]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux14~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][17] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][17] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][17] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux14~6 (
// Equation(s):
// \disk_controller|Mux14~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][17]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][17]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][17]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][17]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux14~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][17] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][17] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux14~7 (
// Equation(s):
// \disk_controller|Mux14~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux14~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux14~6_combout  & ((\disk_controller|registers[14][17]~q 
// ))) # (!\disk_controller|Mux14~6_combout  & (\disk_controller|Mux14~5_combout ))))

	.dataa(\disk_controller|Mux14~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux14~6_combout ),
	.datad(\disk_controller|registers[14][17]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux14~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[17] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[17]~17_combout ),
	.asdata(\disk_controller|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[17] .is_wysiwyg = "true";
defparam \disk_controller|read_value[17] .power_up = "low";
// synopsys translate_on

dffeas \e_data[17]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[17]~17_combout ),
	.asdata(\disk_controller|read_value [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[17]~reg0 .is_wysiwyg = "true";
defparam \e_data[17]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~223 (
// Equation(s):
// \Mux6~223_combout  = (\adress[6]~input_o  & (\dev_in[113]~input_o  & !\adress[5]~input_o ))

	.dataa(\adress[6]~input_o ),
	.datab(\dev_in[113]~input_o ),
	.datac(gnd),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~223_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~223 .lut_mask = 16'h0088;
defparam \Mux6~223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~224 (
// Equation(s):
// \Mux6~224_combout  = (!\adress[6]~input_o  & ((\adress[5]~input_o  & (\dev_in[81]~input_o )) # (!\adress[5]~input_o  & ((\dev_in[49]~input_o )))))

	.dataa(\dev_in[81]~input_o ),
	.datab(\dev_in[49]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~224_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~224 .lut_mask = 16'h00AC;
defparam \Mux6~224 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~225 (
// Equation(s):
// \Mux6~225_combout  = (\adress[4]~input_o  & (((\Mux6~223_combout ) # (\Mux6~224_combout )))) # (!\adress[4]~input_o  & (\Mux6~152_combout ))

	.dataa(\Mux6~152_combout ),
	.datab(\adress[4]~input_o ),
	.datac(\Mux6~223_combout ),
	.datad(\Mux6~224_combout ),
	.cin(gnd),
	.combout(\Mux6~225_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~225 .lut_mask = 16'hEEE2;
defparam \Mux6~225 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~226 (
// Equation(s):
// \Mux6~226_combout  = (\adress[3]~input_o  & (\Mux6~225_combout )) # (!\adress[3]~input_o  & ((\Mux6~187_combout )))

	.dataa(\Mux6~225_combout ),
	.datab(\Mux6~187_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~226_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~226 .lut_mask = 16'hAACC;
defparam \Mux6~226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~227 (
// Equation(s):
// \Mux6~227_combout  = (\adress[2]~input_o  & (\Mux6~226_combout )) # (!\adress[2]~input_o  & ((\Mux6~205_combout )))

	.dataa(\Mux6~226_combout ),
	.datab(\Mux6~205_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~227_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~227 .lut_mask = 16'hAACC;
defparam \Mux6~227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~228 (
// Equation(s):
// \Mux6~228_combout  = (\adress[1]~input_o  & (\Mux6~227_combout )) # (!\adress[1]~input_o  & ((\Mux6~215_combout )))

	.dataa(\Mux6~227_combout ),
	.datab(\Mux6~215_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~228_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~228 .lut_mask = 16'hAACC;
defparam \Mux6~228 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[18]~18 (
// Equation(s):
// \e_data[18]~18_combout  = (\adress[0]~input_o  & ((\Mux6~228_combout ))) # (!\adress[0]~input_o  & (\Mux6~222_combout ))

	.dataa(\Mux6~222_combout ),
	.datab(\Mux6~228_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[18]~18 .lut_mask = 16'hCCAA;
defparam \e_data[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[18]~input (
	.i(p_data[18]),
	.ibar(gnd),
	.o(\p_data[18]~input_o ));
// synopsys translate_off
defparam \p_data[18]~input .bus_hold = "false";
defparam \p_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~52 (
// Equation(s):
// \disk_controller|registers~52_combout  = (\p_data[18]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[18]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~52_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~52 .lut_mask = 16'h8888;
defparam \disk_controller|registers~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][18] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][18] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][18] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][18] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][18] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux13~0 (
// Equation(s):
// \disk_controller|Mux13~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][18]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][18]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][18]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][18]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux13~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][18] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux13~1 (
// Equation(s):
// \disk_controller|Mux13~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux13~0_combout  & ((\disk_controller|registers[3][18]~q ))) # (!\disk_controller|Mux13~0_combout  & (\disk_controller|registers[2][18]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux13~0_combout ))))

	.dataa(\disk_controller|registers[2][18]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux13~0_combout ),
	.datad(\disk_controller|registers[3][18]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux13~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][18] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][18] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][18] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][18] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][18] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux13~2 (
// Equation(s):
// \disk_controller|Mux13~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][18]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][18]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][18]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][18]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux13~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][18] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux13~3 (
// Equation(s):
// \disk_controller|Mux13~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux13~2_combout  & ((\disk_controller|registers[7][18]~q ))) # (!\disk_controller|Mux13~2_combout  & (\disk_controller|registers[5][18]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux13~2_combout ))))

	.dataa(\disk_controller|registers[5][18]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux13~2_combout ),
	.datad(\disk_controller|registers[7][18]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux13~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[18]~18 (
// Equation(s):
// \disk_controller|read_value[18]~18_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux13~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux13~1_combout ))

	.dataa(\disk_controller|Mux13~1_combout ),
	.datab(\disk_controller|Mux13~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[18]~18 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][18] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][18] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][18] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][18] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][18] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][18] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][18] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux13~4 (
// Equation(s):
// \disk_controller|Mux13~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][18]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][18]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][18]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][18]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux13~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][18] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux13~5 (
// Equation(s):
// \disk_controller|Mux13~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux13~4_combout  & ((\disk_controller|registers[11][18]~q ))) # (!\disk_controller|Mux13~4_combout  & (\disk_controller|registers[10][18]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux13~4_combout ))))

	.dataa(\disk_controller|registers[10][18]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux13~4_combout ),
	.datad(\disk_controller|registers[11][18]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux13~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][18] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux13~6 (
// Equation(s):
// \disk_controller|Mux13~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][18]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux13~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux13~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][18]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux13~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][18] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][18] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux13~7 (
// Equation(s):
// \disk_controller|Mux13~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux13~6_combout  & ((\disk_controller|registers[14][18]~q ))) # (!\disk_controller|Mux13~6_combout  & (\disk_controller|registers[13][18]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux13~6_combout ))))

	.dataa(\disk_controller|registers[13][18]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux13~6_combout ),
	.datad(\disk_controller|registers[14][18]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux13~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[18] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[18]~18_combout ),
	.asdata(\disk_controller|Mux13~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[18] .is_wysiwyg = "true";
defparam \disk_controller|read_value[18] .power_up = "low";
// synopsys translate_on

dffeas \e_data[18]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[18]~18_combout ),
	.asdata(\disk_controller|read_value [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[18]~reg0 .is_wysiwyg = "true";
defparam \e_data[18]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~229 (
// Equation(s):
// \Mux6~229_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux6~48_combout )) # (!\adress[4]~input_o  & ((\Mux6~45_combout )))))

	.dataa(\Mux6~48_combout ),
	.datab(\Mux6~45_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~229_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~229 .lut_mask = 16'h00AC;
defparam \Mux6~229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~230 (
// Equation(s):
// \Mux6~230_combout  = (\adress[4]~input_o  & (\dev_in[82]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[66]~input_o )))

	.dataa(\dev_in[82]~input_o ),
	.datab(\dev_in[66]~input_o ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~230_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~230 .lut_mask = 16'hAACC;
defparam \Mux6~230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~305 (
// Equation(s):
// \Mux6~305_combout  = (\Mux6~229_combout ) # ((\adress[5]~input_o  & (!\adress[6]~input_o  & \Mux6~230_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux6~229_combout ),
	.datad(\Mux6~230_combout ),
	.cin(gnd),
	.combout(\Mux6~305_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~305 .lut_mask = 16'hF2F0;
defparam \Mux6~305 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~231 (
// Equation(s):
// \Mux6~231_combout  = (\adress[3]~input_o  & (\Mux6~305_combout )) # (!\adress[3]~input_o  & ((\Mux6~192_combout )))

	.dataa(\Mux6~305_combout ),
	.datab(\Mux6~192_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~231_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~231 .lut_mask = 16'hAACC;
defparam \Mux6~231 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~232 (
// Equation(s):
// \Mux6~232_combout  = (\adress[2]~input_o  & (\Mux6~231_combout )) # (!\adress[2]~input_o  & ((\Mux6~209_combout )))

	.dataa(\Mux6~231_combout ),
	.datab(\Mux6~209_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~232_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~232 .lut_mask = 16'hAACC;
defparam \Mux6~232 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~233 (
// Equation(s):
// \Mux6~233_combout  = (\adress[1]~input_o  & (\Mux6~232_combout )) # (!\adress[1]~input_o  & ((\Mux6~221_combout )))

	.dataa(\Mux6~232_combout ),
	.datab(\Mux6~221_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~233_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~233 .lut_mask = 16'hAACC;
defparam \Mux6~233 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[19]~19 (
// Equation(s):
// \e_data[19]~19_combout  = (\adress[0]~input_o  & ((\Mux6~233_combout ))) # (!\adress[0]~input_o  & (\Mux6~228_combout ))

	.dataa(\Mux6~228_combout ),
	.datab(\Mux6~233_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[19]~19 .lut_mask = 16'hCCAA;
defparam \e_data[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[19]~input (
	.i(p_data[19]),
	.ibar(gnd),
	.o(\p_data[19]~input_o ));
// synopsys translate_off
defparam \p_data[19]~input .bus_hold = "false";
defparam \p_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~53 (
// Equation(s):
// \disk_controller|registers~53_combout  = (\p_data[19]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[19]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~53_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~53 .lut_mask = 16'h8888;
defparam \disk_controller|registers~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][19] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][19] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][19] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][19] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][19] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux12~0 (
// Equation(s):
// \disk_controller|Mux12~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][19]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][19]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][19]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][19]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux12~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][19] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux12~1 (
// Equation(s):
// \disk_controller|Mux12~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux12~0_combout  & ((\disk_controller|registers[3][19]~q ))) # (!\disk_controller|Mux12~0_combout  & (\disk_controller|registers[2][19]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux12~0_combout ))))

	.dataa(\disk_controller|registers[2][19]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux12~0_combout ),
	.datad(\disk_controller|registers[3][19]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux12~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][19] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][19] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][19] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][19] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][19] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux12~2 (
// Equation(s):
// \disk_controller|Mux12~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][19]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][19]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][19]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][19]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux12~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][19] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux12~3 (
// Equation(s):
// \disk_controller|Mux12~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux12~2_combout  & ((\disk_controller|registers[7][19]~q ))) # (!\disk_controller|Mux12~2_combout  & (\disk_controller|registers[5][19]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux12~2_combout ))))

	.dataa(\disk_controller|registers[5][19]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux12~2_combout ),
	.datad(\disk_controller|registers[7][19]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux12~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[19]~19 (
// Equation(s):
// \disk_controller|read_value[19]~19_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux12~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux12~1_combout ))

	.dataa(\disk_controller|Mux12~1_combout ),
	.datab(\disk_controller|Mux12~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[19]~19 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][19] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][19] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][19] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][19] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][19] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux12~4 (
// Equation(s):
// \disk_controller|Mux12~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][19]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][19]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][19]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][19]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux12~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][19] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux12~5 (
// Equation(s):
// \disk_controller|Mux12~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux12~4_combout  & ((\disk_controller|registers[11][19]~q ))) # (!\disk_controller|Mux12~4_combout  & (\disk_controller|registers[9][19]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux12~4_combout ))))

	.dataa(\disk_controller|registers[9][19]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux12~4_combout ),
	.datad(\disk_controller|registers[11][19]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux12~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][19] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][19] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][19] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux12~6 (
// Equation(s):
// \disk_controller|Mux12~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][19]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][19]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][19]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][19]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux12~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][19] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][19] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux12~7 (
// Equation(s):
// \disk_controller|Mux12~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux12~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux12~6_combout  & ((\disk_controller|registers[14][19]~q 
// ))) # (!\disk_controller|Mux12~6_combout  & (\disk_controller|Mux12~5_combout ))))

	.dataa(\disk_controller|Mux12~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux12~6_combout ),
	.datad(\disk_controller|registers[14][19]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux12~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[19] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[19]~19_combout ),
	.asdata(\disk_controller|Mux12~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[19] .is_wysiwyg = "true";
defparam \disk_controller|read_value[19] .power_up = "low";
// synopsys translate_on

dffeas \e_data[19]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[19]~19_combout ),
	.asdata(\disk_controller|read_value [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[19]~reg0 .is_wysiwyg = "true";
defparam \e_data[19]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~234 (
// Equation(s):
// \Mux6~234_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux6~127_combout )) # (!\adress[4]~input_o  & ((\Mux6~124_combout )))))

	.dataa(\Mux6~127_combout ),
	.datab(\Mux6~124_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~234_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~234 .lut_mask = 16'h00AC;
defparam \Mux6~234 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~235 (
// Equation(s):
// \Mux6~235_combout  = (\adress[4]~input_o  & (\dev_in[83]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[67]~input_o )))

	.dataa(\dev_in[83]~input_o ),
	.datab(\dev_in[67]~input_o ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~235_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~235 .lut_mask = 16'hAACC;
defparam \Mux6~235 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~306 (
// Equation(s):
// \Mux6~306_combout  = (\Mux6~234_combout ) # ((\adress[5]~input_o  & (!\adress[6]~input_o  & \Mux6~235_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux6~234_combout ),
	.datad(\Mux6~235_combout ),
	.cin(gnd),
	.combout(\Mux6~306_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~306 .lut_mask = 16'hF2F0;
defparam \Mux6~306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~236 (
// Equation(s):
// \Mux6~236_combout  = (\adress[3]~input_o  & (\Mux6~306_combout )) # (!\adress[3]~input_o  & ((\Mux6~196_combout )))

	.dataa(\Mux6~306_combout ),
	.datab(\Mux6~196_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~236_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~236 .lut_mask = 16'hAACC;
defparam \Mux6~236 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~237 (
// Equation(s):
// \Mux6~237_combout  = (\adress[2]~input_o  & (\Mux6~236_combout )) # (!\adress[2]~input_o  & ((\Mux6~214_combout )))

	.dataa(\Mux6~236_combout ),
	.datab(\Mux6~214_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~237_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~237 .lut_mask = 16'hAACC;
defparam \Mux6~237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~238 (
// Equation(s):
// \Mux6~238_combout  = (\adress[1]~input_o  & (\Mux6~237_combout )) # (!\adress[1]~input_o  & ((\Mux6~227_combout )))

	.dataa(\Mux6~237_combout ),
	.datab(\Mux6~227_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~238_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~238 .lut_mask = 16'hAACC;
defparam \Mux6~238 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[20]~20 (
// Equation(s):
// \e_data[20]~20_combout  = (\adress[0]~input_o  & ((\Mux6~238_combout ))) # (!\adress[0]~input_o  & (\Mux6~233_combout ))

	.dataa(\Mux6~233_combout ),
	.datab(\Mux6~238_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[20]~20 .lut_mask = 16'hCCAA;
defparam \e_data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[20]~input (
	.i(p_data[20]),
	.ibar(gnd),
	.o(\p_data[20]~input_o ));
// synopsys translate_off
defparam \p_data[20]~input .bus_hold = "false";
defparam \p_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~54 (
// Equation(s):
// \disk_controller|registers~54_combout  = (\p_data[20]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[20]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~54_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~54 .lut_mask = 16'h8888;
defparam \disk_controller|registers~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][20] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][20] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][20] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][20] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][20] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux11~0 (
// Equation(s):
// \disk_controller|Mux11~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][20]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][20]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][20]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][20]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux11~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][20] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux11~1 (
// Equation(s):
// \disk_controller|Mux11~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux11~0_combout  & ((\disk_controller|registers[3][20]~q ))) # (!\disk_controller|Mux11~0_combout  & (\disk_controller|registers[2][20]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux11~0_combout ))))

	.dataa(\disk_controller|registers[2][20]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux11~0_combout ),
	.datad(\disk_controller|registers[3][20]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux11~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][20] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][20] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][20] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][20] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][20] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux11~2 (
// Equation(s):
// \disk_controller|Mux11~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][20]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][20]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][20]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][20]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux11~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][20] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux11~3 (
// Equation(s):
// \disk_controller|Mux11~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux11~2_combout  & ((\disk_controller|registers[7][20]~q ))) # (!\disk_controller|Mux11~2_combout  & (\disk_controller|registers[5][20]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux11~2_combout ))))

	.dataa(\disk_controller|registers[5][20]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux11~2_combout ),
	.datad(\disk_controller|registers[7][20]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux11~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[20]~20 (
// Equation(s):
// \disk_controller|read_value[20]~20_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux11~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux11~1_combout ))

	.dataa(\disk_controller|Mux11~1_combout ),
	.datab(\disk_controller|Mux11~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[20]~20 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][20] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][20] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][20] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][20] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][20] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][20] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][20] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux11~4 (
// Equation(s):
// \disk_controller|Mux11~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][20]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][20]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][20]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][20]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux11~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][20] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux11~5 (
// Equation(s):
// \disk_controller|Mux11~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux11~4_combout  & ((\disk_controller|registers[11][20]~q ))) # (!\disk_controller|Mux11~4_combout  & (\disk_controller|registers[10][20]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux11~4_combout ))))

	.dataa(\disk_controller|registers[10][20]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux11~4_combout ),
	.datad(\disk_controller|registers[11][20]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux11~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][20] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux11~6 (
// Equation(s):
// \disk_controller|Mux11~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][20]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux11~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux11~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][20]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux11~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][20] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][20] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux11~7 (
// Equation(s):
// \disk_controller|Mux11~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux11~6_combout  & ((\disk_controller|registers[14][20]~q ))) # (!\disk_controller|Mux11~6_combout  & (\disk_controller|registers[13][20]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux11~6_combout ))))

	.dataa(\disk_controller|registers[13][20]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux11~6_combout ),
	.datad(\disk_controller|registers[14][20]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux11~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[20] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[20]~20_combout ),
	.asdata(\disk_controller|Mux11~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [20]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[20] .is_wysiwyg = "true";
defparam \disk_controller|read_value[20] .power_up = "low";
// synopsys translate_on

dffeas \e_data[20]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[20]~20_combout ),
	.asdata(\disk_controller|read_value [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[20]~reg0 .is_wysiwyg = "true";
defparam \e_data[20]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~239 (
// Equation(s):
// \Mux6~239_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux6~87_combout )) # (!\adress[4]~input_o  & ((\Mux6~84_combout )))))

	.dataa(\Mux6~87_combout ),
	.datab(\Mux6~84_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~239_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~239 .lut_mask = 16'h00AC;
defparam \Mux6~239 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~240 (
// Equation(s):
// \Mux6~240_combout  = (\adress[4]~input_o  & (\dev_in[84]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[68]~input_o )))

	.dataa(\dev_in[84]~input_o ),
	.datab(\dev_in[68]~input_o ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~240_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~240 .lut_mask = 16'hAACC;
defparam \Mux6~240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~307 (
// Equation(s):
// \Mux6~307_combout  = (\Mux6~239_combout ) # ((\adress[5]~input_o  & (!\adress[6]~input_o  & \Mux6~240_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux6~239_combout ),
	.datad(\Mux6~240_combout ),
	.cin(gnd),
	.combout(\Mux6~307_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~307 .lut_mask = 16'hF2F0;
defparam \Mux6~307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~241 (
// Equation(s):
// \Mux6~241_combout  = (\adress[3]~input_o  & (\Mux6~307_combout )) # (!\adress[3]~input_o  & ((\Mux6~200_combout )))

	.dataa(\Mux6~307_combout ),
	.datab(\Mux6~200_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~241_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~241 .lut_mask = 16'hAACC;
defparam \Mux6~241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~242 (
// Equation(s):
// \Mux6~242_combout  = (\adress[2]~input_o  & (\Mux6~241_combout )) # (!\adress[2]~input_o  & ((\Mux6~220_combout )))

	.dataa(\Mux6~241_combout ),
	.datab(\Mux6~220_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~242_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~242 .lut_mask = 16'hAACC;
defparam \Mux6~242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~243 (
// Equation(s):
// \Mux6~243_combout  = (\adress[1]~input_o  & (\Mux6~242_combout )) # (!\adress[1]~input_o  & ((\Mux6~232_combout )))

	.dataa(\Mux6~242_combout ),
	.datab(\Mux6~232_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~243_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~243 .lut_mask = 16'hAACC;
defparam \Mux6~243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[21]~21 (
// Equation(s):
// \e_data[21]~21_combout  = (\adress[0]~input_o  & ((\Mux6~243_combout ))) # (!\adress[0]~input_o  & (\Mux6~238_combout ))

	.dataa(\Mux6~238_combout ),
	.datab(\Mux6~243_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[21]~21 .lut_mask = 16'hCCAA;
defparam \e_data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[21]~input (
	.i(p_data[21]),
	.ibar(gnd),
	.o(\p_data[21]~input_o ));
// synopsys translate_off
defparam \p_data[21]~input .bus_hold = "false";
defparam \p_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~55 (
// Equation(s):
// \disk_controller|registers~55_combout  = (\p_data[21]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[21]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~55_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~55 .lut_mask = 16'h8888;
defparam \disk_controller|registers~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][21] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][21] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][21] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][21] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][21] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux10~0 (
// Equation(s):
// \disk_controller|Mux10~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][21]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][21]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][21]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][21]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux10~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~56 (
// Equation(s):
// \disk_controller|registers~56_combout  = (\p_data[21]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[21]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~56_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~56 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][21] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux10~1 (
// Equation(s):
// \disk_controller|Mux10~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux10~0_combout  & ((\disk_controller|registers[3][21]~q ))) # (!\disk_controller|Mux10~0_combout  & (\disk_controller|registers[2][21]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux10~0_combout ))))

	.dataa(\disk_controller|registers[2][21]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux10~0_combout ),
	.datad(\disk_controller|registers[3][21]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux10~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][21] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][21] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][21] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][21] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][21] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux10~2 (
// Equation(s):
// \disk_controller|Mux10~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][21]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][21]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][21]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][21]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux10~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][21] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux10~3 (
// Equation(s):
// \disk_controller|Mux10~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux10~2_combout  & ((\disk_controller|registers[7][21]~q ))) # (!\disk_controller|Mux10~2_combout  & (\disk_controller|registers[5][21]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux10~2_combout ))))

	.dataa(\disk_controller|registers[5][21]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux10~2_combout ),
	.datad(\disk_controller|registers[7][21]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux10~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[21]~21 (
// Equation(s):
// \disk_controller|read_value[21]~21_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux10~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux10~1_combout ))

	.dataa(\disk_controller|Mux10~1_combout ),
	.datab(\disk_controller|Mux10~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[21]~21 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][21] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][21] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][21] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][21] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][21] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux10~4 (
// Equation(s):
// \disk_controller|Mux10~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][21]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][21]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][21]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][21]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux10~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][21] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux10~5 (
// Equation(s):
// \disk_controller|Mux10~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux10~4_combout  & ((\disk_controller|registers[11][21]~q ))) # (!\disk_controller|Mux10~4_combout  & (\disk_controller|registers[9][21]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux10~4_combout ))))

	.dataa(\disk_controller|registers[9][21]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux10~4_combout ),
	.datad(\disk_controller|registers[11][21]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux10~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][21] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][21] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][21] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux10~6 (
// Equation(s):
// \disk_controller|Mux10~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][21]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][21]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][21]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][21]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux10~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][21] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][21] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux10~7 (
// Equation(s):
// \disk_controller|Mux10~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux10~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux10~6_combout  & ((\disk_controller|registers[14][21]~q 
// ))) # (!\disk_controller|Mux10~6_combout  & (\disk_controller|Mux10~5_combout ))))

	.dataa(\disk_controller|Mux10~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux10~6_combout ),
	.datad(\disk_controller|registers[14][21]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux10~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[21] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[21]~21_combout ),
	.asdata(\disk_controller|Mux10~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [21]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[21] .is_wysiwyg = "true";
defparam \disk_controller|read_value[21] .power_up = "low";
// synopsys translate_on

dffeas \e_data[21]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[21]~21_combout ),
	.asdata(\disk_controller|read_value [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[21]~reg0 .is_wysiwyg = "true";
defparam \e_data[21]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~244 (
// Equation(s):
// \Mux6~244_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux6~113_combout )) # (!\adress[4]~input_o  & ((\Mux6~110_combout )))))

	.dataa(\Mux6~113_combout ),
	.datab(\Mux6~110_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~244_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~244 .lut_mask = 16'h00AC;
defparam \Mux6~244 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~245 (
// Equation(s):
// \Mux6~245_combout  = (\adress[4]~input_o  & (\dev_in[85]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[69]~input_o )))

	.dataa(\dev_in[85]~input_o ),
	.datab(\dev_in[69]~input_o ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~245_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~245 .lut_mask = 16'hAACC;
defparam \Mux6~245 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~308 (
// Equation(s):
// \Mux6~308_combout  = (\Mux6~244_combout ) # ((\adress[5]~input_o  & (!\adress[6]~input_o  & \Mux6~245_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux6~244_combout ),
	.datad(\Mux6~245_combout ),
	.cin(gnd),
	.combout(\Mux6~308_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~308 .lut_mask = 16'hF2F0;
defparam \Mux6~308 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~246 (
// Equation(s):
// \Mux6~246_combout  = (\adress[3]~input_o  & (\Mux6~308_combout )) # (!\adress[3]~input_o  & ((\Mux6~204_combout )))

	.dataa(\Mux6~308_combout ),
	.datab(\Mux6~204_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~246_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~246 .lut_mask = 16'hAACC;
defparam \Mux6~246 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~247 (
// Equation(s):
// \Mux6~247_combout  = (\adress[2]~input_o  & (\Mux6~246_combout )) # (!\adress[2]~input_o  & ((\Mux6~226_combout )))

	.dataa(\Mux6~246_combout ),
	.datab(\Mux6~226_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~247_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~247 .lut_mask = 16'hAACC;
defparam \Mux6~247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~248 (
// Equation(s):
// \Mux6~248_combout  = (\adress[1]~input_o  & (\Mux6~247_combout )) # (!\adress[1]~input_o  & ((\Mux6~237_combout )))

	.dataa(\Mux6~247_combout ),
	.datab(\Mux6~237_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~248_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~248 .lut_mask = 16'hAACC;
defparam \Mux6~248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[22]~22 (
// Equation(s):
// \e_data[22]~22_combout  = (\adress[0]~input_o  & ((\Mux6~248_combout ))) # (!\adress[0]~input_o  & (\Mux6~243_combout ))

	.dataa(\Mux6~243_combout ),
	.datab(\Mux6~248_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[22]~22 .lut_mask = 16'hCCAA;
defparam \e_data[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[22]~input (
	.i(p_data[22]),
	.ibar(gnd),
	.o(\p_data[22]~input_o ));
// synopsys translate_off
defparam \p_data[22]~input .bus_hold = "false";
defparam \p_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~57 (
// Equation(s):
// \disk_controller|registers~57_combout  = (\p_data[22]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[22]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~57_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~57 .lut_mask = 16'h8888;
defparam \disk_controller|registers~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][22] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][22] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][22] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][22] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][22] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux9~0 (
// Equation(s):
// \disk_controller|Mux9~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][22]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][22]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][22]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][22]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux9~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~58 (
// Equation(s):
// \disk_controller|registers~58_combout  = (\p_data[22]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[22]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~58_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~58 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][22] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux9~1 (
// Equation(s):
// \disk_controller|Mux9~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux9~0_combout  & ((\disk_controller|registers[3][22]~q ))) # (!\disk_controller|Mux9~0_combout  & (\disk_controller|registers[2][22]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux9~0_combout ))))

	.dataa(\disk_controller|registers[2][22]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux9~0_combout ),
	.datad(\disk_controller|registers[3][22]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux9~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][22] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][22] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][22] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][22] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][22] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux9~2 (
// Equation(s):
// \disk_controller|Mux9~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][22]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][22]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][22]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][22]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux9~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][22] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux9~3 (
// Equation(s):
// \disk_controller|Mux9~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux9~2_combout  & ((\disk_controller|registers[7][22]~q ))) # (!\disk_controller|Mux9~2_combout  & (\disk_controller|registers[5][22]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux9~2_combout ))))

	.dataa(\disk_controller|registers[5][22]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux9~2_combout ),
	.datad(\disk_controller|registers[7][22]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux9~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[22]~22 (
// Equation(s):
// \disk_controller|read_value[22]~22_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux9~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux9~1_combout ))

	.dataa(\disk_controller|Mux9~1_combout ),
	.datab(\disk_controller|Mux9~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[22]~22 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][22] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][22] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][22] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][22] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][22] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][22] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][22] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux9~4 (
// Equation(s):
// \disk_controller|Mux9~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][22]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][22]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][22]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][22]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux9~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][22] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux9~5 (
// Equation(s):
// \disk_controller|Mux9~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux9~4_combout  & ((\disk_controller|registers[11][22]~q ))) # (!\disk_controller|Mux9~4_combout  & (\disk_controller|registers[10][22]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux9~4_combout ))))

	.dataa(\disk_controller|registers[10][22]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux9~4_combout ),
	.datad(\disk_controller|registers[11][22]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux9~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][22] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux9~6 (
// Equation(s):
// \disk_controller|Mux9~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][22]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux9~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux9~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][22]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux9~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][22] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][22] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux9~7 (
// Equation(s):
// \disk_controller|Mux9~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux9~6_combout  & ((\disk_controller|registers[14][22]~q ))) # (!\disk_controller|Mux9~6_combout  & (\disk_controller|registers[13][22]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux9~6_combout ))))

	.dataa(\disk_controller|registers[13][22]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux9~6_combout ),
	.datad(\disk_controller|registers[14][22]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux9~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[22] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[22]~22_combout ),
	.asdata(\disk_controller|Mux9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [22]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[22] .is_wysiwyg = "true";
defparam \disk_controller|read_value[22] .power_up = "low";
// synopsys translate_on

dffeas \e_data[22]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[22]~22_combout ),
	.asdata(\disk_controller|read_value [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[22]~reg0 .is_wysiwyg = "true";
defparam \e_data[22]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~249 (
// Equation(s):
// \Mux6~249_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux6~61_combout )) # (!\adress[4]~input_o  & ((\Mux6~58_combout )))))

	.dataa(\Mux6~61_combout ),
	.datab(\Mux6~58_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~249_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~249 .lut_mask = 16'h00AC;
defparam \Mux6~249 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~250 (
// Equation(s):
// \Mux6~250_combout  = (\adress[4]~input_o  & (\dev_in[86]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[70]~input_o )))

	.dataa(\dev_in[86]~input_o ),
	.datab(\dev_in[70]~input_o ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~250_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~250 .lut_mask = 16'hAACC;
defparam \Mux6~250 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~309 (
// Equation(s):
// \Mux6~309_combout  = (\Mux6~249_combout ) # ((\adress[5]~input_o  & (!\adress[6]~input_o  & \Mux6~250_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux6~249_combout ),
	.datad(\Mux6~250_combout ),
	.cin(gnd),
	.combout(\Mux6~309_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~309 .lut_mask = 16'hF2F0;
defparam \Mux6~309 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~251 (
// Equation(s):
// \Mux6~251_combout  = (\adress[3]~input_o  & (\Mux6~309_combout )) # (!\adress[3]~input_o  & ((\Mux6~208_combout )))

	.dataa(\Mux6~309_combout ),
	.datab(\Mux6~208_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~251_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~251 .lut_mask = 16'hAACC;
defparam \Mux6~251 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~252 (
// Equation(s):
// \Mux6~252_combout  = (\adress[2]~input_o  & (\Mux6~251_combout )) # (!\adress[2]~input_o  & ((\Mux6~231_combout )))

	.dataa(\Mux6~251_combout ),
	.datab(\Mux6~231_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~252_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~252 .lut_mask = 16'hAACC;
defparam \Mux6~252 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~253 (
// Equation(s):
// \Mux6~253_combout  = (\adress[1]~input_o  & (\Mux6~252_combout )) # (!\adress[1]~input_o  & ((\Mux6~242_combout )))

	.dataa(\Mux6~252_combout ),
	.datab(\Mux6~242_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~253_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~253 .lut_mask = 16'hAACC;
defparam \Mux6~253 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[23]~23 (
// Equation(s):
// \e_data[23]~23_combout  = (\adress[0]~input_o  & ((\Mux6~253_combout ))) # (!\adress[0]~input_o  & (\Mux6~248_combout ))

	.dataa(\Mux6~248_combout ),
	.datab(\Mux6~253_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[23]~23 .lut_mask = 16'hCCAA;
defparam \e_data[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[23]~input (
	.i(p_data[23]),
	.ibar(gnd),
	.o(\p_data[23]~input_o ));
// synopsys translate_off
defparam \p_data[23]~input .bus_hold = "false";
defparam \p_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~59 (
// Equation(s):
// \disk_controller|registers~59_combout  = (\p_data[23]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[23]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~59_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~59 .lut_mask = 16'h8888;
defparam \disk_controller|registers~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][23] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][23] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][23] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][23] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][23] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux8~0 (
// Equation(s):
// \disk_controller|Mux8~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][23]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][23]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][23]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][23]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux8~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~60 (
// Equation(s):
// \disk_controller|registers~60_combout  = (\p_data[23]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[23]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~60_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~60 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][23] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux8~1 (
// Equation(s):
// \disk_controller|Mux8~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux8~0_combout  & ((\disk_controller|registers[3][23]~q ))) # (!\disk_controller|Mux8~0_combout  & (\disk_controller|registers[2][23]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux8~0_combout ))))

	.dataa(\disk_controller|registers[2][23]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux8~0_combout ),
	.datad(\disk_controller|registers[3][23]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux8~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][23] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][23] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][23] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][23] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][23] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux8~2 (
// Equation(s):
// \disk_controller|Mux8~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][23]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][23]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][23]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][23]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux8~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][23] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux8~3 (
// Equation(s):
// \disk_controller|Mux8~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux8~2_combout  & ((\disk_controller|registers[7][23]~q ))) # (!\disk_controller|Mux8~2_combout  & (\disk_controller|registers[5][23]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux8~2_combout ))))

	.dataa(\disk_controller|registers[5][23]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux8~2_combout ),
	.datad(\disk_controller|registers[7][23]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux8~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[23]~23 (
// Equation(s):
// \disk_controller|read_value[23]~23_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux8~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux8~1_combout ))

	.dataa(\disk_controller|Mux8~1_combout ),
	.datab(\disk_controller|Mux8~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[23]~23 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][23] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][23] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][23] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][23] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][23] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux8~4 (
// Equation(s):
// \disk_controller|Mux8~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][23]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][23]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][23]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][23]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux8~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][23] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux8~5 (
// Equation(s):
// \disk_controller|Mux8~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux8~4_combout  & ((\disk_controller|registers[11][23]~q ))) # (!\disk_controller|Mux8~4_combout  & (\disk_controller|registers[9][23]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux8~4_combout ))))

	.dataa(\disk_controller|registers[9][23]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux8~4_combout ),
	.datad(\disk_controller|registers[11][23]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux8~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][23] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][23] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][23] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux8~6 (
// Equation(s):
// \disk_controller|Mux8~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][23]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][23]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][23]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][23]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux8~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][23] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][23] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux8~7 (
// Equation(s):
// \disk_controller|Mux8~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux8~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux8~6_combout  & ((\disk_controller|registers[14][23]~q ))) # 
// (!\disk_controller|Mux8~6_combout  & (\disk_controller|Mux8~5_combout ))))

	.dataa(\disk_controller|Mux8~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux8~6_combout ),
	.datad(\disk_controller|registers[14][23]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux8~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[23] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[23]~23_combout ),
	.asdata(\disk_controller|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [23]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[23] .is_wysiwyg = "true";
defparam \disk_controller|read_value[23] .power_up = "low";
// synopsys translate_on

dffeas \e_data[23]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[23]~23_combout ),
	.asdata(\disk_controller|read_value [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[23]~reg0 .is_wysiwyg = "true";
defparam \e_data[23]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~254 (
// Equation(s):
// \Mux6~254_combout  = (\adress[3]~input_o  & (\adress[4]~input_o  & ((!\adress[6]~input_o ) # (!\adress[5]~input_o ))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~254_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~254 .lut_mask = 16'h0888;
defparam \Mux6~254 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = (\adress[3]~input_o  & \adress[4]~input_o )

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~4 .lut_mask = 16'h8888;
defparam \Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~255 (
// Equation(s):
// \Mux6~255_combout  = (\adress[3]~input_o  & ((\adress[5]~input_o ) # (!\adress[4]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[5]~input_o ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~255_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~255 .lut_mask = 16'h88AA;
defparam \Mux6~255 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~256 (
// Equation(s):
// \Mux6~256_combout  = (\Selector1~4_combout  & (((!\Mux6~255_combout )))) # (!\Selector1~4_combout  & ((\Mux6~255_combout  & (\Mux6~297_combout )) # (!\Mux6~255_combout  & ((\Mux6~213_combout )))))

	.dataa(\Mux6~297_combout ),
	.datab(\Mux6~213_combout ),
	.datac(\Selector1~4_combout ),
	.datad(\Mux6~255_combout ),
	.cin(gnd),
	.combout(\Mux6~256_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~256 .lut_mask = 16'h0AFC;
defparam \Mux6~256 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~257 (
// Equation(s):
// \Mux6~257_combout  = (\Mux6~254_combout  & ((\Mux6~256_combout  & ((\Mux6~139_combout ))) # (!\Mux6~256_combout  & (\dev_in[87]~input_o )))) # (!\Mux6~254_combout  & (((\Mux6~256_combout ))))

	.dataa(\dev_in[87]~input_o ),
	.datab(\Mux6~139_combout ),
	.datac(\Mux6~254_combout ),
	.datad(\Mux6~256_combout ),
	.cin(gnd),
	.combout(\Mux6~257_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~257 .lut_mask = 16'hCFA0;
defparam \Mux6~257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~258 (
// Equation(s):
// \Mux6~258_combout  = (\adress[1]~input_o  & ((\adress[2]~input_o  & (\Mux6~257_combout )) # (!\adress[2]~input_o  & ((\Mux6~236_combout )))))

	.dataa(\adress[1]~input_o ),
	.datab(\Mux6~257_combout ),
	.datac(\Mux6~236_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~258_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~258 .lut_mask = 16'h88A0;
defparam \Mux6~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~259 (
// Equation(s):
// \Mux6~259_combout  = (\Mux6~258_combout ) # ((\Mux6~247_combout  & !\adress[1]~input_o ))

	.dataa(\Mux6~258_combout ),
	.datab(\Mux6~247_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~259_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~259 .lut_mask = 16'hAAEE;
defparam \Mux6~259 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[24]~24 (
// Equation(s):
// \e_data[24]~24_combout  = (\adress[0]~input_o  & ((\Mux6~259_combout ))) # (!\adress[0]~input_o  & (\Mux6~253_combout ))

	.dataa(\Mux6~253_combout ),
	.datab(\Mux6~259_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[24]~24 .lut_mask = 16'hCCAA;
defparam \e_data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[24]~input (
	.i(p_data[24]),
	.ibar(gnd),
	.o(\p_data[24]~input_o ));
// synopsys translate_off
defparam \p_data[24]~input .bus_hold = "false";
defparam \p_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~61 (
// Equation(s):
// \disk_controller|registers~61_combout  = (\p_data[24]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[24]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~61_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~61 .lut_mask = 16'h8888;
defparam \disk_controller|registers~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][24] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][24] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][24] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][24] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][24] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux7~0 (
// Equation(s):
// \disk_controller|Mux7~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][24]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][24]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][24]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][24]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux7~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][24] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux7~1 (
// Equation(s):
// \disk_controller|Mux7~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux7~0_combout  & ((\disk_controller|registers[3][24]~q ))) # (!\disk_controller|Mux7~0_combout  & (\disk_controller|registers[2][24]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux7~0_combout ))))

	.dataa(\disk_controller|registers[2][24]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux7~0_combout ),
	.datad(\disk_controller|registers[3][24]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux7~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][24] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~62 (
// Equation(s):
// \disk_controller|registers~62_combout  = (\p_data[24]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[24]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~62_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~62 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[6][24] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][24] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][24] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux7~2 (
// Equation(s):
// \disk_controller|Mux7~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][24]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][24]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][24]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][24]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux7~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][24] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux7~3 (
// Equation(s):
// \disk_controller|Mux7~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux7~2_combout  & ((\disk_controller|registers[7][24]~q ))) # (!\disk_controller|Mux7~2_combout  & (\disk_controller|registers[5][24]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux7~2_combout ))))

	.dataa(\disk_controller|registers[5][24]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux7~2_combout ),
	.datad(\disk_controller|registers[7][24]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux7~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[24]~24 (
// Equation(s):
// \disk_controller|read_value[24]~24_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux7~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux7~1_combout ))

	.dataa(\disk_controller|Mux7~1_combout ),
	.datab(\disk_controller|Mux7~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[24]~24 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][24] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][24] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][24] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][24] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][24] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][24] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][24] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux7~4 (
// Equation(s):
// \disk_controller|Mux7~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][24]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][24]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][24]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][24]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux7~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][24] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux7~5 (
// Equation(s):
// \disk_controller|Mux7~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux7~4_combout  & ((\disk_controller|registers[11][24]~q ))) # (!\disk_controller|Mux7~4_combout  & (\disk_controller|registers[10][24]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux7~4_combout ))))

	.dataa(\disk_controller|registers[10][24]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux7~4_combout ),
	.datad(\disk_controller|registers[11][24]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux7~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][24] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux7~6 (
// Equation(s):
// \disk_controller|Mux7~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][24]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux7~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux7~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][24]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux7~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][24] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][24] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux7~7 (
// Equation(s):
// \disk_controller|Mux7~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux7~6_combout  & ((\disk_controller|registers[14][24]~q ))) # (!\disk_controller|Mux7~6_combout  & (\disk_controller|registers[13][24]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux7~6_combout ))))

	.dataa(\disk_controller|registers[13][24]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux7~6_combout ),
	.datad(\disk_controller|registers[14][24]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux7~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[24] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[24]~24_combout ),
	.asdata(\disk_controller|Mux7~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [24]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[24] .is_wysiwyg = "true";
defparam \disk_controller|read_value[24] .power_up = "low";
// synopsys translate_on

dffeas \e_data[24]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[24]~24_combout ),
	.asdata(\disk_controller|read_value [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[24]~reg0 .is_wysiwyg = "true";
defparam \e_data[24]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~260 (
// Equation(s):
// \Mux6~260_combout  = (\Selector1~4_combout  & (((!\Mux6~255_combout )))) # (!\Selector1~4_combout  & ((\Mux6~255_combout  & (\Mux6~298_combout )) # (!\Mux6~255_combout  & ((\Mux6~219_combout )))))

	.dataa(\Mux6~298_combout ),
	.datab(\Mux6~219_combout ),
	.datac(\Selector1~4_combout ),
	.datad(\Mux6~255_combout ),
	.cin(gnd),
	.combout(\Mux6~260_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~260 .lut_mask = 16'h0AFC;
defparam \Mux6~260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~261 (
// Equation(s):
// \Mux6~261_combout  = (\Mux6~254_combout  & ((\Mux6~260_combout  & ((\Mux6~69_combout ))) # (!\Mux6~260_combout  & (\dev_in[88]~input_o )))) # (!\Mux6~254_combout  & (((\Mux6~260_combout ))))

	.dataa(\dev_in[88]~input_o ),
	.datab(\Mux6~69_combout ),
	.datac(\Mux6~254_combout ),
	.datad(\Mux6~260_combout ),
	.cin(gnd),
	.combout(\Mux6~261_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~261 .lut_mask = 16'hCFA0;
defparam \Mux6~261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~262 (
// Equation(s):
// \Mux6~262_combout  = (\adress[1]~input_o  & ((\adress[2]~input_o  & (\Mux6~261_combout )) # (!\adress[2]~input_o  & ((\Mux6~241_combout )))))

	.dataa(\adress[1]~input_o ),
	.datab(\Mux6~261_combout ),
	.datac(\Mux6~241_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~262_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~262 .lut_mask = 16'h88A0;
defparam \Mux6~262 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~263 (
// Equation(s):
// \Mux6~263_combout  = (\Mux6~262_combout ) # ((\Mux6~252_combout  & !\adress[1]~input_o ))

	.dataa(\Mux6~262_combout ),
	.datab(\Mux6~252_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~263_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~263 .lut_mask = 16'hAAEE;
defparam \Mux6~263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[25]~25 (
// Equation(s):
// \e_data[25]~25_combout  = (\adress[0]~input_o  & ((\Mux6~263_combout ))) # (!\adress[0]~input_o  & (\Mux6~259_combout ))

	.dataa(\Mux6~259_combout ),
	.datab(\Mux6~263_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[25]~25 .lut_mask = 16'hCCAA;
defparam \e_data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[25]~input (
	.i(p_data[25]),
	.ibar(gnd),
	.o(\p_data[25]~input_o ));
// synopsys translate_off
defparam \p_data[25]~input .bus_hold = "false";
defparam \p_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~63 (
// Equation(s):
// \disk_controller|registers~63_combout  = (\p_data[25]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[25]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~63_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~63 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][25] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~64 (
// Equation(s):
// \disk_controller|registers~64_combout  = (\p_data[25]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[25]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~64_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~64 .lut_mask = 16'h8888;
defparam \disk_controller|registers~64 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[1][25] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][25] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][25] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux6~0 (
// Equation(s):
// \disk_controller|Mux6~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][25]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][25]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][25]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][25]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux6~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][25] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux6~1 (
// Equation(s):
// \disk_controller|Mux6~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux6~0_combout  & ((\disk_controller|registers[3][25]~q ))) # (!\disk_controller|Mux6~0_combout  & (\disk_controller|registers[2][25]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux6~0_combout ))))

	.dataa(\disk_controller|registers[2][25]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux6~0_combout ),
	.datad(\disk_controller|registers[3][25]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux6~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][25] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][25] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][25] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][25] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][25] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux6~2 (
// Equation(s):
// \disk_controller|Mux6~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][25]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][25]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][25]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][25]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux6~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][25] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux6~3 (
// Equation(s):
// \disk_controller|Mux6~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux6~2_combout  & ((\disk_controller|registers[7][25]~q ))) # (!\disk_controller|Mux6~2_combout  & (\disk_controller|registers[5][25]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux6~2_combout ))))

	.dataa(\disk_controller|registers[5][25]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux6~2_combout ),
	.datad(\disk_controller|registers[7][25]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux6~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[25]~25 (
// Equation(s):
// \disk_controller|read_value[25]~25_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux6~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux6~1_combout ))

	.dataa(\disk_controller|Mux6~1_combout ),
	.datab(\disk_controller|Mux6~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[25]~25 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][25] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][25] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][25] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][25] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][25] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux6~4 (
// Equation(s):
// \disk_controller|Mux6~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][25]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][25]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][25]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][25]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux6~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][25] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux6~5 (
// Equation(s):
// \disk_controller|Mux6~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux6~4_combout  & ((\disk_controller|registers[11][25]~q ))) # (!\disk_controller|Mux6~4_combout  & (\disk_controller|registers[9][25]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux6~4_combout ))))

	.dataa(\disk_controller|registers[9][25]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux6~4_combout ),
	.datad(\disk_controller|registers[11][25]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux6~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][25] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][25] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][25] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux6~6 (
// Equation(s):
// \disk_controller|Mux6~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][25]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][25]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][25]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][25]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux6~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][25] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][25] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux6~7 (
// Equation(s):
// \disk_controller|Mux6~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux6~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux6~6_combout  & ((\disk_controller|registers[14][25]~q ))) # 
// (!\disk_controller|Mux6~6_combout  & (\disk_controller|Mux6~5_combout ))))

	.dataa(\disk_controller|Mux6~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux6~6_combout ),
	.datad(\disk_controller|registers[14][25]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux6~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[25] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[25]~25_combout ),
	.asdata(\disk_controller|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [25]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[25] .is_wysiwyg = "true";
defparam \disk_controller|read_value[25] .power_up = "low";
// synopsys translate_on

dffeas \e_data[25]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[25]~25_combout ),
	.asdata(\disk_controller|read_value [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[25]~reg0 .is_wysiwyg = "true";
defparam \e_data[25]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~264 (
// Equation(s):
// \Mux6~264_combout  = (!\adress[1]~input_o  & ((\adress[2]~input_o  & (\Mux6~257_combout )) # (!\adress[2]~input_o  & ((\Mux6~236_combout )))))

	.dataa(\Mux6~257_combout ),
	.datab(\Mux6~236_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~264_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~264 .lut_mask = 16'h00AC;
defparam \Mux6~264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~265 (
// Equation(s):
// \Mux6~265_combout  = (\Selector1~4_combout  & (((!\Mux6~255_combout )))) # (!\Selector1~4_combout  & ((\Mux6~255_combout  & (\Mux6~299_combout )) # (!\Mux6~255_combout  & ((\Mux6~225_combout )))))

	.dataa(\Mux6~299_combout ),
	.datab(\Mux6~225_combout ),
	.datac(\Selector1~4_combout ),
	.datad(\Mux6~255_combout ),
	.cin(gnd),
	.combout(\Mux6~265_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~265 .lut_mask = 16'h0AFC;
defparam \Mux6~265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~266 (
// Equation(s):
// \Mux6~266_combout  = (\Mux6~254_combout  & ((\Mux6~265_combout  & ((\Mux6~95_combout ))) # (!\Mux6~265_combout  & (\dev_in[89]~input_o )))) # (!\Mux6~254_combout  & (((\Mux6~265_combout ))))

	.dataa(\dev_in[89]~input_o ),
	.datab(\Mux6~95_combout ),
	.datac(\Mux6~254_combout ),
	.datad(\Mux6~265_combout ),
	.cin(gnd),
	.combout(\Mux6~266_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~266 .lut_mask = 16'hCFA0;
defparam \Mux6~266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~267 (
// Equation(s):
// \Mux6~267_combout  = (\adress[2]~input_o  & (\Mux6~266_combout )) # (!\adress[2]~input_o  & ((\Mux6~246_combout )))

	.dataa(\Mux6~266_combout ),
	.datab(\Mux6~246_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~267_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~267 .lut_mask = 16'hAACC;
defparam \Mux6~267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~268 (
// Equation(s):
// \Mux6~268_combout  = (\Mux6~264_combout ) # ((\adress[1]~input_o  & \Mux6~267_combout ))

	.dataa(\Mux6~264_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Mux6~267_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~268_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~268 .lut_mask = 16'hEAEA;
defparam \Mux6~268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[26]~26 (
// Equation(s):
// \e_data[26]~26_combout  = (\adress[0]~input_o  & ((\Mux6~268_combout ))) # (!\adress[0]~input_o  & (\Mux6~263_combout ))

	.dataa(\Mux6~263_combout ),
	.datab(\Mux6~268_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[26]~26 .lut_mask = 16'hCCAA;
defparam \e_data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[26]~input (
	.i(p_data[26]),
	.ibar(gnd),
	.o(\p_data[26]~input_o ));
// synopsys translate_off
defparam \p_data[26]~input .bus_hold = "false";
defparam \p_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~65 (
// Equation(s):
// \disk_controller|registers~65_combout  = (\p_data[26]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[26]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~65_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~65 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][26] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~66 (
// Equation(s):
// \disk_controller|registers~66_combout  = (\p_data[26]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[26]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~66_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~66 .lut_mask = 16'h8888;
defparam \disk_controller|registers~66 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[1][26] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][26] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][26] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux5~0 (
// Equation(s):
// \disk_controller|Mux5~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][26]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][26]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][26]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][26]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux5~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][26] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux5~1 (
// Equation(s):
// \disk_controller|Mux5~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux5~0_combout  & ((\disk_controller|registers[3][26]~q ))) # (!\disk_controller|Mux5~0_combout  & (\disk_controller|registers[2][26]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux5~0_combout ))))

	.dataa(\disk_controller|registers[2][26]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux5~0_combout ),
	.datad(\disk_controller|registers[3][26]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux5~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][26] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][26] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][26] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][26] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][26] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux5~2 (
// Equation(s):
// \disk_controller|Mux5~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][26]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][26]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][26]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][26]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux5~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][26] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux5~3 (
// Equation(s):
// \disk_controller|Mux5~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux5~2_combout  & ((\disk_controller|registers[7][26]~q ))) # (!\disk_controller|Mux5~2_combout  & (\disk_controller|registers[5][26]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux5~2_combout ))))

	.dataa(\disk_controller|registers[5][26]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux5~2_combout ),
	.datad(\disk_controller|registers[7][26]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux5~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[26]~26 (
// Equation(s):
// \disk_controller|read_value[26]~26_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux5~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux5~1_combout ))

	.dataa(\disk_controller|Mux5~1_combout ),
	.datab(\disk_controller|Mux5~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[26]~26 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][26] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][26] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][26] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][26] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][26] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][26] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][26] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux5~4 (
// Equation(s):
// \disk_controller|Mux5~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][26]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][26]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][26]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][26]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux5~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][26] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux5~5 (
// Equation(s):
// \disk_controller|Mux5~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux5~4_combout  & ((\disk_controller|registers[11][26]~q ))) # (!\disk_controller|Mux5~4_combout  & (\disk_controller|registers[10][26]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux5~4_combout ))))

	.dataa(\disk_controller|registers[10][26]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux5~4_combout ),
	.datad(\disk_controller|registers[11][26]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux5~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][26] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux5~6 (
// Equation(s):
// \disk_controller|Mux5~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][26]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux5~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux5~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][26]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux5~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][26] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][26] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux5~7 (
// Equation(s):
// \disk_controller|Mux5~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux5~6_combout  & ((\disk_controller|registers[14][26]~q ))) # (!\disk_controller|Mux5~6_combout  & (\disk_controller|registers[13][26]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux5~6_combout ))))

	.dataa(\disk_controller|registers[13][26]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux5~6_combout ),
	.datad(\disk_controller|registers[14][26]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux5~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[26] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[26]~26_combout ),
	.asdata(\disk_controller|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [26]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[26] .is_wysiwyg = "true";
defparam \disk_controller|read_value[26] .power_up = "low";
// synopsys translate_on

dffeas \e_data[26]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[26]~26_combout ),
	.asdata(\disk_controller|read_value [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[26]~reg0 .is_wysiwyg = "true";
defparam \e_data[26]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~269 (
// Equation(s):
// \Mux6~269_combout  = (!\adress[1]~input_o  & ((\adress[2]~input_o  & (\Mux6~261_combout )) # (!\adress[2]~input_o  & ((\Mux6~241_combout )))))

	.dataa(\Mux6~261_combout ),
	.datab(\Mux6~241_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~269_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~269 .lut_mask = 16'h00AC;
defparam \Mux6~269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~270 (
// Equation(s):
// \Mux6~270_combout  = (\Selector1~4_combout  & (((!\Mux6~255_combout )))) # (!\Selector1~4_combout  & ((\Mux6~255_combout  & (\Mux6~300_combout )) # (!\Mux6~255_combout  & ((\Mux6~305_combout )))))

	.dataa(\Mux6~300_combout ),
	.datab(\Mux6~305_combout ),
	.datac(\Selector1~4_combout ),
	.datad(\Mux6~255_combout ),
	.cin(gnd),
	.combout(\Mux6~270_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~270 .lut_mask = 16'h0AFC;
defparam \Mux6~270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~271 (
// Equation(s):
// \Mux6~271_combout  = (\Mux6~254_combout  & ((\Mux6~270_combout  & ((\Mux6~42_combout ))) # (!\Mux6~270_combout  & (\dev_in[90]~input_o )))) # (!\Mux6~254_combout  & (((\Mux6~270_combout ))))

	.dataa(\dev_in[90]~input_o ),
	.datab(\Mux6~42_combout ),
	.datac(\Mux6~254_combout ),
	.datad(\Mux6~270_combout ),
	.cin(gnd),
	.combout(\Mux6~271_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~271 .lut_mask = 16'hCFA0;
defparam \Mux6~271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~272 (
// Equation(s):
// \Mux6~272_combout  = (\adress[2]~input_o  & (\Mux6~271_combout )) # (!\adress[2]~input_o  & ((\Mux6~251_combout )))

	.dataa(\Mux6~271_combout ),
	.datab(\Mux6~251_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~272_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~272 .lut_mask = 16'hAACC;
defparam \Mux6~272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~273 (
// Equation(s):
// \Mux6~273_combout  = (\Mux6~269_combout ) # ((\adress[1]~input_o  & \Mux6~272_combout ))

	.dataa(\Mux6~269_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Mux6~272_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~273_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~273 .lut_mask = 16'hEAEA;
defparam \Mux6~273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[27]~27 (
// Equation(s):
// \e_data[27]~27_combout  = (\adress[0]~input_o  & ((\Mux6~273_combout ))) # (!\adress[0]~input_o  & (\Mux6~268_combout ))

	.dataa(\Mux6~268_combout ),
	.datab(\Mux6~273_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[27]~27 .lut_mask = 16'hCCAA;
defparam \e_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[27]~input (
	.i(p_data[27]),
	.ibar(gnd),
	.o(\p_data[27]~input_o ));
// synopsys translate_off
defparam \p_data[27]~input .bus_hold = "false";
defparam \p_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~67 (
// Equation(s):
// \disk_controller|registers~67_combout  = (\p_data[27]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[27]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~67_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~67 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][27] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~68 (
// Equation(s):
// \disk_controller|registers~68_combout  = (\p_data[27]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[27]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~68_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~68 .lut_mask = 16'h8888;
defparam \disk_controller|registers~68 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[1][27] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][27] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][27] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux4~0 (
// Equation(s):
// \disk_controller|Mux4~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][27]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][27]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][27]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][27]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux4~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][27] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux4~1 (
// Equation(s):
// \disk_controller|Mux4~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux4~0_combout  & ((\disk_controller|registers[3][27]~q ))) # (!\disk_controller|Mux4~0_combout  & (\disk_controller|registers[2][27]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux4~0_combout ))))

	.dataa(\disk_controller|registers[2][27]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux4~0_combout ),
	.datad(\disk_controller|registers[3][27]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux4~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][27] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][27] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][27] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][27] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][27] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux4~2 (
// Equation(s):
// \disk_controller|Mux4~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][27]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][27]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][27]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][27]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux4~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][27] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux4~3 (
// Equation(s):
// \disk_controller|Mux4~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux4~2_combout  & ((\disk_controller|registers[7][27]~q ))) # (!\disk_controller|Mux4~2_combout  & (\disk_controller|registers[5][27]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux4~2_combout ))))

	.dataa(\disk_controller|registers[5][27]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux4~2_combout ),
	.datad(\disk_controller|registers[7][27]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux4~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[27]~27 (
// Equation(s):
// \disk_controller|read_value[27]~27_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux4~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux4~1_combout ))

	.dataa(\disk_controller|Mux4~1_combout ),
	.datab(\disk_controller|Mux4~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[27]~27 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][27] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][27] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][27] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][27] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][27] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux4~4 (
// Equation(s):
// \disk_controller|Mux4~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][27]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][27]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][27]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][27]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux4~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][27] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux4~5 (
// Equation(s):
// \disk_controller|Mux4~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux4~4_combout  & ((\disk_controller|registers[11][27]~q ))) # (!\disk_controller|Mux4~4_combout  & (\disk_controller|registers[9][27]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux4~4_combout ))))

	.dataa(\disk_controller|registers[9][27]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux4~4_combout ),
	.datad(\disk_controller|registers[11][27]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux4~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][27] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][27] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][27] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux4~6 (
// Equation(s):
// \disk_controller|Mux4~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][27]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][27]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][27]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][27]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux4~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][27] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][27] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux4~7 (
// Equation(s):
// \disk_controller|Mux4~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux4~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux4~6_combout  & ((\disk_controller|registers[14][27]~q ))) # 
// (!\disk_controller|Mux4~6_combout  & (\disk_controller|Mux4~5_combout ))))

	.dataa(\disk_controller|Mux4~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux4~6_combout ),
	.datad(\disk_controller|registers[14][27]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux4~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[27] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[27]~27_combout ),
	.asdata(\disk_controller|Mux4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [27]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[27] .is_wysiwyg = "true";
defparam \disk_controller|read_value[27] .power_up = "low";
// synopsys translate_on

dffeas \e_data[27]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[27]~27_combout ),
	.asdata(\disk_controller|read_value [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[27]~reg0 .is_wysiwyg = "true";
defparam \e_data[27]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~274 (
// Equation(s):
// \Mux6~274_combout  = (\Selector1~4_combout  & (((!\Mux6~255_combout )))) # (!\Selector1~4_combout  & ((\Mux6~255_combout  & (\Mux6~301_combout )) # (!\Mux6~255_combout  & ((\Mux6~306_combout )))))

	.dataa(\Mux6~301_combout ),
	.datab(\Mux6~306_combout ),
	.datac(\Selector1~4_combout ),
	.datad(\Mux6~255_combout ),
	.cin(gnd),
	.combout(\Mux6~274_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~274 .lut_mask = 16'h0AFC;
defparam \Mux6~274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~275 (
// Equation(s):
// \Mux6~275_combout  = (\Mux6~254_combout  & ((\Mux6~274_combout  & ((\Mux6~121_combout ))) # (!\Mux6~274_combout  & (\dev_in[91]~input_o )))) # (!\Mux6~254_combout  & (((\Mux6~274_combout ))))

	.dataa(\dev_in[91]~input_o ),
	.datab(\Mux6~121_combout ),
	.datac(\Mux6~254_combout ),
	.datad(\Mux6~274_combout ),
	.cin(gnd),
	.combout(\Mux6~275_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~275 .lut_mask = 16'hCFA0;
defparam \Mux6~275 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~276 (
// Equation(s):
// \Mux6~276_combout  = (\adress[1]~input_o  & ((\adress[2]~input_o  & (\Mux6~275_combout )) # (!\adress[2]~input_o  & ((\Mux6~257_combout )))))

	.dataa(\adress[1]~input_o ),
	.datab(\Mux6~275_combout ),
	.datac(\Mux6~257_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~276_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~276 .lut_mask = 16'h88A0;
defparam \Mux6~276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~277 (
// Equation(s):
// \Mux6~277_combout  = (\Mux6~276_combout ) # ((\Mux6~267_combout  & !\adress[1]~input_o ))

	.dataa(\Mux6~276_combout ),
	.datab(\Mux6~267_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~277_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~277 .lut_mask = 16'hAAEE;
defparam \Mux6~277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[28]~28 (
// Equation(s):
// \e_data[28]~28_combout  = (\adress[0]~input_o  & ((\Mux6~277_combout ))) # (!\adress[0]~input_o  & (\Mux6~273_combout ))

	.dataa(\Mux6~273_combout ),
	.datab(\Mux6~277_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[28]~28 .lut_mask = 16'hCCAA;
defparam \e_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[28]~input (
	.i(p_data[28]),
	.ibar(gnd),
	.o(\p_data[28]~input_o ));
// synopsys translate_off
defparam \p_data[28]~input .bus_hold = "false";
defparam \p_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~69 (
// Equation(s):
// \disk_controller|registers~69_combout  = (\p_data[28]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[28]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~69_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~69 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~69 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][28] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~70 (
// Equation(s):
// \disk_controller|registers~70_combout  = (\p_data[28]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[28]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~70_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~70 .lut_mask = 16'h8888;
defparam \disk_controller|registers~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[1][28] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][28] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][28] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux3~0 (
// Equation(s):
// \disk_controller|Mux3~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][28]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][28]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][28]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][28]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux3~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][28] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux3~1 (
// Equation(s):
// \disk_controller|Mux3~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux3~0_combout  & ((\disk_controller|registers[3][28]~q ))) # (!\disk_controller|Mux3~0_combout  & (\disk_controller|registers[2][28]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux3~0_combout ))))

	.dataa(\disk_controller|registers[2][28]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux3~0_combout ),
	.datad(\disk_controller|registers[3][28]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux3~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][28] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][28] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][28] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][28] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][28] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux3~2 (
// Equation(s):
// \disk_controller|Mux3~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][28]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][28]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][28]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][28]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux3~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][28] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux3~3 (
// Equation(s):
// \disk_controller|Mux3~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux3~2_combout  & ((\disk_controller|registers[7][28]~q ))) # (!\disk_controller|Mux3~2_combout  & (\disk_controller|registers[5][28]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux3~2_combout ))))

	.dataa(\disk_controller|registers[5][28]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux3~2_combout ),
	.datad(\disk_controller|registers[7][28]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux3~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[28]~28 (
// Equation(s):
// \disk_controller|read_value[28]~28_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux3~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux3~1_combout ))

	.dataa(\disk_controller|Mux3~1_combout ),
	.datab(\disk_controller|Mux3~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[28]~28 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][28] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][28] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][28] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][28] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][28] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][28] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][28] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux3~4 (
// Equation(s):
// \disk_controller|Mux3~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][28]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][28]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][28]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][28]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux3~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][28] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux3~5 (
// Equation(s):
// \disk_controller|Mux3~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux3~4_combout  & ((\disk_controller|registers[11][28]~q ))) # (!\disk_controller|Mux3~4_combout  & (\disk_controller|registers[10][28]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux3~4_combout ))))

	.dataa(\disk_controller|registers[10][28]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux3~4_combout ),
	.datad(\disk_controller|registers[11][28]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux3~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][28] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux3~6 (
// Equation(s):
// \disk_controller|Mux3~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][28]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux3~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux3~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][28]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux3~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][28] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][28] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux3~7 (
// Equation(s):
// \disk_controller|Mux3~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux3~6_combout  & ((\disk_controller|registers[14][28]~q ))) # (!\disk_controller|Mux3~6_combout  & (\disk_controller|registers[13][28]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux3~6_combout ))))

	.dataa(\disk_controller|registers[13][28]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux3~6_combout ),
	.datad(\disk_controller|registers[14][28]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux3~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[28] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[28]~28_combout ),
	.asdata(\disk_controller|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [28]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[28] .is_wysiwyg = "true";
defparam \disk_controller|read_value[28] .power_up = "low";
// synopsys translate_on

dffeas \e_data[28]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[28]~28_combout ),
	.asdata(\disk_controller|read_value [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[28]~reg0 .is_wysiwyg = "true";
defparam \e_data[28]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~278 (
// Equation(s):
// \Mux6~278_combout  = (\Selector1~4_combout  & (((!\Mux6~255_combout )))) # (!\Selector1~4_combout  & ((\Mux6~255_combout  & (\Mux6~302_combout )) # (!\Mux6~255_combout  & ((\Mux6~307_combout )))))

	.dataa(\Mux6~302_combout ),
	.datab(\Mux6~307_combout ),
	.datac(\Selector1~4_combout ),
	.datad(\Mux6~255_combout ),
	.cin(gnd),
	.combout(\Mux6~278_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~278 .lut_mask = 16'h0AFC;
defparam \Mux6~278 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~279 (
// Equation(s):
// \Mux6~279_combout  = (\Mux6~254_combout  & ((\Mux6~278_combout  & ((\Mux6~81_combout ))) # (!\Mux6~278_combout  & (\dev_in[92]~input_o )))) # (!\Mux6~254_combout  & (((\Mux6~278_combout ))))

	.dataa(\dev_in[92]~input_o ),
	.datab(\Mux6~81_combout ),
	.datac(\Mux6~254_combout ),
	.datad(\Mux6~278_combout ),
	.cin(gnd),
	.combout(\Mux6~279_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~279 .lut_mask = 16'hCFA0;
defparam \Mux6~279 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~280 (
// Equation(s):
// \Mux6~280_combout  = (\adress[1]~input_o  & ((\adress[2]~input_o  & (\Mux6~279_combout )) # (!\adress[2]~input_o  & ((\Mux6~261_combout )))))

	.dataa(\adress[1]~input_o ),
	.datab(\Mux6~279_combout ),
	.datac(\Mux6~261_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~280_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~280 .lut_mask = 16'h88A0;
defparam \Mux6~280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~281 (
// Equation(s):
// \Mux6~281_combout  = (\Mux6~280_combout ) # ((\Mux6~272_combout  & !\adress[1]~input_o ))

	.dataa(\Mux6~280_combout ),
	.datab(\Mux6~272_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~281_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~281 .lut_mask = 16'hAAEE;
defparam \Mux6~281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[29]~29 (
// Equation(s):
// \e_data[29]~29_combout  = (\adress[0]~input_o  & ((\Mux6~281_combout ))) # (!\adress[0]~input_o  & (\Mux6~277_combout ))

	.dataa(\Mux6~277_combout ),
	.datab(\Mux6~281_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[29]~29 .lut_mask = 16'hCCAA;
defparam \e_data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[29]~input (
	.i(p_data[29]),
	.ibar(gnd),
	.o(\p_data[29]~input_o ));
// synopsys translate_off
defparam \p_data[29]~input .bus_hold = "false";
defparam \p_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~71 (
// Equation(s):
// \disk_controller|registers~71_combout  = (\p_data[29]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[29]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~71_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~71 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~71 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][29] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~72 (
// Equation(s):
// \disk_controller|registers~72_combout  = (\p_data[29]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[29]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~72_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~72 .lut_mask = 16'h8888;
defparam \disk_controller|registers~72 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[1][29] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][29] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[0][29] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux2~0 (
// Equation(s):
// \disk_controller|Mux2~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][29]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][29]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][29]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][29]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux2~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][29] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux2~1 (
// Equation(s):
// \disk_controller|Mux2~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux2~0_combout  & ((\disk_controller|registers[3][29]~q ))) # (!\disk_controller|Mux2~0_combout  & (\disk_controller|registers[2][29]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux2~0_combout ))))

	.dataa(\disk_controller|registers[2][29]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux2~0_combout ),
	.datad(\disk_controller|registers[3][29]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux2~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][29] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][29] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][29] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][29] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][29] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux2~2 (
// Equation(s):
// \disk_controller|Mux2~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][29]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][29]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][29]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][29]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux2~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][29] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux2~3 (
// Equation(s):
// \disk_controller|Mux2~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux2~2_combout  & ((\disk_controller|registers[7][29]~q ))) # (!\disk_controller|Mux2~2_combout  & (\disk_controller|registers[5][29]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux2~2_combout ))))

	.dataa(\disk_controller|registers[5][29]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux2~2_combout ),
	.datad(\disk_controller|registers[7][29]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux2~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[29]~29 (
// Equation(s):
// \disk_controller|read_value[29]~29_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux2~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux2~1_combout ))

	.dataa(\disk_controller|Mux2~1_combout ),
	.datab(\disk_controller|Mux2~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[29]~29 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][29] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][29] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][29] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][29] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][29] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux2~4 (
// Equation(s):
// \disk_controller|Mux2~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][29]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][29]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][29]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][29]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux2~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][29] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux2~5 (
// Equation(s):
// \disk_controller|Mux2~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux2~4_combout  & ((\disk_controller|registers[11][29]~q ))) # (!\disk_controller|Mux2~4_combout  & (\disk_controller|registers[9][29]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux2~4_combout ))))

	.dataa(\disk_controller|registers[9][29]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux2~4_combout ),
	.datad(\disk_controller|registers[11][29]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux2~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][29] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][29] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][29] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux2~6 (
// Equation(s):
// \disk_controller|Mux2~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][29]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][29]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][29]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][29]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux2~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][29] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][29] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux2~7 (
// Equation(s):
// \disk_controller|Mux2~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux2~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux2~6_combout  & ((\disk_controller|registers[14][29]~q ))) # 
// (!\disk_controller|Mux2~6_combout  & (\disk_controller|Mux2~5_combout ))))

	.dataa(\disk_controller|Mux2~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux2~6_combout ),
	.datad(\disk_controller|registers[14][29]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux2~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[29] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[29]~29_combout ),
	.asdata(\disk_controller|Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [29]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[29] .is_wysiwyg = "true";
defparam \disk_controller|read_value[29] .power_up = "low";
// synopsys translate_on

dffeas \e_data[29]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[29]~29_combout ),
	.asdata(\disk_controller|read_value [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[29]~reg0 .is_wysiwyg = "true";
defparam \e_data[29]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~157 (
// Equation(s):
// \Mux6~157_combout  = (\adress[5]~input_o  & !\adress[6]~input_o )

	.dataa(\adress[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux6~157_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~157 .lut_mask = 16'h00AA;
defparam \Mux6~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~282 (
// Equation(s):
// \Mux6~282_combout  = (\Mux6~157_combout  & ((\adress[4]~input_o  & (\dev_in[93]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[77]~input_o )))))

	.dataa(\Mux6~157_combout ),
	.datab(\dev_in[93]~input_o ),
	.datac(\dev_in[77]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~282_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~282 .lut_mask = 16'h88A0;
defparam \Mux6~282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~283 (
// Equation(s):
// \Mux6~283_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux6~107_combout )) # (!\adress[4]~input_o  & ((\Mux6~104_combout )))))

	.dataa(\Mux6~107_combout ),
	.datab(\Mux6~104_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~283_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~283 .lut_mask = 16'h00AC;
defparam \Mux6~283 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~284 (
// Equation(s):
// \Mux6~284_combout  = (\adress[3]~input_o  & (((\Mux6~282_combout ) # (\Mux6~283_combout )))) # (!\adress[3]~input_o  & (\Mux6~308_combout ))

	.dataa(\Mux6~308_combout ),
	.datab(\adress[3]~input_o ),
	.datac(\Mux6~282_combout ),
	.datad(\Mux6~283_combout ),
	.cin(gnd),
	.combout(\Mux6~284_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~284 .lut_mask = 16'hEEE2;
defparam \Mux6~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~285 (
// Equation(s):
// \Mux6~285_combout  = (\adress[2]~input_o  & (((\Mux6~284_combout )) # (!\adress[1]~input_o ))) # (!\adress[2]~input_o  & (\adress[1]~input_o  & (\Mux6~266_combout )))

	.dataa(\adress[2]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\Mux6~266_combout ),
	.datad(\Mux6~284_combout ),
	.cin(gnd),
	.combout(\Mux6~285_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~285 .lut_mask = 16'hEA62;
defparam \Mux6~285 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~286 (
// Equation(s):
// \Mux6~286_combout  = (\adress[1]~input_o  & (((\Mux6~285_combout )))) # (!\adress[1]~input_o  & ((\Mux6~285_combout  & (\Mux6~275_combout )) # (!\Mux6~285_combout  & ((\Mux6~257_combout )))))

	.dataa(\Mux6~275_combout ),
	.datab(\Mux6~257_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\Mux6~285_combout ),
	.cin(gnd),
	.combout(\Mux6~286_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~286 .lut_mask = 16'hFA0C;
defparam \Mux6~286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[30]~30 (
// Equation(s):
// \e_data[30]~30_combout  = (\adress[0]~input_o  & ((\Mux6~286_combout ))) # (!\adress[0]~input_o  & (\Mux6~281_combout ))

	.dataa(\Mux6~281_combout ),
	.datab(\Mux6~286_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[30]~30 .lut_mask = 16'hCCAA;
defparam \e_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[30]~input (
	.i(p_data[30]),
	.ibar(gnd),
	.o(\p_data[30]~input_o ));
// synopsys translate_off
defparam \p_data[30]~input .bus_hold = "false";
defparam \p_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~73 (
// Equation(s):
// \disk_controller|registers~73_combout  = (\p_data[30]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[30]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~73_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~73 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~73 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][30] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][30] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][30] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~74 (
// Equation(s):
// \disk_controller|registers~74_combout  = (\p_data[30]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[30]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~74_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~74 .lut_mask = 16'h8888;
defparam \disk_controller|registers~74 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[0][30] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux1~0 (
// Equation(s):
// \disk_controller|Mux1~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][30]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][30]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][30]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][30]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux1~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][30] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux1~1 (
// Equation(s):
// \disk_controller|Mux1~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux1~0_combout  & ((\disk_controller|registers[3][30]~q ))) # (!\disk_controller|Mux1~0_combout  & (\disk_controller|registers[2][30]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux1~0_combout ))))

	.dataa(\disk_controller|registers[2][30]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux1~0_combout ),
	.datad(\disk_controller|registers[3][30]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux1~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][30] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][30] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][30] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][30] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][30] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux1~2 (
// Equation(s):
// \disk_controller|Mux1~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][30]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][30]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][30]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][30]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux1~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][30] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux1~3 (
// Equation(s):
// \disk_controller|Mux1~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux1~2_combout  & ((\disk_controller|registers[7][30]~q ))) # (!\disk_controller|Mux1~2_combout  & (\disk_controller|registers[5][30]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux1~2_combout ))))

	.dataa(\disk_controller|registers[5][30]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux1~2_combout ),
	.datad(\disk_controller|registers[7][30]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux1~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[30]~30 (
// Equation(s):
// \disk_controller|read_value[30]~30_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux1~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux1~1_combout ))

	.dataa(\disk_controller|Mux1~1_combout ),
	.datab(\disk_controller|Mux1~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[30]~30 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][30] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][30] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][30] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][30] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[9][30] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][30] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][30] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux1~4 (
// Equation(s):
// \disk_controller|Mux1~4_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[9][30]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[8][30]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[9][30]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[8][30]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux1~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][30] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux1~5 (
// Equation(s):
// \disk_controller|Mux1~5_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux1~4_combout  & ((\disk_controller|registers[11][30]~q ))) # (!\disk_controller|Mux1~4_combout  & (\disk_controller|registers[10][30]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux1~4_combout ))))

	.dataa(\disk_controller|registers[10][30]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux1~4_combout ),
	.datad(\disk_controller|registers[11][30]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux1~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[12][30] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux1~6 (
// Equation(s):
// \disk_controller|Mux1~6_combout  = (\disk_controller|read_value[13]~32_combout  & (((!\disk_controller|registers[12][0]~6_combout )))) # (!\disk_controller|read_value[13]~32_combout  & ((\disk_controller|registers[12][0]~6_combout  & 
// ((\disk_controller|registers[12][30]~q ))) # (!\disk_controller|registers[12][0]~6_combout  & (\disk_controller|Mux1~5_combout ))))

	.dataa(\disk_controller|read_value[13]~32_combout ),
	.datab(\disk_controller|Mux1~5_combout ),
	.datac(\disk_controller|registers[12][0]~6_combout ),
	.datad(\disk_controller|registers[12][30]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux1~6 .lut_mask = 16'h5E0E;
defparam \disk_controller|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][30] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][30] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux1~7 (
// Equation(s):
// \disk_controller|Mux1~7_combout  = (\disk_controller|read_value[13]~32_combout  & ((\disk_controller|Mux1~6_combout  & ((\disk_controller|registers[14][30]~q ))) # (!\disk_controller|Mux1~6_combout  & (\disk_controller|registers[13][30]~q )))) # 
// (!\disk_controller|read_value[13]~32_combout  & (((\disk_controller|Mux1~6_combout ))))

	.dataa(\disk_controller|registers[13][30]~q ),
	.datab(\disk_controller|read_value[13]~32_combout ),
	.datac(\disk_controller|Mux1~6_combout ),
	.datad(\disk_controller|registers[14][30]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux1~7 .lut_mask = 16'hF838;
defparam \disk_controller|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[30] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[30]~30_combout ),
	.asdata(\disk_controller|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [30]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[30] .is_wysiwyg = "true";
defparam \disk_controller|read_value[30] .power_up = "low";
// synopsys translate_on

dffeas \e_data[30]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[30]~30_combout ),
	.asdata(\disk_controller|read_value [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[30]~reg0 .is_wysiwyg = "true";
defparam \e_data[30]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~287 (
// Equation(s):
// \Mux6~287_combout  = (\Mux6~157_combout  & ((\adress[4]~input_o  & (\dev_in[94]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[78]~input_o )))))

	.dataa(\Mux6~157_combout ),
	.datab(\dev_in[94]~input_o ),
	.datac(\dev_in[78]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux6~287_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~287 .lut_mask = 16'h88A0;
defparam \Mux6~287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~288 (
// Equation(s):
// \Mux6~288_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux6~55_combout )) # (!\adress[4]~input_o  & ((\Mux6~52_combout )))))

	.dataa(\Mux6~55_combout ),
	.datab(\Mux6~52_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~288_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~288 .lut_mask = 16'h00AC;
defparam \Mux6~288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~289 (
// Equation(s):
// \Mux6~289_combout  = (\adress[3]~input_o  & (((\Mux6~287_combout ) # (\Mux6~288_combout )))) # (!\adress[3]~input_o  & (\Mux6~309_combout ))

	.dataa(\Mux6~309_combout ),
	.datab(\adress[3]~input_o ),
	.datac(\Mux6~287_combout ),
	.datad(\Mux6~288_combout ),
	.cin(gnd),
	.combout(\Mux6~289_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~289 .lut_mask = 16'hEEE2;
defparam \Mux6~289 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~290 (
// Equation(s):
// \Mux6~290_combout  = (\adress[1]~input_o  & (((\adress[2]~input_o )))) # (!\adress[1]~input_o  & ((\adress[2]~input_o  & ((\Mux6~279_combout ))) # (!\adress[2]~input_o  & (\Mux6~261_combout ))))

	.dataa(\Mux6~261_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\adress[2]~input_o ),
	.datad(\Mux6~279_combout ),
	.cin(gnd),
	.combout(\Mux6~290_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~290 .lut_mask = 16'hF2C2;
defparam \Mux6~290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux6~291 (
// Equation(s):
// \Mux6~291_combout  = (\adress[1]~input_o  & ((\Mux6~290_combout  & ((\Mux6~289_combout ))) # (!\Mux6~290_combout  & (\Mux6~271_combout )))) # (!\adress[1]~input_o  & (((\Mux6~290_combout ))))

	.dataa(\Mux6~271_combout ),
	.datab(\Mux6~289_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\Mux6~290_combout ),
	.cin(gnd),
	.combout(\Mux6~291_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~291 .lut_mask = 16'hCFA0;
defparam \Mux6~291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[31]~31 (
// Equation(s):
// \e_data[31]~31_combout  = (\adress[0]~input_o  & ((\Mux6~291_combout ))) # (!\adress[0]~input_o  & (\Mux6~286_combout ))

	.dataa(\Mux6~286_combout ),
	.datab(\Mux6~291_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[31]~31 .lut_mask = 16'hCCAA;
defparam \e_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[31]~input (
	.i(p_data[31]),
	.ibar(gnd),
	.o(\p_data[31]~input_o ));
// synopsys translate_off
defparam \p_data[31]~input .bus_hold = "false";
defparam \p_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~75 (
// Equation(s):
// \disk_controller|registers~75_combout  = (\p_data[31]~input_o  & \disk_controller|prepared~q )

	.dataa(\p_data[31]~input_o ),
	.datab(\disk_controller|prepared~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_controller|registers~75_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~75 .lut_mask = 16'h8888;
defparam \disk_controller|registers~75 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[2][31] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[2][29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[2][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[2][31] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[1][31] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[1][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[1][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|registers~76 (
// Equation(s):
// \disk_controller|registers~76_combout  = (\p_data[31]~input_o ) # (!\disk_controller|prepared~q )

	.dataa(\p_data[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\disk_controller|prepared~q ),
	.cin(gnd),
	.combout(\disk_controller|registers~76_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|registers~76 .lut_mask = 16'hAAFF;
defparam \disk_controller|registers~76 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[0][31] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[0][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[0][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[0][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux0~0 (
// Equation(s):
// \disk_controller|Mux0~0_combout  = (\drs[1]~input_o  & (((\drs[0]~input_o )))) # (!\drs[1]~input_o  & ((\drs[0]~input_o  & (\disk_controller|registers[1][31]~q )) # (!\drs[0]~input_o  & ((\disk_controller|registers[0][31]~q )))))

	.dataa(\drs[1]~input_o ),
	.datab(\disk_controller|registers[1][31]~q ),
	.datac(\drs[0]~input_o ),
	.datad(\disk_controller|registers[0][31]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux0~0 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[3][31] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[3][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[3][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[3][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux0~1 (
// Equation(s):
// \disk_controller|Mux0~1_combout  = (\drs[1]~input_o  & ((\disk_controller|Mux0~0_combout  & ((\disk_controller|registers[3][31]~q ))) # (!\disk_controller|Mux0~0_combout  & (\disk_controller|registers[2][31]~q )))) # (!\drs[1]~input_o  & 
// (((\disk_controller|Mux0~0_combout ))))

	.dataa(\disk_controller|registers[2][31]~q ),
	.datab(\drs[1]~input_o ),
	.datac(\disk_controller|Mux0~0_combout ),
	.datad(\disk_controller|registers[3][31]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux0~1 .lut_mask = 16'hF838;
defparam \disk_controller|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[5][31] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[5][9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[5][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[5][31] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[6][31] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[6][12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[6][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[6][31] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[4][31] (
	.clk(\clk_divisor|high~q ),
	.d(\disk_controller|registers~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[4][12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[4][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[4][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux0~2 (
// Equation(s):
// \disk_controller|Mux0~2_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[6][31]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[4][31]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[6][31]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[4][31]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux0~2 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[7][31] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[7][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[7][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[7][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux0~3 (
// Equation(s):
// \disk_controller|Mux0~3_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux0~2_combout  & ((\disk_controller|registers[7][31]~q ))) # (!\disk_controller|Mux0~2_combout  & (\disk_controller|registers[5][31]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux0~2_combout ))))

	.dataa(\disk_controller|registers[5][31]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux0~2_combout ),
	.datad(\disk_controller|registers[7][31]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux0~3 .lut_mask = 16'hF838;
defparam \disk_controller|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|read_value[31]~31 (
// Equation(s):
// \disk_controller|read_value[31]~31_combout  = (\drs[2]~input_o  & ((\disk_controller|Mux0~3_combout ))) # (!\drs[2]~input_o  & (\disk_controller|Mux0~1_combout ))

	.dataa(\disk_controller|Mux0~1_combout ),
	.datab(\disk_controller|Mux0~3_combout ),
	.datac(gnd),
	.datad(\drs[2]~input_o ),
	.cin(gnd),
	.combout(\disk_controller|read_value[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|read_value[31]~31 .lut_mask = 16'hCCAA;
defparam \disk_controller|read_value[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[9][31] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[9][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[9][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[9][31] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[10][31] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[10][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[10][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[10][31] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[8][31] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[8][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[8][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[8][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux0~4 (
// Equation(s):
// \disk_controller|Mux0~4_combout  = (\drs[0]~input_o  & (((\drs[1]~input_o )))) # (!\drs[0]~input_o  & ((\drs[1]~input_o  & (\disk_controller|registers[10][31]~q )) # (!\drs[1]~input_o  & ((\disk_controller|registers[8][31]~q )))))

	.dataa(\drs[0]~input_o ),
	.datab(\disk_controller|registers[10][31]~q ),
	.datac(\drs[1]~input_o ),
	.datad(\disk_controller|registers[8][31]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux0~4 .lut_mask = 16'hE5E0;
defparam \disk_controller|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[11][31] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[11][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[11][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[11][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux0~5 (
// Equation(s):
// \disk_controller|Mux0~5_combout  = (\drs[0]~input_o  & ((\disk_controller|Mux0~4_combout  & ((\disk_controller|registers[11][31]~q ))) # (!\disk_controller|Mux0~4_combout  & (\disk_controller|registers[9][31]~q )))) # (!\drs[0]~input_o  & 
// (((\disk_controller|Mux0~4_combout ))))

	.dataa(\disk_controller|registers[9][31]~q ),
	.datab(\drs[0]~input_o ),
	.datac(\disk_controller|Mux0~4_combout ),
	.datad(\disk_controller|registers[11][31]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux0~5 .lut_mask = 16'hF838;
defparam \disk_controller|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[13][31] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[13][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[13][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[13][31] .power_up = "low";
// synopsys translate_on

dffeas \disk_controller|registers[12][31] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[12][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[12][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[12][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux0~6 (
// Equation(s):
// \disk_controller|Mux0~6_combout  = (\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|read_value[13]~32_combout  & (\disk_controller|registers[13][31]~q )) # (!\disk_controller|read_value[13]~32_combout  & 
// ((\disk_controller|registers[12][31]~q ))))) # (!\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|read_value[13]~32_combout ))))

	.dataa(\disk_controller|registers[12][0]~6_combout ),
	.datab(\disk_controller|registers[13][31]~q ),
	.datac(\disk_controller|read_value[13]~32_combout ),
	.datad(\disk_controller|registers[12][31]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux0~6 .lut_mask = 16'hDAD0;
defparam \disk_controller|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|registers[14][31] (
	.clk(\clk_divisor|high~q ),
	.d(\p_data[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disk_controller|registers[14][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|registers[14][31] .is_wysiwyg = "true";
defparam \disk_controller|registers[14][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \disk_controller|Mux0~7 (
// Equation(s):
// \disk_controller|Mux0~7_combout  = (\disk_controller|registers[12][0]~6_combout  & (((\disk_controller|Mux0~6_combout )))) # (!\disk_controller|registers[12][0]~6_combout  & ((\disk_controller|Mux0~6_combout  & ((\disk_controller|registers[14][31]~q ))) # 
// (!\disk_controller|Mux0~6_combout  & (\disk_controller|Mux0~5_combout ))))

	.dataa(\disk_controller|Mux0~5_combout ),
	.datab(\disk_controller|registers[12][0]~6_combout ),
	.datac(\disk_controller|Mux0~6_combout ),
	.datad(\disk_controller|registers[14][31]~q ),
	.cin(gnd),
	.combout(\disk_controller|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \disk_controller|Mux0~7 .lut_mask = 16'hF2C2;
defparam \disk_controller|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_value[31] (
	.clk(!\clk_divisor|high~q ),
	.d(\disk_controller|read_value[31]~31_combout ),
	.asdata(\disk_controller|Mux0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\drs[3]~input_o ),
	.ena(\disk_controller|read_done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_value [31]),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_value[31] .is_wysiwyg = "true";
defparam \disk_controller|read_value[31] .power_up = "low";
// synopsys translate_on

dffeas \e_data[31]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[31]~31_combout ),
	.asdata(\disk_controller|read_value [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal5~2_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[31]~reg0 .is_wysiwyg = "true";
defparam \e_data[31]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \in_ready~0 (
// Equation(s):
// \in_ready~0_combout  = (!\input_state[0]~reg0_q  & (!\Mux3~2_combout  & \input_state[1]~reg0_q ))

	.dataa(\input_state[0]~reg0_q ),
	.datab(\Mux3~2_combout ),
	.datac(gnd),
	.datad(\input_state[1]~reg0_q ),
	.cin(gnd),
	.combout(\in_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \in_ready~0 .lut_mask = 16'h1100;
defparam \in_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \in_ready~reg0 (
	.clk(\clk~input_o ),
	.d(\in_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_ready~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_ready~reg0 .is_wysiwyg = "true";
defparam \in_ready~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \out_ready~0 (
// Equation(s):
// \out_ready~0_combout  = (!\output_state[0]~reg0_q  & (!\Mux0~2_combout  & \output_state[1]~reg0_q ))

	.dataa(\output_state[0]~reg0_q ),
	.datab(\Mux0~2_combout ),
	.datac(gnd),
	.datad(\output_state[1]~reg0_q ),
	.cin(gnd),
	.combout(\out_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_ready~0 .lut_mask = 16'h1100;
defparam \out_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \out_ready~reg0 (
	.clk(\clk~input_o ),
	.d(\out_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_ready~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_ready~reg0 .is_wysiwyg = "true";
defparam \out_ready~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[0]~147 (
// Equation(s):
// \dev_out[0]~147_combout  = (\dev_out[1]~146_combout  & (\Equal5~0_combout  & (!\adress[5]~input_o  & !\adress[6]~input_o )))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[0]~147_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[0]~147 .lut_mask = 16'h0008;
defparam \dev_out[0]~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[0]~148 (
// Equation(s):
// \dev_out[0]~148_combout  = (\disk_write~2_combout  & ((\dev_out[0]~147_combout  & (\p_data[0]~input_o )) # (!\dev_out[0]~147_combout  & ((\dev_out[0]~reg0_q ))))) # (!\disk_write~2_combout  & (((\dev_out[0]~reg0_q ))))

	.dataa(\p_data[0]~input_o ),
	.datab(\dev_out[0]~reg0_q ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[0]~147_combout ),
	.cin(gnd),
	.combout(\dev_out[0]~148_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[0]~148 .lut_mask = 16'hACCC;
defparam \dev_out[0]~148 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[0]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[0]~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[0]~reg0 .is_wysiwyg = "true";
defparam \dev_out[0]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~0 (
// Equation(s):
// \Selector126~0_combout  = (\adress[0]~input_o  & (\p_data[0]~input_o )) # (!\adress[0]~input_o  & ((\p_data[1]~input_o )))

	.dataa(\p_data[0]~input_o ),
	.datab(\p_data[1]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~0 .lut_mask = 16'hAACC;
defparam \Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[1]~508 (
// Equation(s):
// \dev_out[1]~508_combout  = (\adress[7]~input_o ) # ((\adress[8]~input_o ) # ((\adress[9]~input_o ) # (!\disk_write~2_combout )))

	.dataa(\adress[7]~input_o ),
	.datab(\adress[8]~input_o ),
	.datac(\adress[9]~input_o ),
	.datad(\disk_write~2_combout ),
	.cin(gnd),
	.combout(\dev_out[1]~508_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[1]~508 .lut_mask = 16'hFEFF;
defparam \dev_out[1]~508 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~149 (
// Equation(s):
// \dev_out[48]~149_combout  = (!\adress[3]~input_o  & !\adress[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adress[3]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[48]~149_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~149 .lut_mask = 16'h000F;
defparam \dev_out[48]~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[1]~150 (
// Equation(s):
// \dev_out[1]~150_combout  = (\adress[5]~input_o ) # ((\adress[6]~input_o ) # ((!\dev_out[48]~149_combout ) # (!\Mux6~36_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux6~36_combout ),
	.datad(\dev_out[48]~149_combout ),
	.cin(gnd),
	.combout(\dev_out[1]~150_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[1]~150 .lut_mask = 16'hEFFF;
defparam \dev_out[1]~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[1]~151 (
// Equation(s):
// \dev_out[1]~151_combout  = (\dev_out[1]~508_combout  & (\dev_out[1]~reg0_q )) # (!\dev_out[1]~508_combout  & ((\dev_out[1]~150_combout  & (\dev_out[1]~reg0_q )) # (!\dev_out[1]~150_combout  & ((\Selector126~0_combout )))))

	.dataa(\dev_out[1]~reg0_q ),
	.datab(\Selector126~0_combout ),
	.datac(\dev_out[1]~508_combout ),
	.datad(\dev_out[1]~150_combout ),
	.cin(gnd),
	.combout(\dev_out[1]~151_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[1]~151 .lut_mask = 16'hAAAC;
defparam \dev_out[1]~151 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[1]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[1]~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[1]~reg0 .is_wysiwyg = "true";
defparam \dev_out[1]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~0 (
// Equation(s):
// \dev_out[2]~0_combout  = (\adress[0]~input_o  & ((\dev_out[2]~reg0_q ))) # (!\adress[0]~input_o  & (\p_data[0]~input_o ))

	.dataa(\p_data[0]~input_o ),
	.datab(\dev_out[2]~reg0_q ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~0 .lut_mask = 16'hCCAA;
defparam \dev_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~1 (
// Equation(s):
// \Selector126~1_combout  = (\adress[0]~input_o  & (\p_data[1]~input_o )) # (!\adress[0]~input_o  & ((\p_data[2]~input_o )))

	.dataa(\p_data[1]~input_o ),
	.datab(\p_data[2]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~1 .lut_mask = 16'hAACC;
defparam \Selector126~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~152 (
// Equation(s):
// \dev_out[2]~152_combout  = (\adress[4]~input_o ) # ((\adress[5]~input_o ) # ((\adress[6]~input_o ) # (!\dev_out[1]~146_combout )))

	.dataa(\adress[4]~input_o ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[1]~146_combout ),
	.cin(gnd),
	.combout(\dev_out[2]~152_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~152 .lut_mask = 16'hFEFF;
defparam \dev_out[2]~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~153 (
// Equation(s):
// \dev_out[2]~153_combout  = (!\adress[2]~input_o  & (!\adress[3]~input_o  & (\disk_write~2_combout  & !\dev_out[2]~152_combout )))

	.dataa(\adress[2]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[2]~152_combout ),
	.cin(gnd),
	.combout(\dev_out[2]~153_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~153 .lut_mask = 16'h0010;
defparam \dev_out[2]~153 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[2]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[2]~0_combout ),
	.asdata(\Selector126~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[1]~input_o ),
	.ena(\dev_out[2]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[2]~reg0 .is_wysiwyg = "true";
defparam \dev_out[2]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~2 (
// Equation(s):
// \Selector126~2_combout  = (\adress[0]~input_o  & (\p_data[2]~input_o )) # (!\adress[0]~input_o  & ((\p_data[3]~input_o )))

	.dataa(\p_data[2]~input_o ),
	.datab(\p_data[3]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~2 .lut_mask = 16'hAACC;
defparam \Selector126~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~3 (
// Equation(s):
// \Selector126~3_combout  = (\adress[1]~input_o  & (\Selector126~0_combout )) # (!\adress[1]~input_o  & ((\Selector126~2_combout )))

	.dataa(\Selector126~0_combout ),
	.datab(\Selector126~2_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~3 .lut_mask = 16'hAACC;
defparam \Selector126~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[3]~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector126~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[2]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[3]~reg0 .is_wysiwyg = "true";
defparam \dev_out[3]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = (\adress[0]~input_o  & (\p_data[3]~input_o )) # (!\adress[0]~input_o  & ((\p_data[4]~input_o )))

	.dataa(\p_data[3]~input_o ),
	.datab(\p_data[4]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~5 .lut_mask = 16'hAACC;
defparam \Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~6 (
// Equation(s):
// \Selector1~6_combout  = (\adress[1]~input_o  & (\Selector126~1_combout )) # (!\adress[1]~input_o  & ((\Selector1~5_combout )))

	.dataa(\Selector126~1_combout ),
	.datab(\Selector1~5_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~6 .lut_mask = 16'hAACC;
defparam \Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~4 (
// Equation(s):
// \Selector126~4_combout  = (\adress[0]~input_o  & (\dev_out[4]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))

	.dataa(\dev_out[4]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~4 .lut_mask = 16'hAACC;
defparam \Selector126~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[4]~1 (
// Equation(s):
// \dev_out[4]~1_combout  = (\adress[2]~input_o  & ((\Selector126~4_combout ))) # (!\adress[2]~input_o  & (\Selector1~6_combout ))

	.dataa(\Selector1~6_combout ),
	.datab(\Selector126~4_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[4]~1 .lut_mask = 16'hCCAA;
defparam \dev_out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~7 (
// Equation(s):
// \Selector1~7_combout  = (\adress[1]~input_o  & \adress[2]~input_o )

	.dataa(\adress[1]~input_o ),
	.datab(\adress[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~7 .lut_mask = 16'h8888;
defparam \Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[4]~154 (
// Equation(s):
// \dev_out[4]~154_combout  = (\Selector1~7_combout ) # ((\adress[5]~input_o ) # ((\adress[6]~input_o ) # (!\dev_out[1]~146_combout )))

	.dataa(\Selector1~7_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[1]~146_combout ),
	.cin(gnd),
	.combout(\dev_out[4]~154_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[4]~154 .lut_mask = 16'hFEFF;
defparam \dev_out[4]~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[4]~155 (
// Equation(s):
// \dev_out[4]~155_combout  = (!\adress[3]~input_o  & (!\adress[4]~input_o  & (\disk_write~2_combout  & !\dev_out[4]~154_combout )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[4]~154_combout ),
	.cin(gnd),
	.combout(\dev_out[4]~155_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[4]~155 .lut_mask = 16'h0010;
defparam \dev_out[4]~155 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[4]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[4]~1_combout ),
	.asdata(\Selector126~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[1]~input_o ),
	.ena(\dev_out[4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[4]~reg0 .is_wysiwyg = "true";
defparam \dev_out[4]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~5 (
// Equation(s):
// \Selector126~5_combout  = (\adress[0]~input_o  & (\p_data[4]~input_o )) # (!\adress[0]~input_o  & ((\p_data[5]~input_o )))

	.dataa(\p_data[4]~input_o ),
	.datab(\p_data[5]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~5 .lut_mask = 16'hAACC;
defparam \Selector126~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~6 (
// Equation(s):
// \Selector126~6_combout  = (\adress[1]~input_o  & (\Selector126~2_combout )) # (!\adress[1]~input_o  & ((\Selector126~5_combout )))

	.dataa(\Selector126~2_combout ),
	.datab(\Selector126~5_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~6 .lut_mask = 16'hAACC;
defparam \Selector126~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[5]~2 (
// Equation(s):
// \dev_out[5]~2_combout  = (\adress[2]~input_o  & ((\Selector126~0_combout ))) # (!\adress[2]~input_o  & (\Selector126~6_combout ))

	.dataa(\Selector126~6_combout ),
	.datab(\Selector126~0_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[5]~2 .lut_mask = 16'hCCAA;
defparam \dev_out[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[5]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[5]~2_combout ),
	.asdata(\Selector126~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[1]~input_o ),
	.ena(\dev_out[4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[5]~reg0 .is_wysiwyg = "true";
defparam \dev_out[5]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~7 (
// Equation(s):
// \Selector126~7_combout  = (\adress[0]~input_o  & (\dev_out[6]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))

	.dataa(\dev_out[6]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~7 .lut_mask = 16'hAACC;
defparam \Selector126~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[6]~3 (
// Equation(s):
// \dev_out[6]~3_combout  = (\adress[1]~input_o  & ((\Selector126~7_combout ))) # (!\adress[1]~input_o  & (\Selector126~1_combout ))

	.dataa(\Selector126~1_combout ),
	.datab(\Selector126~7_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[6]~3 .lut_mask = 16'hCCAA;
defparam \dev_out[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~8 (
// Equation(s):
// \Selector126~8_combout  = (\adress[0]~input_o  & (\p_data[5]~input_o )) # (!\adress[0]~input_o  & ((\p_data[6]~input_o )))

	.dataa(\p_data[5]~input_o ),
	.datab(\p_data[6]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~8 .lut_mask = 16'hAACC;
defparam \Selector126~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~8 (
// Equation(s):
// \Selector1~8_combout  = (\adress[1]~input_o  & (\Selector1~5_combout )) # (!\adress[1]~input_o  & ((\Selector126~8_combout )))

	.dataa(\Selector1~5_combout ),
	.datab(\Selector126~8_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~8 .lut_mask = 16'hAACC;
defparam \Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~156 (
// Equation(s):
// \dev_out[2]~156_combout  = (\adress[5]~input_o ) # ((\adress[6]~input_o ) # (!\dev_out[1]~146_combout ))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_out[1]~146_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[2]~156_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~156 .lut_mask = 16'hEFEF;
defparam \dev_out[2]~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~157 (
// Equation(s):
// \dev_out[2]~157_combout  = (!\adress[3]~input_o  & (!\adress[4]~input_o  & (\disk_write~2_combout  & !\dev_out[2]~156_combout )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[2]~156_combout ),
	.cin(gnd),
	.combout(\dev_out[2]~157_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~157 .lut_mask = 16'h0010;
defparam \dev_out[2]~157 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[6]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[6]~3_combout ),
	.asdata(\Selector1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[2]~input_o ),
	.ena(\dev_out[2]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[6]~reg0 .is_wysiwyg = "true";
defparam \dev_out[6]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~9 (
// Equation(s):
// \Selector126~9_combout  = (\adress[0]~input_o  & (\p_data[6]~input_o )) # (!\adress[0]~input_o  & ((\p_data[7]~input_o )))

	.dataa(\p_data[6]~input_o ),
	.datab(\p_data[7]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~9 .lut_mask = 16'hAACC;
defparam \Selector126~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~10 (
// Equation(s):
// \Selector126~10_combout  = (\adress[1]~input_o  & (\Selector126~5_combout )) # (!\adress[1]~input_o  & ((\Selector126~9_combout )))

	.dataa(\Selector126~5_combout ),
	.datab(\Selector126~9_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~10 .lut_mask = 16'hAACC;
defparam \Selector126~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\adress[2]~input_o  & (\Selector126~3_combout )) # (!\adress[2]~input_o  & ((\Selector126~10_combout )))

	.dataa(\Selector126~3_combout ),
	.datab(\Selector126~10_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hAACC;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[7]~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[2]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[7]~reg0 .is_wysiwyg = "true";
defparam \dev_out[7]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~158 (
// Equation(s):
// \dev_out[8]~158_combout  = (\adress[3]~input_o  & ((\adress[0]~input_o  & (\dev_out[8]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[3]~input_o ),
	.datab(\dev_out[8]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[8]~158_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~158 .lut_mask = 16'h88A0;
defparam \dev_out[8]~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~9 (
// Equation(s):
// \Selector1~9_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[7]~input_o )) # (!\adress[0]~input_o  & ((\p_data[8]~input_o )))))

	.dataa(\p_data[7]~input_o ),
	.datab(\p_data[8]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~9 .lut_mask = 16'h00AC;
defparam \Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~10 (
// Equation(s):
// \Selector1~10_combout  = (\Selector1~9_combout ) # ((\adress[1]~input_o  & \Selector126~8_combout ))

	.dataa(\Selector1~9_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~10 .lut_mask = 16'hEAEA;
defparam \Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~159 (
// Equation(s):
// \dev_out[8]~159_combout  = (\dev_out[8]~158_combout ) # ((\Selector1~10_combout  & !\adress[3]~input_o ))

	.dataa(\dev_out[8]~158_combout ),
	.datab(\Selector1~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[8]~159_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~159 .lut_mask = 16'hAAEE;
defparam \dev_out[8]~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~4 (
// Equation(s):
// \dev_out[8]~4_combout  = (\adress[1]~input_o  & ((\Selector126~8_combout ))) # (!\adress[1]~input_o  & (\dev_out[8]~159_combout ))

	.dataa(\dev_out[8]~159_combout ),
	.datab(\Selector126~8_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~4 .lut_mask = 16'hCCAA;
defparam \dev_out[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~160 (
// Equation(s):
// \dev_out[8]~160_combout  = (\adress[6]~input_o ) # (((\adress[3]~input_o  & !\Mux6~36_combout )) # (!\dev_out[1]~146_combout ))

	.dataa(\adress[3]~input_o ),
	.datab(\Mux6~36_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[1]~146_combout ),
	.cin(gnd),
	.combout(\dev_out[8]~160_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~160 .lut_mask = 16'hF2FF;
defparam \dev_out[8]~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~161 (
// Equation(s):
// \dev_out[8]~161_combout  = (!\adress[4]~input_o  & (!\adress[5]~input_o  & (\disk_write~2_combout  & !\dev_out[8]~160_combout )))

	.dataa(\adress[4]~input_o ),
	.datab(\adress[5]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[8]~160_combout ),
	.cin(gnd),
	.combout(\dev_out[8]~161_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~161 .lut_mask = 16'h0010;
defparam \dev_out[8]~161 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[8]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[8]~4_combout ),
	.asdata(\Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[2]~input_o ),
	.ena(\dev_out[8]~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[8]~reg0 .is_wysiwyg = "true";
defparam \dev_out[8]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~11 (
// Equation(s):
// \Selector126~11_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[8]~input_o )) # (!\adress[0]~input_o  & ((\p_data[9]~input_o )))))

	.dataa(\p_data[8]~input_o ),
	.datab(\p_data[9]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~11 .lut_mask = 16'h00AC;
defparam \Selector126~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~12 (
// Equation(s):
// \Selector126~12_combout  = (\Selector126~11_combout ) # ((\adress[1]~input_o  & \Selector126~9_combout ))

	.dataa(\Selector126~11_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector126~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~12 .lut_mask = 16'hEAEA;
defparam \Selector126~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[9]~162 (
// Equation(s):
// \dev_out[9]~162_combout  = (\adress[3]~input_o  & (\Selector126~0_combout )) # (!\adress[3]~input_o  & ((\Selector126~12_combout )))

	.dataa(\Selector126~0_combout ),
	.datab(\Selector126~12_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[9]~162_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[9]~162 .lut_mask = 16'hAACC;
defparam \dev_out[9]~162 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[9]~5 (
// Equation(s):
// \dev_out[9]~5_combout  = (\adress[1]~input_o  & ((\Selector126~9_combout ))) # (!\adress[1]~input_o  & (\dev_out[9]~162_combout ))

	.dataa(\dev_out[9]~162_combout ),
	.datab(\Selector126~9_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[9]~5 .lut_mask = 16'hCCAA;
defparam \dev_out[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[9]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[9]~5_combout ),
	.asdata(\Selector126~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[2]~input_o ),
	.ena(\dev_out[8]~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[9]~reg0 .is_wysiwyg = "true";
defparam \dev_out[9]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~11 (
// Equation(s):
// \Selector1~11_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[7]~input_o )) # (!\adress[1]~input_o  & ((\p_data[9]~input_o )))))

	.dataa(\adress[0]~input_o ),
	.datab(\p_data[7]~input_o ),
	.datac(\p_data[9]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~11 .lut_mask = 16'h88A0;
defparam \Selector1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~12 (
// Equation(s):
// \Selector1~12_combout  = (\adress[1]~input_o  & (\p_data[8]~input_o )) # (!\adress[1]~input_o  & ((\p_data[10]~input_o )))

	.dataa(\p_data[8]~input_o ),
	.datab(\p_data[10]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~12 .lut_mask = 16'hAACC;
defparam \Selector1~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~13 (
// Equation(s):
// \Selector1~13_combout  = (\Selector1~11_combout ) # ((\Selector1~12_combout  & !\adress[0]~input_o ))

	.dataa(\Selector1~11_combout ),
	.datab(\Selector1~12_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~13 .lut_mask = 16'hAAEE;
defparam \Selector1~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~14 (
// Equation(s):
// \Selector1~14_combout  = (\adress[2]~input_o  & (\Selector1~8_combout )) # (!\adress[2]~input_o  & ((\Selector1~13_combout )))

	.dataa(\Selector1~8_combout ),
	.datab(\Selector1~13_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~14 .lut_mask = 16'hAACC;
defparam \Selector1~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~15 (
// Equation(s):
// \Selector1~15_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[10]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[10]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~15 .lut_mask = 16'h88A0;
defparam \Selector1~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~16 (
// Equation(s):
// \Selector1~16_combout  = (\Selector1~15_combout ) # ((\Selector126~1_combout  & !\adress[1]~input_o ))

	.dataa(\Selector1~15_combout ),
	.datab(\Selector126~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~16 .lut_mask = 16'hAAEE;
defparam \Selector1~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[10]~6 (
// Equation(s):
// \dev_out[10]~6_combout  = (\adress[3]~input_o  & ((\Selector1~16_combout ))) # (!\adress[3]~input_o  & (\Selector1~14_combout ))

	.dataa(\Selector1~14_combout ),
	.datab(\Selector1~16_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[10]~6 .lut_mask = 16'hCCAA;
defparam \dev_out[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~163 (
// Equation(s):
// \dev_out[8]~163_combout  = (\adress[2]~input_o  & \adress[3]~input_o )

	.dataa(\adress[2]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[8]~163_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~163 .lut_mask = 16'h8888;
defparam \dev_out[8]~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~164 (
// Equation(s):
// \dev_out[8]~164_combout  = (!\adress[4]~input_o  & (!\dev_out[8]~163_combout  & (\disk_write~2_combout  & !\dev_out[2]~156_combout )))

	.dataa(\adress[4]~input_o ),
	.datab(\dev_out[8]~163_combout ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[2]~156_combout ),
	.cin(gnd),
	.combout(\dev_out[8]~164_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~164 .lut_mask = 16'h0010;
defparam \dev_out[8]~164 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[10]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[10]~6_combout ),
	.asdata(\Selector1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[2]~input_o ),
	.ena(\dev_out[8]~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[10]~reg0 .is_wysiwyg = "true";
defparam \dev_out[10]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~13 (
// Equation(s):
// \Selector126~13_combout  = (\adress[1]~input_o  & (\p_data[9]~input_o )) # (!\adress[1]~input_o  & ((\p_data[11]~input_o )))

	.dataa(\p_data[9]~input_o ),
	.datab(\p_data[11]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~13 .lut_mask = 16'hAACC;
defparam \Selector126~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~14 (
// Equation(s):
// \Selector126~14_combout  = (\adress[0]~input_o  & (\Selector1~12_combout )) # (!\adress[0]~input_o  & ((\Selector126~13_combout )))

	.dataa(\Selector1~12_combout ),
	.datab(\Selector126~13_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~14 .lut_mask = 16'hAACC;
defparam \Selector126~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\adress[2]~input_o  & (\Selector126~10_combout )) # (!\adress[2]~input_o  & ((\Selector126~14_combout )))

	.dataa(\Selector126~10_combout ),
	.datab(\Selector126~14_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hAACC;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[11]~7 (
// Equation(s):
// \dev_out[11]~7_combout  = (\adress[3]~input_o  & ((\Selector126~3_combout ))) # (!\adress[3]~input_o  & (\Selector0~1_combout ))

	.dataa(\Selector0~1_combout ),
	.datab(\Selector126~3_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[11]~7 .lut_mask = 16'hCCAA;
defparam \dev_out[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[11]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[11]~7_combout ),
	.asdata(\Selector126~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[2]~input_o ),
	.ena(\dev_out[8]~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[11]~reg0 .is_wysiwyg = "true";
defparam \dev_out[11]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~17 (
// Equation(s):
// \Selector1~17_combout  = (\adress[0]~input_o  & (\dev_out[12]~reg0_q )) # (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\dev_out[12]~reg0_q )) # (!\adress[1]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[12]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~17_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~17 .lut_mask = 16'hAAAC;
defparam \Selector1~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[12]~8 (
// Equation(s):
// \dev_out[12]~8_combout  = (\adress[2]~input_o  & ((\Selector1~17_combout ))) # (!\adress[2]~input_o  & (\Selector1~6_combout ))

	.dataa(\Selector1~6_combout ),
	.datab(\Selector1~17_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[12]~8 .lut_mask = 16'hCCAA;
defparam \dev_out[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~18 (
// Equation(s):
// \Selector1~18_combout  = (\adress[1]~input_o  & (\p_data[10]~input_o )) # (!\adress[1]~input_o  & ((\p_data[12]~input_o )))

	.dataa(\p_data[10]~input_o ),
	.datab(\p_data[12]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~18 .lut_mask = 16'hAACC;
defparam \Selector1~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~19 (
// Equation(s):
// \Selector1~19_combout  = (\adress[0]~input_o  & (\Selector126~13_combout )) # (!\adress[0]~input_o  & ((\Selector1~18_combout )))

	.dataa(\Selector126~13_combout ),
	.datab(\Selector1~18_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~19_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~19 .lut_mask = 16'hAACC;
defparam \Selector1~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\adress[2]~input_o  & (\Selector1~10_combout )) # (!\adress[2]~input_o  & ((\Selector1~19_combout )))

	.dataa(\Selector1~10_combout ),
	.datab(\Selector1~19_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hAACC;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~509 (
// Equation(s):
// \dev_out[2]~509_combout  = (\adress[7]~input_o ) # ((\adress[8]~input_o ) # ((\adress[9]~input_o ) # (\adress[6]~input_o )))

	.dataa(\adress[7]~input_o ),
	.datab(\adress[8]~input_o ),
	.datac(\adress[9]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[2]~509_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~509 .lut_mask = 16'hFFFE;
defparam \dev_out[2]~509 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~165 (
// Equation(s):
// \dev_out[2]~165_combout  = (!\adress[5]~input_o  & (!\adress[4]~input_o  & (\disk_write~2_combout  & !\dev_out[2]~509_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[2]~509_combout ),
	.cin(gnd),
	.combout(\dev_out[2]~165_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~165 .lut_mask = 16'h0010;
defparam \dev_out[2]~165 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[12]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[12]~8_combout ),
	.asdata(\Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[3]~input_o ),
	.ena(\dev_out[2]~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[12]~reg0 .is_wysiwyg = "true";
defparam \dev_out[12]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~15 (
// Equation(s):
// \Selector126~15_combout  = (\adress[1]~input_o  & (\dev_out[13]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector126~0_combout )))

	.dataa(\dev_out[13]~reg0_q ),
	.datab(\Selector126~0_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~15 .lut_mask = 16'hAACC;
defparam \Selector126~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[13]~9 (
// Equation(s):
// \dev_out[13]~9_combout  = (\adress[2]~input_o  & ((\Selector126~15_combout ))) # (!\adress[2]~input_o  & (\Selector126~6_combout ))

	.dataa(\Selector126~6_combout ),
	.datab(\Selector126~15_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[13]~9 .lut_mask = 16'hCCAA;
defparam \dev_out[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~16 (
// Equation(s):
// \Selector126~16_combout  = (\adress[1]~input_o  & (\p_data[11]~input_o )) # (!\adress[1]~input_o  & ((\p_data[13]~input_o )))

	.dataa(\p_data[11]~input_o ),
	.datab(\p_data[13]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~16_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~16 .lut_mask = 16'hAACC;
defparam \Selector126~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~17 (
// Equation(s):
// \Selector126~17_combout  = (\adress[0]~input_o  & (\Selector1~18_combout )) # (!\adress[0]~input_o  & ((\Selector126~16_combout )))

	.dataa(\Selector1~18_combout ),
	.datab(\Selector126~16_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~17_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~17 .lut_mask = 16'hAACC;
defparam \Selector126~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\adress[2]~input_o  & (\Selector126~12_combout )) # (!\adress[2]~input_o  & ((\Selector126~17_combout )))

	.dataa(\Selector126~12_combout ),
	.datab(\Selector126~17_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hAACC;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[13]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[13]~9_combout ),
	.asdata(\Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[3]~input_o ),
	.ena(\dev_out[2]~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[13]~reg0 .is_wysiwyg = "true";
defparam \dev_out[13]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~20 (
// Equation(s):
// \Selector1~20_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[14]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[14]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~20 .lut_mask = 16'h88A0;
defparam \Selector1~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~21 (
// Equation(s):
// \Selector1~21_combout  = (\Selector1~20_combout ) # ((\Selector126~1_combout  & !\adress[1]~input_o ))

	.dataa(\Selector1~20_combout ),
	.datab(\Selector126~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~21_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~21 .lut_mask = 16'hAAEE;
defparam \Selector1~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[14]~10 (
// Equation(s):
// \dev_out[14]~10_combout  = (\adress[2]~input_o  & ((\Selector1~21_combout ))) # (!\adress[2]~input_o  & (\Selector1~8_combout ))

	.dataa(\Selector1~8_combout ),
	.datab(\Selector1~21_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[14]~10 .lut_mask = 16'hCCAA;
defparam \dev_out[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~22 (
// Equation(s):
// \Selector1~22_combout  = (\adress[1]~input_o  & (\p_data[12]~input_o )) # (!\adress[1]~input_o  & ((\p_data[14]~input_o )))

	.dataa(\p_data[12]~input_o ),
	.datab(\p_data[14]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~22 .lut_mask = 16'hAACC;
defparam \Selector1~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~23 (
// Equation(s):
// \Selector1~23_combout  = (\adress[0]~input_o  & (\Selector126~16_combout )) # (!\adress[0]~input_o  & ((\Selector1~22_combout )))

	.dataa(\Selector126~16_combout ),
	.datab(\Selector1~22_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~23_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~23 .lut_mask = 16'hAACC;
defparam \Selector1~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~24 (
// Equation(s):
// \Selector1~24_combout  = (\adress[2]~input_o  & (\Selector1~13_combout )) # (!\adress[2]~input_o  & ((\Selector1~23_combout )))

	.dataa(\Selector1~13_combout ),
	.datab(\Selector1~23_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector1~24_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~24 .lut_mask = 16'hAACC;
defparam \Selector1~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[14]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[14]~10_combout ),
	.asdata(\Selector1~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[3]~input_o ),
	.ena(\dev_out[2]~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[14]~reg0 .is_wysiwyg = "true";
defparam \dev_out[14]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~25 (
// Equation(s):
// \Selector1~25_combout  = (\adress[1]~input_o  & (\p_data[13]~input_o )) # (!\adress[1]~input_o  & ((\p_data[15]~input_o )))

	.dataa(\p_data[13]~input_o ),
	.datab(\p_data[15]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~25_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~25 .lut_mask = 16'hAACC;
defparam \Selector1~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~18 (
// Equation(s):
// \Selector126~18_combout  = (\adress[0]~input_o  & (\Selector1~22_combout )) # (!\adress[0]~input_o  & ((\Selector1~25_combout )))

	.dataa(\Selector1~22_combout ),
	.datab(\Selector1~25_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~18_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~18 .lut_mask = 16'hAACC;
defparam \Selector126~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\adress[2]~input_o  & (\Selector126~14_combout )) # (!\adress[2]~input_o  & ((\Selector126~18_combout )))

	.dataa(\Selector126~14_combout ),
	.datab(\Selector126~18_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hAACC;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (\adress[3]~input_o  & (\Selector0~0_combout )) # (!\adress[3]~input_o  & ((\Selector0~2_combout )))

	.dataa(\Selector0~0_combout ),
	.datab(\Selector0~2_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'hAACC;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[15]~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[2]~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[15]~reg0 .is_wysiwyg = "true";
defparam \dev_out[15]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~26 (
// Equation(s):
// \Selector1~26_combout  = (\adress[1]~input_o  & (\p_data[14]~input_o )) # (!\adress[1]~input_o  & ((\p_data[16]~input_o )))

	.dataa(\p_data[14]~input_o ),
	.datab(\p_data[16]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~26_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~26 .lut_mask = 16'hAACC;
defparam \Selector1~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~27 (
// Equation(s):
// \Selector1~27_combout  = (\adress[0]~input_o  & (\Selector1~25_combout )) # (!\adress[0]~input_o  & ((\Selector1~26_combout )))

	.dataa(\Selector1~25_combout ),
	.datab(\Selector1~26_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~27_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~27 .lut_mask = 16'hAACC;
defparam \Selector1~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\adress[2]~input_o  & (\Selector1~19_combout )) # (!\adress[2]~input_o  & ((\Selector1~27_combout )))

	.dataa(\Selector1~19_combout ),
	.datab(\Selector1~27_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hAACC;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~166 (
// Equation(s):
// \dev_out[16]~166_combout  = (\adress[1]~input_o  & (\adress[0]~input_o )) # (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[16]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[16]~reg0_q ),
	.datad(\p_data[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[16]~166_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~166 .lut_mask = 16'hD9C8;
defparam \dev_out[16]~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~167 (
// Equation(s):
// \dev_out[16]~167_combout  = (\adress[1]~input_o  & ((\dev_out[16]~166_combout  & (\p_data[13]~input_o )) # (!\dev_out[16]~166_combout  & ((\p_data[14]~input_o ))))) # (!\adress[1]~input_o  & (((\dev_out[16]~166_combout ))))

	.dataa(\p_data[13]~input_o ),
	.datab(\p_data[14]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(\dev_out[16]~166_combout ),
	.cin(gnd),
	.combout(\dev_out[16]~167_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~167 .lut_mask = 16'hAFC0;
defparam \dev_out[16]~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~168 (
// Equation(s):
// \dev_out[16]~168_combout  = (\adress[4]~input_o  & (((\dev_out[16]~167_combout )))) # (!\adress[4]~input_o  & ((\adress[1]~input_o  & ((\dev_out[16]~167_combout ))) # (!\adress[1]~input_o  & (\Selector3~1_combout ))))

	.dataa(\adress[4]~input_o ),
	.datab(\Selector3~1_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\dev_out[16]~167_combout ),
	.cin(gnd),
	.combout(\dev_out[16]~168_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~168 .lut_mask = 16'hFE04;
defparam \dev_out[16]~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~11 (
// Equation(s):
// \dev_out[16]~11_combout  = (\adress[2]~input_o  & ((\Selector1~19_combout ))) # (!\adress[2]~input_o  & (\dev_out[16]~168_combout ))

	.dataa(\dev_out[16]~168_combout ),
	.datab(\Selector1~19_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[16]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~11 .lut_mask = 16'hCCAA;
defparam \dev_out[16]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\adress[2]~input_o  & (\Selector1~6_combout )) # (!\adress[2]~input_o  & ((\Selector1~10_combout )))

	.dataa(\Selector1~6_combout ),
	.datab(\Selector1~10_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hAACC;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~169 (
// Equation(s):
// \dev_out[16]~169_combout  = (\adress[2]~input_o ) # (\adress[3]~input_o )

	.dataa(\adress[2]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[16]~169_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~169 .lut_mask = 16'hEEEE;
defparam \dev_out[16]~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~170 (
// Equation(s):
// \dev_out[16]~170_combout  = ((\adress[4]~input_o  & ((\adress[1]~input_o ) # (\dev_out[16]~169_combout )))) # (!\dev_out[1]~146_combout )

	.dataa(\adress[4]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\dev_out[16]~169_combout ),
	.datad(\dev_out[1]~146_combout ),
	.cin(gnd),
	.combout(\dev_out[16]~170_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~170 .lut_mask = 16'hA8FF;
defparam \dev_out[16]~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~171 (
// Equation(s):
// \dev_out[16]~171_combout  = (!\adress[5]~input_o  & (!\adress[6]~input_o  & (\disk_write~2_combout  & !\dev_out[16]~170_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[16]~170_combout ),
	.cin(gnd),
	.combout(\dev_out[16]~171_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~171 .lut_mask = 16'h0010;
defparam \dev_out[16]~171 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[16]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[16]~11_combout ),
	.asdata(\Selector3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[16]~reg0 .is_wysiwyg = "true";
defparam \dev_out[16]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[17]~172 (
// Equation(s):
// \dev_out[17]~172_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[14]~input_o )) # (!\adress[0]~input_o  & ((\p_data[15]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\p_data[14]~input_o ),
	.datac(\p_data[15]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[17]~172_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[17]~172 .lut_mask = 16'h88A0;
defparam \dev_out[17]~172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~28 (
// Equation(s):
// \Selector1~28_combout  = (\adress[1]~input_o  & (\p_data[15]~input_o )) # (!\adress[1]~input_o  & ((\p_data[17]~input_o )))

	.dataa(\p_data[15]~input_o ),
	.datab(\p_data[17]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~28_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~28 .lut_mask = 16'hAACC;
defparam \Selector1~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~19 (
// Equation(s):
// \Selector126~19_combout  = (\adress[0]~input_o  & (\Selector1~26_combout )) # (!\adress[0]~input_o  & ((\Selector1~28_combout )))

	.dataa(\Selector1~26_combout ),
	.datab(\Selector1~28_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~19_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~19 .lut_mask = 16'hAACC;
defparam \Selector126~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\adress[2]~input_o  & (\Selector126~17_combout )) # (!\adress[2]~input_o  & ((\Selector126~19_combout )))

	.dataa(\Selector126~17_combout ),
	.datab(\Selector126~19_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hAACC;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[17]~173 (
// Equation(s):
// \dev_out[17]~173_combout  = (!\adress[1]~input_o  & ((\adress[4]~input_o  & (\Selector126~0_combout )) # (!\adress[4]~input_o  & ((\Selector2~1_combout )))))

	.dataa(\Selector126~0_combout ),
	.datab(\Selector2~1_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[17]~173_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[17]~173 .lut_mask = 16'h00AC;
defparam \dev_out[17]~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[17]~174 (
// Equation(s):
// \dev_out[17]~174_combout  = (\dev_out[17]~172_combout ) # (\dev_out[17]~173_combout )

	.dataa(\dev_out[17]~172_combout ),
	.datab(\dev_out[17]~173_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[17]~174_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[17]~174 .lut_mask = 16'hEEEE;
defparam \dev_out[17]~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[17]~12 (
// Equation(s):
// \dev_out[17]~12_combout  = (\adress[2]~input_o  & ((\Selector126~17_combout ))) # (!\adress[2]~input_o  & (\dev_out[17]~174_combout ))

	.dataa(\dev_out[17]~174_combout ),
	.datab(\Selector126~17_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[17]~12 .lut_mask = 16'hCCAA;
defparam \dev_out[17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\adress[2]~input_o  & (\Selector126~6_combout )) # (!\adress[2]~input_o  & ((\Selector126~12_combout )))

	.dataa(\Selector126~6_combout ),
	.datab(\Selector126~12_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hAACC;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[17]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[17]~12_combout ),
	.asdata(\Selector2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[17]~reg0 .is_wysiwyg = "true";
defparam \dev_out[17]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~29 (
// Equation(s):
// \Selector1~29_combout  = (\adress[1]~input_o  & (\p_data[16]~input_o )) # (!\adress[1]~input_o  & ((\p_data[18]~input_o )))

	.dataa(\p_data[16]~input_o ),
	.datab(\p_data[18]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~29_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~29 .lut_mask = 16'hAACC;
defparam \Selector1~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~30 (
// Equation(s):
// \Selector1~30_combout  = (\adress[0]~input_o  & (\Selector1~28_combout )) # (!\adress[0]~input_o  & ((\Selector1~29_combout )))

	.dataa(\Selector1~28_combout ),
	.datab(\Selector1~29_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~30 .lut_mask = 16'hAACC;
defparam \Selector1~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~31 (
// Equation(s):
// \Selector1~31_combout  = (\adress[2]~input_o  & (\Selector1~23_combout )) # (!\adress[2]~input_o  & ((\Selector1~30_combout )))

	.dataa(\Selector1~23_combout ),
	.datab(\Selector1~30_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector1~31_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~31 .lut_mask = 16'hAACC;
defparam \Selector1~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~175 (
// Equation(s):
// \dev_out[74]~175_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[1]~input_o )) # (!\adress[0]~input_o  & ((\p_data[2]~input_o )))))

	.dataa(\p_data[1]~input_o ),
	.datab(\p_data[2]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~175_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~175 .lut_mask = 16'h00AC;
defparam \dev_out[74]~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[18]~176 (
// Equation(s):
// \dev_out[18]~176_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[18]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[18]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[18]~176_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[18]~176 .lut_mask = 16'h88A0;
defparam \dev_out[18]~176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[18]~177 (
// Equation(s):
// \dev_out[18]~177_combout  = (\adress[4]~input_o  & (((\dev_out[74]~175_combout ) # (\dev_out[18]~176_combout )))) # (!\adress[4]~input_o  & (\Selector1~31_combout ))

	.dataa(\Selector1~31_combout ),
	.datab(\adress[4]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\dev_out[18]~176_combout ),
	.cin(gnd),
	.combout(\dev_out[18]~177_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[18]~177 .lut_mask = 16'hEEE2;
defparam \dev_out[18]~177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[18]~13 (
// Equation(s):
// \dev_out[18]~13_combout  = (\adress[2]~input_o  & ((\Selector1~23_combout ))) # (!\adress[2]~input_o  & (\dev_out[18]~177_combout ))

	.dataa(\dev_out[18]~177_combout ),
	.datab(\Selector1~23_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[18]~13 .lut_mask = 16'hCCAA;
defparam \dev_out[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~510 (
// Equation(s):
// \dev_out[16]~510_combout  = ((\adress[4]~input_o  & ((\adress[2]~input_o ) # (\adress[3]~input_o )))) # (!\dev_out[1]~146_combout )

	.dataa(\adress[2]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[4]~input_o ),
	.datad(\dev_out[1]~146_combout ),
	.cin(gnd),
	.combout(\dev_out[16]~510_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~510 .lut_mask = 16'hE0FF;
defparam \dev_out[16]~510 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~178 (
// Equation(s):
// \dev_out[16]~178_combout  = (!\adress[5]~input_o  & (!\adress[6]~input_o  & (\disk_write~2_combout  & !\dev_out[16]~510_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[16]~510_combout ),
	.cin(gnd),
	.combout(\dev_out[16]~178_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~178 .lut_mask = 16'h0010;
defparam \dev_out[16]~178 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[18]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[18]~13_combout ),
	.asdata(\Selector1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[18]~reg0 .is_wysiwyg = "true";
defparam \dev_out[18]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~20 (
// Equation(s):
// \Selector126~20_combout  = (\adress[1]~input_o  & (\p_data[17]~input_o )) # (!\adress[1]~input_o  & ((\p_data[19]~input_o )))

	.dataa(\p_data[17]~input_o ),
	.datab(\p_data[19]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~20_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~20 .lut_mask = 16'hAACC;
defparam \Selector126~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~21 (
// Equation(s):
// \Selector126~21_combout  = (\adress[0]~input_o  & (\Selector1~29_combout )) # (!\adress[0]~input_o  & ((\Selector126~20_combout )))

	.dataa(\Selector1~29_combout ),
	.datab(\Selector126~20_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~21_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~21 .lut_mask = 16'hAACC;
defparam \Selector126~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = (\adress[2]~input_o  & (\Selector126~18_combout )) # (!\adress[2]~input_o  & ((\Selector126~21_combout )))

	.dataa(\Selector126~18_combout ),
	.datab(\Selector126~21_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~4 .lut_mask = 16'hAACC;
defparam \Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[19]~179 (
// Equation(s):
// \dev_out[19]~179_combout  = (\adress[4]~input_o  & (\Selector126~3_combout )) # (!\adress[4]~input_o  & ((\Selector0~4_combout )))

	.dataa(\Selector126~3_combout ),
	.datab(\Selector0~4_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[19]~179_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[19]~179 .lut_mask = 16'hAACC;
defparam \dev_out[19]~179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[19]~14 (
// Equation(s):
// \dev_out[19]~14_combout  = (\adress[2]~input_o  & ((\Selector126~18_combout ))) # (!\adress[2]~input_o  & (\dev_out[19]~179_combout ))

	.dataa(\dev_out[19]~179_combout ),
	.datab(\Selector126~18_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[19]~14 .lut_mask = 16'hCCAA;
defparam \dev_out[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[19]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[19]~14_combout ),
	.asdata(\Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[19]~reg0 .is_wysiwyg = "true";
defparam \dev_out[19]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~32 (
// Equation(s):
// \Selector1~32_combout  = (\adress[1]~input_o  & (\p_data[18]~input_o )) # (!\adress[1]~input_o  & ((\p_data[20]~input_o )))

	.dataa(\p_data[18]~input_o ),
	.datab(\p_data[20]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~32_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~32 .lut_mask = 16'hAACC;
defparam \Selector1~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~33 (
// Equation(s):
// \Selector1~33_combout  = (\adress[0]~input_o  & (\Selector126~20_combout )) # (!\adress[0]~input_o  & ((\Selector1~32_combout )))

	.dataa(\Selector126~20_combout ),
	.datab(\Selector1~32_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~33_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~33 .lut_mask = 16'hAACC;
defparam \Selector1~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\adress[2]~input_o  & (\Selector1~27_combout )) # (!\adress[2]~input_o  & ((\Selector1~33_combout )))

	.dataa(\Selector1~27_combout ),
	.datab(\Selector1~33_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hAACC;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (\adress[3]~input_o  & (\Selector3~0_combout )) # (!\adress[3]~input_o  & ((\Selector3~3_combout )))

	.dataa(\Selector3~0_combout ),
	.datab(\Selector3~3_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'hAACC;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (\adress[0]~input_o  & (\dev_out[20]~reg0_q )) # (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\dev_out[20]~reg0_q )) # (!\adress[1]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[20]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'hAAAC;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~6 (
// Equation(s):
// \Selector3~6_combout  = (\adress[2]~input_o  & (\Selector3~5_combout )) # (!\adress[2]~input_o  & ((\Selector1~6_combout )))

	.dataa(\Selector3~5_combout ),
	.datab(\Selector1~6_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~6 .lut_mask = 16'hAACC;
defparam \Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[20]~15 (
// Equation(s):
// \dev_out[20]~15_combout  = (\adress[4]~input_o  & ((\Selector3~6_combout ))) # (!\adress[4]~input_o  & (\Selector3~4_combout ))

	.dataa(\Selector3~4_combout ),
	.datab(\Selector3~6_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[20]~15 .lut_mask = 16'hCCAA;
defparam \dev_out[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~180 (
// Equation(s):
// \dev_out[2]~180_combout  = (!\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_out[1]~146_combout  & \disk_write~2_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_out[1]~146_combout ),
	.datad(\disk_write~2_combout ),
	.cin(gnd),
	.combout(\dev_out[2]~180_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~180 .lut_mask = 16'h1000;
defparam \dev_out[2]~180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~511 (
// Equation(s):
// \dev_out[16]~511_combout  = (\dev_out[2]~180_combout  & ((!\adress[4]~input_o ) # (!\adress[3]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\dev_out[2]~180_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[16]~511_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~511 .lut_mask = 16'h7070;
defparam \dev_out[16]~511 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[20]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[20]~15_combout ),
	.asdata(\Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[20]~reg0 .is_wysiwyg = "true";
defparam \dev_out[20]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~22 (
// Equation(s):
// \Selector126~22_combout  = (\adress[1]~input_o  & (\p_data[19]~input_o )) # (!\adress[1]~input_o  & ((\p_data[21]~input_o )))

	.dataa(\p_data[19]~input_o ),
	.datab(\p_data[21]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~22_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~22 .lut_mask = 16'hAACC;
defparam \Selector126~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~23 (
// Equation(s):
// \Selector126~23_combout  = (\adress[0]~input_o  & (\Selector1~32_combout )) # (!\adress[0]~input_o  & ((\Selector126~22_combout )))

	.dataa(\Selector1~32_combout ),
	.datab(\Selector126~22_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~23_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~23 .lut_mask = 16'hAACC;
defparam \Selector126~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (\adress[2]~input_o  & (\Selector126~19_combout )) # (!\adress[2]~input_o  & ((\Selector126~23_combout )))

	.dataa(\Selector126~19_combout ),
	.datab(\Selector126~23_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'hAACC;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = (\adress[3]~input_o  & (\Selector2~0_combout )) # (!\adress[3]~input_o  & ((\Selector2~3_combout )))

	.dataa(\Selector2~0_combout ),
	.datab(\Selector2~3_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~4 .lut_mask = 16'hAACC;
defparam \Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~24 (
// Equation(s):
// \Selector126~24_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[0]~input_o )) # (!\adress[0]~input_o  & ((\p_data[1]~input_o )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\p_data[1]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~24_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~24 .lut_mask = 16'h00AC;
defparam \Selector126~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~5 (
// Equation(s):
// \Selector2~5_combout  = (\dev_out[21]~reg0_q  & \adress[1]~input_o )

	.dataa(\dev_out[21]~reg0_q ),
	.datab(\adress[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~5 .lut_mask = 16'h8888;
defparam \Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~6 (
// Equation(s):
// \Selector2~6_combout  = (\adress[2]~input_o  & (((\Selector126~24_combout ) # (\Selector2~5_combout )))) # (!\adress[2]~input_o  & (\Selector126~6_combout ))

	.dataa(\Selector126~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Selector126~24_combout ),
	.datad(\Selector2~5_combout ),
	.cin(gnd),
	.combout(\Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~6 .lut_mask = 16'hEEE2;
defparam \Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[21]~16 (
// Equation(s):
// \dev_out[21]~16_combout  = (\adress[4]~input_o  & ((\Selector2~6_combout ))) # (!\adress[4]~input_o  & (\Selector2~4_combout ))

	.dataa(\Selector2~4_combout ),
	.datab(\Selector2~6_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[21]~16 .lut_mask = 16'hCCAA;
defparam \dev_out[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[21]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[21]~16_combout ),
	.asdata(\Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[21]~reg0 .is_wysiwyg = "true";
defparam \dev_out[21]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~34 (
// Equation(s):
// \Selector1~34_combout  = (\adress[1]~input_o  & (\p_data[20]~input_o )) # (!\adress[1]~input_o  & ((\p_data[22]~input_o )))

	.dataa(\p_data[20]~input_o ),
	.datab(\p_data[22]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~34_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~34 .lut_mask = 16'hAACC;
defparam \Selector1~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~35 (
// Equation(s):
// \Selector1~35_combout  = (\adress[0]~input_o  & (\Selector126~22_combout )) # (!\adress[0]~input_o  & ((\Selector1~34_combout )))

	.dataa(\Selector126~22_combout ),
	.datab(\Selector1~34_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~35_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~35 .lut_mask = 16'hAACC;
defparam \Selector1~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~36 (
// Equation(s):
// \Selector1~36_combout  = (\adress[2]~input_o  & (\Selector1~30_combout )) # (!\adress[2]~input_o  & ((\Selector1~35_combout )))

	.dataa(\Selector1~30_combout ),
	.datab(\Selector1~35_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector1~36_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~36 .lut_mask = 16'hAACC;
defparam \Selector1~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~37 (
// Equation(s):
// \Selector1~37_combout  = (\adress[3]~input_o  & (\Selector1~24_combout )) # (!\adress[3]~input_o  & ((\Selector1~36_combout )))

	.dataa(\Selector1~24_combout ),
	.datab(\Selector1~36_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector1~37_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~37 .lut_mask = 16'hAACC;
defparam \Selector1~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~38 (
// Equation(s):
// \Selector1~38_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[22]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[22]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~38_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~38 .lut_mask = 16'h88A0;
defparam \Selector1~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~39 (
// Equation(s):
// \Selector1~39_combout  = (\adress[2]~input_o  & (((\dev_out[74]~175_combout ) # (\Selector1~38_combout )))) # (!\adress[2]~input_o  & (\Selector1~8_combout ))

	.dataa(\Selector1~8_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\Selector1~38_combout ),
	.cin(gnd),
	.combout(\Selector1~39_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~39 .lut_mask = 16'hEEE2;
defparam \Selector1~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[22]~17 (
// Equation(s):
// \dev_out[22]~17_combout  = (\adress[4]~input_o  & ((\Selector1~39_combout ))) # (!\adress[4]~input_o  & (\Selector1~37_combout ))

	.dataa(\Selector1~37_combout ),
	.datab(\Selector1~39_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[22]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[22]~17 .lut_mask = 16'hCCAA;
defparam \dev_out[22]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[22]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[22]~17_combout ),
	.asdata(\Selector1~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[22]~reg0 .is_wysiwyg = "true";
defparam \dev_out[22]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~25 (
// Equation(s):
// \Selector126~25_combout  = (\adress[1]~input_o  & (\p_data[21]~input_o )) # (!\adress[1]~input_o  & ((\p_data[23]~input_o )))

	.dataa(\p_data[21]~input_o ),
	.datab(\p_data[23]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~25_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~25 .lut_mask = 16'hAACC;
defparam \Selector126~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~26 (
// Equation(s):
// \Selector126~26_combout  = (\adress[0]~input_o  & (\Selector1~34_combout )) # (!\adress[0]~input_o  & ((\Selector126~25_combout )))

	.dataa(\Selector1~34_combout ),
	.datab(\Selector126~25_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~26_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~26 .lut_mask = 16'hAACC;
defparam \Selector126~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = (\adress[2]~input_o  & (\Selector126~21_combout )) # (!\adress[2]~input_o  & ((\Selector126~26_combout )))

	.dataa(\Selector126~21_combout ),
	.datab(\Selector126~26_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~5 .lut_mask = 16'hAACC;
defparam \Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~6 (
// Equation(s):
// \Selector0~6_combout  = (\adress[3]~input_o  & (\Selector0~2_combout )) # (!\adress[3]~input_o  & ((\Selector0~5_combout )))

	.dataa(\Selector0~2_combout ),
	.datab(\Selector0~5_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~6 .lut_mask = 16'hAACC;
defparam \Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[23]~18 (
// Equation(s):
// \dev_out[23]~18_combout  = (\adress[4]~input_o  & ((\Selector0~0_combout ))) # (!\adress[4]~input_o  & (\Selector0~6_combout ))

	.dataa(\Selector0~6_combout ),
	.datab(\Selector0~0_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[23]~18 .lut_mask = 16'hCCAA;
defparam \dev_out[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[23]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[23]~18_combout ),
	.asdata(\Selector0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[23]~reg0 .is_wysiwyg = "true";
defparam \dev_out[23]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~40 (
// Equation(s):
// \Selector1~40_combout  = (\adress[1]~input_o  & (\p_data[22]~input_o )) # (!\adress[1]~input_o  & ((\p_data[24]~input_o )))

	.dataa(\p_data[22]~input_o ),
	.datab(\p_data[24]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~40_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~40 .lut_mask = 16'hAACC;
defparam \Selector1~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~41 (
// Equation(s):
// \Selector1~41_combout  = (\adress[0]~input_o  & (\Selector126~25_combout )) # (!\adress[0]~input_o  & ((\Selector1~40_combout )))

	.dataa(\Selector126~25_combout ),
	.datab(\Selector1~40_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~41_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~41 .lut_mask = 16'hAACC;
defparam \Selector1~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~7 (
// Equation(s):
// \Selector3~7_combout  = (\adress[2]~input_o  & (\Selector1~33_combout )) # (!\adress[2]~input_o  & ((\Selector1~41_combout )))

	.dataa(\Selector1~33_combout ),
	.datab(\Selector1~41_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~7 .lut_mask = 16'hAACC;
defparam \Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\adress[3]~input_o  & (\Selector3~1_combout )) # (!\adress[3]~input_o  & ((\Selector3~7_combout )))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector3~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hAACC;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[24]~181 (
// Equation(s):
// \dev_out[24]~181_combout  = (\adress[0]~input_o  & (\dev_out[24]~reg0_q )) # (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\dev_out[24]~reg0_q )) # (!\adress[1]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[24]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[24]~181_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[24]~181 .lut_mask = 16'hAAAC;
defparam \dev_out[24]~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[24]~182 (
// Equation(s):
// \dev_out[24]~182_combout  = (\adress[2]~input_o  & (\Selector7~0_combout )) # (!\adress[2]~input_o  & ((\adress[4]~input_o  & ((\dev_out[24]~181_combout ))) # (!\adress[4]~input_o  & (\Selector7~0_combout ))))

	.dataa(\adress[2]~input_o ),
	.datab(\Selector7~0_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\dev_out[24]~181_combout ),
	.cin(gnd),
	.combout(\dev_out[24]~182_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[24]~182 .lut_mask = 16'hDC8C;
defparam \dev_out[24]~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[24]~183 (
// Equation(s):
// \dev_out[24]~183_combout  = (\adress[3]~input_o  & (((\dev_out[24]~182_combout )))) # (!\adress[3]~input_o  & ((\adress[4]~input_o  & (\Selector3~2_combout )) # (!\adress[4]~input_o  & ((\dev_out[24]~182_combout )))))

	.dataa(\Selector3~2_combout ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[4]~input_o ),
	.datad(\dev_out[24]~182_combout ),
	.cin(gnd),
	.combout(\dev_out[24]~183_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[24]~183 .lut_mask = 16'hEF20;
defparam \dev_out[24]~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[24]~512 (
// Equation(s):
// \dev_out[24]~512_combout  = ((\adress[2]~input_o  & (\adress[3]~input_o  & \adress[4]~input_o ))) # (!\dev_out[1]~146_combout )

	.dataa(\adress[2]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[4]~input_o ),
	.datad(\dev_out[1]~146_combout ),
	.cin(gnd),
	.combout(\dev_out[24]~512_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[24]~512 .lut_mask = 16'h80FF;
defparam \dev_out[24]~512 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[24]~184 (
// Equation(s):
// \dev_out[24]~184_combout  = (!\adress[5]~input_o  & (!\adress[6]~input_o  & (\disk_write~2_combout  & !\dev_out[24]~512_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[24]~512_combout ),
	.cin(gnd),
	.combout(\dev_out[24]~184_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[24]~184 .lut_mask = 16'h0010;
defparam \dev_out[24]~184 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[24]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[24]~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[24]~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[24]~reg0 .is_wysiwyg = "true";
defparam \dev_out[24]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~27 (
// Equation(s):
// \Selector126~27_combout  = (\adress[1]~input_o  & (\p_data[23]~input_o )) # (!\adress[1]~input_o  & ((\p_data[25]~input_o )))

	.dataa(\p_data[23]~input_o ),
	.datab(\p_data[25]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~27_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~27 .lut_mask = 16'hAACC;
defparam \Selector126~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~28 (
// Equation(s):
// \Selector126~28_combout  = (\adress[0]~input_o  & (\Selector1~40_combout )) # (!\adress[0]~input_o  & ((\Selector126~27_combout )))

	.dataa(\Selector1~40_combout ),
	.datab(\Selector126~27_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~28_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~28 .lut_mask = 16'hAACC;
defparam \Selector126~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~7 (
// Equation(s):
// \Selector2~7_combout  = (\adress[2]~input_o  & (\Selector126~23_combout )) # (!\adress[2]~input_o  & ((\Selector126~28_combout )))

	.dataa(\Selector126~23_combout ),
	.datab(\Selector126~28_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~7 .lut_mask = 16'hAACC;
defparam \Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\adress[3]~input_o  & (\Selector2~1_combout )) # (!\adress[3]~input_o  & ((\Selector2~7_combout )))

	.dataa(\Selector2~1_combout ),
	.datab(\Selector2~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hAACC;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[25]~185 (
// Equation(s):
// \dev_out[25]~185_combout  = (\adress[1]~input_o  & (\dev_out[25]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector126~0_combout )))

	.dataa(\dev_out[25]~reg0_q ),
	.datab(\Selector126~0_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[25]~185_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[25]~185 .lut_mask = 16'hAACC;
defparam \dev_out[25]~185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[25]~186 (
// Equation(s):
// \dev_out[25]~186_combout  = (\adress[3]~input_o  & (((\dev_out[25]~185_combout  & !\adress[2]~input_o )))) # (!\adress[3]~input_o  & (\Selector2~2_combout ))

	.dataa(\Selector2~2_combout ),
	.datab(\dev_out[25]~185_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[25]~186_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[25]~186 .lut_mask = 16'h0ACA;
defparam \dev_out[25]~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[25]~187 (
// Equation(s):
// \dev_out[25]~187_combout  = (\adress[4]~input_o  & ((\dev_out[25]~186_combout ) # ((\Selector6~0_combout  & \dev_out[8]~163_combout )))) # (!\adress[4]~input_o  & (\Selector6~0_combout ))

	.dataa(\Selector6~0_combout ),
	.datab(\dev_out[25]~186_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\dev_out[8]~163_combout ),
	.cin(gnd),
	.combout(\dev_out[25]~187_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[25]~187 .lut_mask = 16'hEACA;
defparam \dev_out[25]~187 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[25]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[25]~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[24]~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[25]~reg0 .is_wysiwyg = "true";
defparam \dev_out[25]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~42 (
// Equation(s):
// \Selector1~42_combout  = (\adress[1]~input_o  & (\p_data[24]~input_o )) # (!\adress[1]~input_o  & ((\p_data[26]~input_o )))

	.dataa(\p_data[24]~input_o ),
	.datab(\p_data[26]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~42_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~42 .lut_mask = 16'hAACC;
defparam \Selector1~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~43 (
// Equation(s):
// \Selector1~43_combout  = (\adress[0]~input_o  & (\Selector126~27_combout )) # (!\adress[0]~input_o  & ((\Selector1~42_combout )))

	.dataa(\Selector126~27_combout ),
	.datab(\Selector1~42_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~43_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~43 .lut_mask = 16'hAACC;
defparam \Selector1~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~44 (
// Equation(s):
// \Selector1~44_combout  = (\adress[2]~input_o  & (\Selector1~35_combout )) # (!\adress[2]~input_o  & ((\Selector1~43_combout )))

	.dataa(\Selector1~35_combout ),
	.datab(\Selector1~43_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector1~44_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~44 .lut_mask = 16'hAACC;
defparam \Selector1~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\adress[3]~input_o  & (\Selector1~31_combout )) # (!\adress[3]~input_o  & ((\Selector1~44_combout )))

	.dataa(\Selector1~31_combout ),
	.datab(\Selector1~44_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hAACC;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[26]~188 (
// Equation(s):
// \dev_out[26]~188_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[26]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[26]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[26]~188_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[26]~188 .lut_mask = 16'h88A0;
defparam \dev_out[26]~188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[26]~189 (
// Equation(s):
// \dev_out[26]~189_combout  = (\dev_out[26]~188_combout ) # ((\Selector126~1_combout  & !\adress[1]~input_o ))

	.dataa(\dev_out[26]~188_combout ),
	.datab(\Selector126~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[26]~189_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[26]~189 .lut_mask = 16'hAAEE;
defparam \dev_out[26]~189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[26]~190 (
// Equation(s):
// \dev_out[26]~190_combout  = (\adress[3]~input_o  & (((\dev_out[26]~189_combout  & !\adress[2]~input_o )))) # (!\adress[3]~input_o  & (\Selector1~14_combout ))

	.dataa(\Selector1~14_combout ),
	.datab(\dev_out[26]~189_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[26]~190_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[26]~190 .lut_mask = 16'h0ACA;
defparam \dev_out[26]~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[26]~191 (
// Equation(s):
// \dev_out[26]~191_combout  = (\adress[4]~input_o  & ((\dev_out[26]~190_combout ) # ((\Selector5~0_combout  & \dev_out[8]~163_combout )))) # (!\adress[4]~input_o  & (\Selector5~0_combout ))

	.dataa(\Selector5~0_combout ),
	.datab(\dev_out[26]~190_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\dev_out[8]~163_combout ),
	.cin(gnd),
	.combout(\dev_out[26]~191_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[26]~191 .lut_mask = 16'hEACA;
defparam \dev_out[26]~191 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[26]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[26]~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[24]~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[26]~reg0 .is_wysiwyg = "true";
defparam \dev_out[26]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~29 (
// Equation(s):
// \Selector126~29_combout  = (\adress[1]~input_o  & (\p_data[25]~input_o )) # (!\adress[1]~input_o  & ((\p_data[27]~input_o )))

	.dataa(\p_data[25]~input_o ),
	.datab(\p_data[27]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~29_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~29 .lut_mask = 16'hAACC;
defparam \Selector126~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~30 (
// Equation(s):
// \Selector126~30_combout  = (\adress[0]~input_o  & (\Selector1~42_combout )) # (!\adress[0]~input_o  & ((\Selector126~29_combout )))

	.dataa(\Selector1~42_combout ),
	.datab(\Selector126~29_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~30_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~30 .lut_mask = 16'hAACC;
defparam \Selector126~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~7 (
// Equation(s):
// \Selector0~7_combout  = (\adress[2]~input_o  & (\Selector126~26_combout )) # (!\adress[2]~input_o  & ((\Selector126~30_combout )))

	.dataa(\Selector126~26_combout ),
	.datab(\Selector126~30_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~7 .lut_mask = 16'hAACC;
defparam \Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\adress[3]~input_o  & (\Selector0~4_combout )) # (!\adress[3]~input_o  & ((\Selector0~7_combout )))

	.dataa(\Selector0~4_combout ),
	.datab(\Selector0~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hAACC;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[27]~192 (
// Equation(s):
// \dev_out[27]~192_combout  = (\adress[3]~input_o  & (((\Selector126~3_combout  & !\adress[2]~input_o )))) # (!\adress[3]~input_o  & (\Selector0~1_combout ))

	.dataa(\Selector0~1_combout ),
	.datab(\Selector126~3_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[27]~192_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[27]~192 .lut_mask = 16'h0ACA;
defparam \dev_out[27]~192 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[27]~193 (
// Equation(s):
// \dev_out[27]~193_combout  = (\adress[4]~input_o  & ((\dev_out[27]~192_combout ) # ((\Selector4~0_combout  & \dev_out[8]~163_combout )))) # (!\adress[4]~input_o  & (\Selector4~0_combout ))

	.dataa(\Selector4~0_combout ),
	.datab(\dev_out[27]~192_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\dev_out[8]~163_combout ),
	.cin(gnd),
	.combout(\dev_out[27]~193_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[27]~193 .lut_mask = 16'hEACA;
defparam \dev_out[27]~193 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[27]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[27]~193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[24]~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[27]~reg0 .is_wysiwyg = "true";
defparam \dev_out[27]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~8 (
// Equation(s):
// \Selector3~8_combout  = (\adress[0]~input_o  & (\dev_out[28]~reg0_q )) # (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\dev_out[28]~reg0_q )) # (!\adress[1]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[28]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~8 .lut_mask = 16'hAAAC;
defparam \Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~9 (
// Equation(s):
// \Selector3~9_combout  = (\adress[2]~input_o  & (\Selector3~8_combout )) # (!\adress[2]~input_o  & ((\Selector1~6_combout )))

	.dataa(\Selector3~8_combout ),
	.datab(\Selector1~6_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~9 .lut_mask = 16'hAACC;
defparam \Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[28]~19 (
// Equation(s):
// \dev_out[28]~19_combout  = (\adress[3]~input_o  & ((\Selector3~9_combout ))) # (!\adress[3]~input_o  & (\Selector3~0_combout ))

	.dataa(\Selector3~0_combout ),
	.datab(\Selector3~9_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[28]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[28]~19 .lut_mask = 16'hCCAA;
defparam \dev_out[28]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~45 (
// Equation(s):
// \Selector1~45_combout  = (\adress[1]~input_o  & (\p_data[26]~input_o )) # (!\adress[1]~input_o  & ((\p_data[28]~input_o )))

	.dataa(\p_data[26]~input_o ),
	.datab(\p_data[28]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~45_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~45 .lut_mask = 16'hAACC;
defparam \Selector1~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~10 (
// Equation(s):
// \Selector3~10_combout  = (!\adress[2]~input_o  & ((\adress[0]~input_o  & (\Selector126~29_combout )) # (!\adress[0]~input_o  & ((\Selector1~45_combout )))))

	.dataa(\Selector126~29_combout ),
	.datab(\Selector1~45_combout ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~10 .lut_mask = 16'h00AC;
defparam \Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~11 (
// Equation(s):
// \Selector3~11_combout  = (\Selector3~10_combout ) # ((\adress[2]~input_o  & \Selector1~41_combout ))

	.dataa(\Selector3~10_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Selector1~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~11 .lut_mask = 16'hEAEA;
defparam \Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~12 (
// Equation(s):
// \Selector3~12_combout  = (\adress[3]~input_o  & (\Selector3~3_combout )) # (!\adress[3]~input_o  & ((\Selector3~11_combout )))

	.dataa(\Selector3~3_combout ),
	.datab(\Selector3~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~12 .lut_mask = 16'hAACC;
defparam \Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[28]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[28]~19_combout ),
	.asdata(\Selector3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[2]~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[28]~reg0 .is_wysiwyg = "true";
defparam \dev_out[28]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~8 (
// Equation(s):
// \Selector2~8_combout  = (\dev_out[29]~reg0_q  & \adress[1]~input_o )

	.dataa(\dev_out[29]~reg0_q ),
	.datab(\adress[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~8 .lut_mask = 16'h8888;
defparam \Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~9 (
// Equation(s):
// \Selector2~9_combout  = (\adress[2]~input_o  & (((\Selector126~24_combout ) # (\Selector2~8_combout )))) # (!\adress[2]~input_o  & (\Selector126~6_combout ))

	.dataa(\Selector126~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Selector126~24_combout ),
	.datad(\Selector2~8_combout ),
	.cin(gnd),
	.combout(\Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~9 .lut_mask = 16'hEEE2;
defparam \Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[29]~20 (
// Equation(s):
// \dev_out[29]~20_combout  = (\adress[3]~input_o  & ((\Selector2~9_combout ))) # (!\adress[3]~input_o  & (\Selector2~0_combout ))

	.dataa(\Selector2~0_combout ),
	.datab(\Selector2~9_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[29]~20 .lut_mask = 16'hCCAA;
defparam \dev_out[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~31 (
// Equation(s):
// \Selector126~31_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[26]~input_o )) # (!\adress[1]~input_o  & ((\p_data[28]~input_o )))))

	.dataa(\adress[0]~input_o ),
	.datab(\p_data[26]~input_o ),
	.datac(\p_data[28]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~31_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~31 .lut_mask = 16'h88A0;
defparam \Selector126~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~32 (
// Equation(s):
// \Selector126~32_combout  = (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[27]~input_o )) # (!\adress[1]~input_o  & ((\p_data[29]~input_o )))))

	.dataa(\p_data[27]~input_o ),
	.datab(\p_data[29]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~32_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~32 .lut_mask = 16'h00AC;
defparam \Selector126~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~10 (
// Equation(s):
// \Selector2~10_combout  = (\adress[2]~input_o  & (\Selector126~28_combout )) # (!\adress[2]~input_o  & (((\Selector126~31_combout ) # (\Selector126~32_combout ))))

	.dataa(\Selector126~28_combout ),
	.datab(\Selector126~31_combout ),
	.datac(\Selector126~32_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~10 .lut_mask = 16'hAAFC;
defparam \Selector2~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~11 (
// Equation(s):
// \Selector2~11_combout  = (\adress[3]~input_o  & (\Selector2~3_combout )) # (!\adress[3]~input_o  & ((\Selector2~10_combout )))

	.dataa(\Selector2~3_combout ),
	.datab(\Selector2~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~11 .lut_mask = 16'hAACC;
defparam \Selector2~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[29]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[29]~20_combout ),
	.asdata(\Selector2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[2]~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[29]~reg0 .is_wysiwyg = "true";
defparam \dev_out[29]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~46 (
// Equation(s):
// \Selector1~46_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[30]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[30]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~46_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~46 .lut_mask = 16'h88A0;
defparam \Selector1~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~47 (
// Equation(s):
// \Selector1~47_combout  = (\adress[2]~input_o  & (((\dev_out[74]~175_combout ) # (\Selector1~46_combout )))) # (!\adress[2]~input_o  & (\Selector1~8_combout ))

	.dataa(\Selector1~8_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\Selector1~46_combout ),
	.cin(gnd),
	.combout(\Selector1~47_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~47 .lut_mask = 16'hEEE2;
defparam \Selector1~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[30]~21 (
// Equation(s):
// \dev_out[30]~21_combout  = (\adress[3]~input_o  & ((\Selector1~47_combout ))) # (!\adress[3]~input_o  & (\Selector1~24_combout ))

	.dataa(\Selector1~24_combout ),
	.datab(\Selector1~47_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[30]~21 .lut_mask = 16'hCCAA;
defparam \dev_out[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~48 (
// Equation(s):
// \Selector1~48_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[27]~input_o )) # (!\adress[0]~input_o  & ((\p_data[28]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\p_data[27]~input_o ),
	.datac(\p_data[28]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~48_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~48 .lut_mask = 16'h88A0;
defparam \Selector1~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~33 (
// Equation(s):
// \Selector126~33_combout  = (\adress[0]~input_o  & (\p_data[29]~input_o )) # (!\adress[0]~input_o  & ((\p_data[30]~input_o )))

	.dataa(\p_data[29]~input_o ),
	.datab(\p_data[30]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~33_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~33 .lut_mask = 16'hAACC;
defparam \Selector126~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~49 (
// Equation(s):
// \Selector1~49_combout  = (\Selector1~48_combout ) # ((\Selector126~33_combout  & !\adress[1]~input_o ))

	.dataa(\Selector1~48_combout ),
	.datab(\Selector126~33_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector1~49_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~49 .lut_mask = 16'hAAEE;
defparam \Selector1~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~50 (
// Equation(s):
// \Selector1~50_combout  = (\adress[2]~input_o  & (\Selector1~43_combout )) # (!\adress[2]~input_o  & ((\Selector1~49_combout )))

	.dataa(\Selector1~43_combout ),
	.datab(\Selector1~49_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector1~50_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~50 .lut_mask = 16'hAACC;
defparam \Selector1~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~51 (
// Equation(s):
// \Selector1~51_combout  = (\adress[3]~input_o  & (\Selector1~36_combout )) # (!\adress[3]~input_o  & ((\Selector1~50_combout )))

	.dataa(\Selector1~36_combout ),
	.datab(\Selector1~50_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector1~51_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~51 .lut_mask = 16'hAACC;
defparam \Selector1~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[30]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[30]~21_combout ),
	.asdata(\Selector1~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[2]~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[30]~reg0 .is_wysiwyg = "true";
defparam \dev_out[30]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~34 (
// Equation(s):
// \Selector126~34_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[28]~input_o )) # (!\adress[0]~input_o  & ((\p_data[29]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\p_data[28]~input_o ),
	.datac(\p_data[29]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~34_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~34 .lut_mask = 16'h88A0;
defparam \Selector126~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~35 (
// Equation(s):
// \Selector126~35_combout  = (\adress[0]~input_o  & (\p_data[30]~input_o )) # (!\adress[0]~input_o  & ((\p_data[31]~input_o )))

	.dataa(\p_data[30]~input_o ),
	.datab(\p_data[31]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector126~35_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~35 .lut_mask = 16'hAACC;
defparam \Selector126~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector126~36 (
// Equation(s):
// \Selector126~36_combout  = (\Selector126~34_combout ) # ((\Selector126~35_combout  & !\adress[1]~input_o ))

	.dataa(\Selector126~34_combout ),
	.datab(\Selector126~35_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector126~36_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~36 .lut_mask = 16'hAAEE;
defparam \Selector126~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~8 (
// Equation(s):
// \Selector0~8_combout  = (\adress[2]~input_o  & (\Selector126~30_combout )) # (!\adress[2]~input_o  & ((\Selector126~36_combout )))

	.dataa(\Selector126~30_combout ),
	.datab(\Selector126~36_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~8 .lut_mask = 16'hAACC;
defparam \Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~9 (
// Equation(s):
// \Selector0~9_combout  = (\adress[3]~input_o  & (\Selector0~5_combout )) # (!\adress[3]~input_o  & ((\Selector0~8_combout )))

	.dataa(\Selector0~5_combout ),
	.datab(\Selector0~8_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~9 .lut_mask = 16'hAACC;
defparam \Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~10 (
// Equation(s):
// \Selector0~10_combout  = (\adress[4]~input_o  & (\Selector0~3_combout )) # (!\adress[4]~input_o  & ((\Selector0~9_combout )))

	.dataa(\Selector0~3_combout ),
	.datab(\Selector0~9_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~10 .lut_mask = 16'hAACC;
defparam \Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[31]~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[2]~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[31]~reg0 .is_wysiwyg = "true";
defparam \dev_out[31]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~194 (
// Equation(s):
// \dev_out[2]~194_combout  = (\dev_out[1]~146_combout  & (\disk_write~2_combout  & !\adress[6]~input_o ))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\disk_write~2_combout ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[2]~194_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~194 .lut_mask = 16'h0088;
defparam \dev_out[2]~194 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\p_data[0]~input_o  & !\adress[0]~input_o )

	.dataa(\p_data[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'h00AA;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\Mux6~36_combout  & (\Selector15~0_combout  & (!\adress[3]~input_o  & !\adress[4]~input_o )))

	.dataa(\Mux6~36_combout ),
	.datab(\Selector15~0_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'h0008;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector95~0 (
// Equation(s):
// \Selector95~0_combout  = (\adress[5]~input_o  & ((\Selector15~1_combout ) # ((\dev_out[32]~reg0_q  & !\Equal5~0_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector15~1_combout ),
	.datac(\dev_out[32]~reg0_q ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~0 .lut_mask = 16'h88A8;
defparam \Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\adress[3]~input_o  & (\Selector3~2_combout )) # (!\adress[3]~input_o  & ((\Selector3~1_combout )))

	.dataa(\Selector3~2_combout ),
	.datab(\Selector3~1_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hAACC;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~195 (
// Equation(s):
// \dev_out[72]~195_combout  = (\adress[2]~input_o  & ((\adress[0]~input_o  & (\Selector126~29_combout )) # (!\adress[0]~input_o  & ((\Selector1~45_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\Selector126~29_combout ),
	.datac(\Selector1~45_combout ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[72]~195_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~195 .lut_mask = 16'h88A0;
defparam \dev_out[72]~195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector95~1 (
// Equation(s):
// \Selector95~1_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[32]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[32]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector95~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~1 .lut_mask = 16'h00AC;
defparam \Selector95~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector95~2 (
// Equation(s):
// \Selector95~2_combout  = (!\adress[2]~input_o  & ((\Selector95~1_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\Selector95~1_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector95~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~2 .lut_mask = 16'h00EA;
defparam \Selector95~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector95~3 (
// Equation(s):
// \Selector95~3_combout  = (\adress[3]~input_o  & (\Selector3~7_combout )) # (!\adress[3]~input_o  & (((\dev_out[72]~195_combout ) # (\Selector95~2_combout ))))

	.dataa(\Selector3~7_combout ),
	.datab(\dev_out[72]~195_combout ),
	.datac(\Selector95~2_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector95~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~3 .lut_mask = 16'hAAFC;
defparam \Selector95~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector95~4 (
// Equation(s):
// \Selector95~4_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Selector7~1_combout )) # (!\adress[4]~input_o  & ((\Selector95~3_combout )))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector95~3_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Selector95~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~4 .lut_mask = 16'h00AC;
defparam \Selector95~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[32]~196 (
// Equation(s):
// \dev_out[32]~196_combout  = (\dev_out[2]~194_combout  & (((\Selector95~0_combout ) # (\Selector95~4_combout )))) # (!\dev_out[2]~194_combout  & (\dev_out[32]~reg0_q ))

	.dataa(\dev_out[32]~reg0_q ),
	.datab(\dev_out[2]~194_combout ),
	.datac(\Selector95~0_combout ),
	.datad(\Selector95~4_combout ),
	.cin(gnd),
	.combout(\dev_out[32]~196_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[32]~196 .lut_mask = 16'hEEE2;
defparam \dev_out[32]~196 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[32]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[32]~196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[32]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[32]~reg0 .is_wysiwyg = "true";
defparam \dev_out[32]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~197 (
// Equation(s):
// \dev_out[33]~197_combout  = (\adress[2]~input_o  & ((\Selector126~32_combout ) # ((\adress[0]~input_o  & \Selector1~45_combout ))))

	.dataa(\adress[2]~input_o ),
	.datab(\Selector126~32_combout ),
	.datac(\adress[0]~input_o ),
	.datad(\Selector1~45_combout ),
	.cin(gnd),
	.combout(\dev_out[33]~197_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~197 .lut_mask = 16'hA888;
defparam \dev_out[33]~197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~198 (
// Equation(s):
// \dev_out[33]~198_combout  = \adress[5]~input_o  $ (\adress[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adress[5]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[33]~198_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~198 .lut_mask = 16'h0FF0;
defparam \dev_out[33]~198 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~199 (
// Equation(s):
// \dev_out[33]~199_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[30]~input_o )) # (!\adress[0]~input_o  & ((\p_data[31]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\p_data[30]~input_o ),
	.datac(\p_data[31]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[33]~199_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~199 .lut_mask = 16'h88A0;
defparam \dev_out[33]~199 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~200 (
// Equation(s):
// \dev_out[33]~200_combout  = (\dev_out[33]~198_combout  & (((\Selector126~24_combout ) # (\dev_out[33]~199_combout )))) # (!\dev_out[33]~198_combout  & (\dev_out[33]~reg0_q ))

	.dataa(\dev_out[33]~reg0_q ),
	.datab(\dev_out[33]~198_combout ),
	.datac(\Selector126~24_combout ),
	.datad(\dev_out[33]~199_combout ),
	.cin(gnd),
	.combout(\dev_out[33]~200_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~200 .lut_mask = 16'hEEE2;
defparam \dev_out[33]~200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~201 (
// Equation(s):
// \dev_out[33]~201_combout  = (\dev_out[33]~197_combout ) # ((\dev_out[33]~200_combout  & !\adress[2]~input_o ))

	.dataa(\dev_out[33]~197_combout ),
	.datab(\dev_out[33]~200_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[33]~201_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~201 .lut_mask = 16'hAAEE;
defparam \dev_out[33]~201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~22 (
// Equation(s):
// \dev_out[33]~22_combout  = (\adress[3]~input_o  & ((\Selector2~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[33]~201_combout ))

	.dataa(\dev_out[33]~201_combout ),
	.datab(\Selector2~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[33]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~22 .lut_mask = 16'hCCAA;
defparam \dev_out[33]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\adress[3]~input_o  & (\Selector2~2_combout )) # (!\adress[3]~input_o  & ((\Selector2~1_combout )))

	.dataa(\Selector2~2_combout ),
	.datab(\Selector2~1_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hAACC;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~513 (
// Equation(s):
// \dev_out[33]~513_combout  = (\adress[5]~input_o  & ((\adress[3]~input_o ) # ((\adress[4]~input_o ) # (\adress[2]~input_o ))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[33]~513_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~513 .lut_mask = 16'hF0E0;
defparam \dev_out[33]~513 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~202 (
// Equation(s):
// \dev_out[33]~202_combout  = (\dev_out[1]~146_combout  & (\disk_write~2_combout  & (!\adress[6]~input_o  & !\dev_out[33]~513_combout )))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\disk_write~2_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[33]~513_combout ),
	.cin(gnd),
	.combout(\dev_out[33]~202_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~202 .lut_mask = 16'h0008;
defparam \dev_out[33]~202 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[33]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[33]~22_combout ),
	.asdata(\Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[33]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[33]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[33]~reg0 .is_wysiwyg = "true";
defparam \dev_out[33]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[34]~203 (
// Equation(s):
// \dev_out[34]~203_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[34]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[34]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[34]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[34]~203_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[34]~203 .lut_mask = 16'hACCC;
defparam \dev_out[34]~203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[34]~204 (
// Equation(s):
// \dev_out[34]~204_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[34]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[34]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[34]~204_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[34]~204 .lut_mask = 16'h88A0;
defparam \dev_out[34]~204 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[34]~205 (
// Equation(s):
// \dev_out[34]~205_combout  = (\adress[5]~input_o  & (((\dev_out[74]~175_combout ) # (\dev_out[34]~204_combout )))) # (!\adress[5]~input_o  & (\dev_out[34]~203_combout ))

	.dataa(\dev_out[34]~203_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\dev_out[34]~204_combout ),
	.cin(gnd),
	.combout(\dev_out[34]~205_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[34]~205 .lut_mask = 16'hEEE2;
defparam \dev_out[34]~205 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[34]~206 (
// Equation(s):
// \dev_out[34]~206_combout  = (\adress[2]~input_o  & (\Selector1~49_combout )) # (!\adress[2]~input_o  & ((\dev_out[34]~205_combout )))

	.dataa(\Selector1~49_combout ),
	.datab(\dev_out[34]~205_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[34]~206_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[34]~206 .lut_mask = 16'hAACC;
defparam \dev_out[34]~206 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[34]~23 (
// Equation(s):
// \dev_out[34]~23_combout  = (\adress[3]~input_o  & ((\Selector1~44_combout ))) # (!\adress[3]~input_o  & (\dev_out[34]~206_combout ))

	.dataa(\dev_out[34]~206_combout ),
	.datab(\Selector1~44_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[34]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[34]~23 .lut_mask = 16'hCCAA;
defparam \dev_out[34]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\adress[3]~input_o  & (\Selector1~14_combout )) # (!\adress[3]~input_o  & ((\Selector1~31_combout )))

	.dataa(\Selector1~14_combout ),
	.datab(\Selector1~31_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hAACC;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[34]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[34]~23_combout ),
	.asdata(\Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[33]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[34]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[34]~reg0 .is_wysiwyg = "true";
defparam \dev_out[34]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[35]~207 (
// Equation(s):
// \dev_out[35]~207_combout  = (\adress[5]~input_o  & (((\Selector126~3_combout  & !\adress[2]~input_o )))) # (!\adress[5]~input_o  & (\Selector126~36_combout  & ((\adress[2]~input_o ))))

	.dataa(\Selector126~36_combout ),
	.datab(\Selector126~3_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[35]~207_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[35]~207 .lut_mask = 16'h0AC0;
defparam \dev_out[35]~207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[35]~208 (
// Equation(s):
// \dev_out[35]~208_combout  = (\dev_out[35]~207_combout ) # ((\dev_out[35]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~207_combout ),
	.datab(\dev_out[35]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[35]~208_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[35]~208 .lut_mask = 16'hEAAE;
defparam \dev_out[35]~208 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[35]~24 (
// Equation(s):
// \dev_out[35]~24_combout  = (\adress[3]~input_o  & ((\Selector0~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[35]~208_combout ))

	.dataa(\dev_out[35]~208_combout ),
	.datab(\Selector0~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[35]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[35]~24 .lut_mask = 16'hCCAA;
defparam \dev_out[35]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\adress[3]~input_o  & (\Selector0~1_combout )) # (!\adress[3]~input_o  & ((\Selector0~4_combout )))

	.dataa(\Selector0~1_combout ),
	.datab(\Selector0~4_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hAACC;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~514 (
// Equation(s):
// \dev_out[33]~514_combout  = (!\adress[7]~input_o  & (!\adress[8]~input_o  & (!\adress[9]~input_o  & !\adress[6]~input_o )))

	.dataa(\adress[7]~input_o ),
	.datab(\adress[8]~input_o ),
	.datac(\adress[9]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[33]~514_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~514 .lut_mask = 16'h0001;
defparam \dev_out[33]~514 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~209 (
// Equation(s):
// \dev_out[33]~209_combout  = (\disk_write~2_combout  & (\dev_out[33]~514_combout  & ((\dev_out[48]~149_combout ) # (!\adress[5]~input_o ))))

	.dataa(\dev_out[48]~149_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[33]~514_combout ),
	.cin(gnd),
	.combout(\dev_out[33]~209_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~209 .lut_mask = 16'hB000;
defparam \dev_out[33]~209 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[35]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[35]~24_combout ),
	.asdata(\Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[33]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[35]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[35]~reg0 .is_wysiwyg = "true";
defparam \dev_out[35]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~13 (
// Equation(s):
// \Selector3~13_combout  = (!\adress[2]~input_o  & ((\adress[1]~input_o  & (\Selector126~1_combout )) # (!\adress[1]~input_o  & ((\Selector1~5_combout )))))

	.dataa(\Selector126~1_combout ),
	.datab(\Selector1~5_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~13 .lut_mask = 16'h00AC;
defparam \Selector3~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~210 (
// Equation(s):
// \dev_out[36]~210_combout  = (!\adress[5]~input_o  & (((!\adress[0]~input_o  & !\adress[1]~input_o )) # (!\adress[2]~input_o )))

	.dataa(\adress[0]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\adress[2]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[36]~210_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~210 .lut_mask = 16'h001F;
defparam \dev_out[36]~210 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~211 (
// Equation(s):
// \dev_out[36]~211_combout  = (\dev_out[36]~reg0_q  & ((\dev_out[36]~210_combout ) # ((\adress[5]~input_o  & \Selector3~13_combout )))) # (!\dev_out[36]~reg0_q  & (\adress[5]~input_o  & (\Selector3~13_combout )))

	.dataa(\dev_out[36]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector3~13_combout ),
	.datad(\dev_out[36]~210_combout ),
	.cin(gnd),
	.combout(\dev_out[36]~211_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~211 .lut_mask = 16'hEAC0;
defparam \dev_out[36]~211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~212 (
// Equation(s):
// \dev_out[36]~212_combout  = (\adress[0]~input_o  & (\p_data[31]~input_o  & !\adress[1]~input_o ))

	.dataa(\adress[0]~input_o ),
	.datab(\p_data[31]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[36]~212_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~212 .lut_mask = 16'h0088;
defparam \dev_out[36]~212 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~213 (
// Equation(s):
// \dev_out[36]~213_combout  = (!\adress[5]~input_o  & ((\dev_out[36]~212_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[36]~212_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[36]~213_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~213 .lut_mask = 16'h00EA;
defparam \dev_out[36]~213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~52 (
// Equation(s):
// \Selector1~52_combout  = (\adress[0]~input_o ) # (\adress[1]~input_o )

	.dataa(\adress[0]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector1~52_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~52 .lut_mask = 16'hEEEE;
defparam \Selector1~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~214 (
// Equation(s):
// \dev_out[36]~214_combout  = (\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[36]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[36]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector1~52_combout ),
	.cin(gnd),
	.combout(\dev_out[36]~214_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~214 .lut_mask = 16'h88A0;
defparam \dev_out[36]~214 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~215 (
// Equation(s):
// \dev_out[36]~215_combout  = (\dev_out[36]~211_combout ) # ((\adress[2]~input_o  & ((\dev_out[36]~213_combout ) # (\dev_out[36]~214_combout ))))

	.dataa(\dev_out[36]~211_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[36]~213_combout ),
	.datad(\dev_out[36]~214_combout ),
	.cin(gnd),
	.combout(\dev_out[36]~215_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~215 .lut_mask = 16'hEEEA;
defparam \dev_out[36]~215 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~25 (
// Equation(s):
// \dev_out[36]~25_combout  = (\adress[3]~input_o  & ((\Selector3~11_combout ))) # (!\adress[3]~input_o  & (\dev_out[36]~215_combout ))

	.dataa(\dev_out[36]~215_combout ),
	.datab(\Selector3~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[36]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~25 .lut_mask = 16'hCCAA;
defparam \dev_out[36]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[36]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[36]~25_combout ),
	.asdata(\Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[33]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[36]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[36]~reg0 .is_wysiwyg = "true";
defparam \dev_out[36]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[37]~216 (
// Equation(s):
// \dev_out[37]~216_combout  = (!\adress[5]~input_o  & ((\Selector1~7_combout  & (\Selector126~35_combout )) # (!\Selector1~7_combout  & ((\dev_out[37]~reg0_q )))))

	.dataa(\Selector126~35_combout ),
	.datab(\dev_out[37]~reg0_q ),
	.datac(\Selector1~7_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[37]~216_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[37]~216 .lut_mask = 16'h00AC;
defparam \dev_out[37]~216 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~12 (
// Equation(s):
// \Selector2~12_combout  = (!\adress[2]~input_o  & ((\adress[1]~input_o  & (\Selector126~2_combout )) # (!\adress[1]~input_o  & ((\Selector126~5_combout )))))

	.dataa(\Selector126~2_combout ),
	.datab(\Selector126~5_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~12 .lut_mask = 16'h00AC;
defparam \Selector2~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[37]~217 (
// Equation(s):
// \dev_out[37]~217_combout  = (\adress[2]~input_o  & ((\adress[1]~input_o  & (\dev_out[37]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector126~0_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[37]~reg0_q ),
	.datac(\Selector126~0_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[37]~217_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[37]~217 .lut_mask = 16'h88A0;
defparam \dev_out[37]~217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[37]~218 (
// Equation(s):
// \dev_out[37]~218_combout  = (\dev_out[37]~216_combout ) # ((\adress[5]~input_o  & ((\Selector2~12_combout ) # (\dev_out[37]~217_combout ))))

	.dataa(\dev_out[37]~216_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector2~12_combout ),
	.datad(\dev_out[37]~217_combout ),
	.cin(gnd),
	.combout(\dev_out[37]~218_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[37]~218 .lut_mask = 16'hEEEA;
defparam \dev_out[37]~218 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[37]~26 (
// Equation(s):
// \dev_out[37]~26_combout  = (\adress[3]~input_o  & ((\Selector2~10_combout ))) # (!\adress[3]~input_o  & (\dev_out[37]~218_combout ))

	.dataa(\dev_out[37]~218_combout ),
	.datab(\Selector2~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[37]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[37]~26 .lut_mask = 16'hCCAA;
defparam \dev_out[37]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[37]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[37]~26_combout ),
	.asdata(\Selector2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[33]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[37]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[37]~reg0 .is_wysiwyg = "true";
defparam \dev_out[37]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~219 (
// Equation(s):
// \dev_out[38]~219_combout  = (\adress[2]~input_o  & (((\Selector126~1_combout  & !\adress[1]~input_o )))) # (!\adress[2]~input_o  & (\Selector1~8_combout ))

	.dataa(\Selector1~8_combout ),
	.datab(\Selector126~1_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[38]~219_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~219 .lut_mask = 16'h0ACA;
defparam \dev_out[38]~219 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~220 (
// Equation(s):
// \dev_out[38]~220_combout  = (\adress[5]~input_o  & \dev_out[38]~219_combout )

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[38]~219_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[38]~220_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~220 .lut_mask = 16'h8888;
defparam \dev_out[38]~220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~221 (
// Equation(s):
// \dev_out[38]~221_combout  = (\adress[0]~input_o  & ((\adress[5]~input_o  & (\dev_out[38]~reg0_q )) # (!\adress[5]~input_o  & ((\p_data[31]~input_o )))))

	.dataa(\adress[0]~input_o ),
	.datab(\dev_out[38]~reg0_q ),
	.datac(\p_data[31]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[38]~221_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~221 .lut_mask = 16'h88A0;
defparam \dev_out[38]~221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~222 (
// Equation(s):
// \dev_out[38]~222_combout  = (\Selector1~7_combout  & ((\dev_out[38]~221_combout ) # ((\adress[5]~input_o  & \Selector15~0_combout ))))

	.dataa(\Selector1~7_combout ),
	.datab(\dev_out[38]~221_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\dev_out[38]~222_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~222 .lut_mask = 16'hA888;
defparam \dev_out[38]~222 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~223 (
// Equation(s):
// \dev_out[38]~223_combout  = (!\adress[5]~input_o  & (((!\adress[2]~input_o ) # (!\adress[1]~input_o )) # (!\adress[0]~input_o )))

	.dataa(\adress[0]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\adress[2]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[38]~223_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~223 .lut_mask = 16'h007F;
defparam \dev_out[38]~223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~224 (
// Equation(s):
// \dev_out[38]~224_combout  = (\dev_out[38]~220_combout ) # ((\dev_out[38]~222_combout ) # ((\dev_out[38]~reg0_q  & \dev_out[38]~223_combout )))

	.dataa(\dev_out[38]~220_combout ),
	.datab(\dev_out[38]~222_combout ),
	.datac(\dev_out[38]~reg0_q ),
	.datad(\dev_out[38]~223_combout ),
	.cin(gnd),
	.combout(\dev_out[38]~224_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~224 .lut_mask = 16'hFEEE;
defparam \dev_out[38]~224 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~27 (
// Equation(s):
// \dev_out[38]~27_combout  = (\adress[3]~input_o  & ((\Selector1~50_combout ))) # (!\adress[3]~input_o  & (\dev_out[38]~224_combout ))

	.dataa(\dev_out[38]~224_combout ),
	.datab(\Selector1~50_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[38]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~27 .lut_mask = 16'hCCAA;
defparam \dev_out[38]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[38]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[38]~27_combout ),
	.asdata(\Selector1~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[33]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[38]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[38]~reg0 .is_wysiwyg = "true";
defparam \dev_out[38]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[39]~225 (
// Equation(s):
// \dev_out[39]~225_combout  = (\dev_out[39]~reg0_q  & ((\adress[5]~input_o  $ (\dev_out[48]~149_combout )) # (!\dev_out[2]~194_combout )))

	.dataa(\dev_out[39]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[48]~149_combout ),
	.datad(\dev_out[2]~194_combout ),
	.cin(gnd),
	.combout(\dev_out[39]~225_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[39]~225 .lut_mask = 16'h28AA;
defparam \dev_out[39]~225 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[71]~226 (
// Equation(s):
// \dev_out[71]~226_combout  = (\adress[4]~input_o  & (\Selector0~6_combout )) # (!\adress[4]~input_o  & (((\adress[3]~input_o  & \Selector0~8_combout ))))

	.dataa(\Selector0~6_combout ),
	.datab(\adress[3]~input_o ),
	.datac(\Selector0~8_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[71]~226_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[71]~226 .lut_mask = 16'hAAC0;
defparam \dev_out[71]~226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[103]~227 (
// Equation(s):
// \dev_out[103]~227_combout  = (\adress[5]~input_o  & (\dev_out[48]~149_combout  & (\Selector0~0_combout ))) # (!\adress[5]~input_o  & (((\dev_out[71]~226_combout ))))

	.dataa(\dev_out[48]~149_combout ),
	.datab(\Selector0~0_combout ),
	.datac(\dev_out[71]~226_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[103]~227_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[103]~227 .lut_mask = 16'h88F0;
defparam \dev_out[103]~227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[39]~228 (
// Equation(s):
// \dev_out[39]~228_combout  = (\dev_out[39]~225_combout ) # ((\dev_out[2]~194_combout  & \dev_out[103]~227_combout ))

	.dataa(\dev_out[39]~225_combout ),
	.datab(\dev_out[2]~194_combout ),
	.datac(\dev_out[103]~227_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[39]~228_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[39]~228 .lut_mask = 16'hEAEA;
defparam \dev_out[39]~228 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[39]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[39]~228_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[39]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[39]~reg0 .is_wysiwyg = "true";
defparam \dev_out[39]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~515 (
// Equation(s):
// \dev_out[40]~515_combout  = (\adress[0]~input_o  & (((\dev_out[40]~reg0_q )))) # (!\adress[0]~input_o  & ((\Mux6~36_combout  & (\p_data[0]~input_o )) # (!\Mux6~36_combout  & ((\dev_out[40]~reg0_q )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[40]~reg0_q ),
	.datad(\Mux6~36_combout ),
	.cin(gnd),
	.combout(\dev_out[40]~515_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~515 .lut_mask = 16'hE2F0;
defparam \dev_out[40]~515 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~229 (
// Equation(s):
// \dev_out[40]~229_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[40]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[40]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[40]~229_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~229 .lut_mask = 16'h00AC;
defparam \dev_out[40]~229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~230 (
// Equation(s):
// \dev_out[40]~230_combout  = (!\adress[2]~input_o  & ((\dev_out[40]~229_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[40]~229_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[40]~230_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~230 .lut_mask = 16'h00EA;
defparam \dev_out[40]~230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~231 (
// Equation(s):
// \dev_out[40]~231_combout  = (\adress[5]~input_o  & (\dev_out[40]~515_combout )) # (!\adress[5]~input_o  & (((\dev_out[72]~195_combout ) # (\dev_out[40]~230_combout ))))

	.dataa(\dev_out[40]~515_combout ),
	.datab(\dev_out[72]~195_combout ),
	.datac(\dev_out[40]~230_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[40]~231_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~231 .lut_mask = 16'hAAFC;
defparam \dev_out[40]~231 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~28 (
// Equation(s):
// \dev_out[40]~28_combout  = (\adress[3]~input_o  & ((\dev_out[40]~231_combout ))) # (!\adress[3]~input_o  & (\Selector3~2_combout ))

	.dataa(\Selector3~2_combout ),
	.datab(\dev_out[40]~231_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[40]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~28 .lut_mask = 16'hCCAA;
defparam \dev_out[40]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~232 (
// Equation(s):
// \dev_out[40]~232_combout  = (\adress[5]~input_o  & (\adress[4]~input_o )) # (!\adress[5]~input_o  & (!\adress[4]~input_o  & !\adress[3]~input_o ))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[40]~232_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~232 .lut_mask = 16'h8989;
defparam \dev_out[40]~232 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~233 (
// Equation(s):
// \dev_out[40]~233_combout  = (\dev_out[1]~146_combout  & (\disk_write~2_combout  & (!\adress[6]~input_o  & !\dev_out[40]~232_combout )))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\disk_write~2_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[40]~232_combout ),
	.cin(gnd),
	.combout(\dev_out[40]~233_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~233 .lut_mask = 16'h0008;
defparam \dev_out[40]~233 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[40]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[40]~28_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[40]~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[40]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[40]~reg0 .is_wysiwyg = "true";
defparam \dev_out[40]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[41]~234 (
// Equation(s):
// \dev_out[41]~234_combout  = (\adress[5]~input_o  & ((\Mux6~36_combout  & (\Selector126~0_combout )) # (!\Mux6~36_combout  & ((\dev_out[41]~reg0_q )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector126~0_combout ),
	.datac(\dev_out[41]~reg0_q ),
	.datad(\Mux6~36_combout ),
	.cin(gnd),
	.combout(\dev_out[41]~234_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[41]~234 .lut_mask = 16'h88A0;
defparam \dev_out[41]~234 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[41]~235 (
// Equation(s):
// \dev_out[41]~235_combout  = (!\adress[2]~input_o  & ((\dev_out[33]~199_combout ) # ((\dev_out[41]~reg0_q  & !\adress[1]~input_o ))))

	.dataa(\dev_out[33]~199_combout ),
	.datab(\dev_out[41]~reg0_q ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[41]~235_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[41]~235 .lut_mask = 16'h00AE;
defparam \dev_out[41]~235 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[41]~236 (
// Equation(s):
// \dev_out[41]~236_combout  = (\dev_out[41]~234_combout ) # ((!\adress[5]~input_o  & ((\dev_out[33]~197_combout ) # (\dev_out[41]~235_combout ))))

	.dataa(\dev_out[41]~234_combout ),
	.datab(\dev_out[33]~197_combout ),
	.datac(\dev_out[41]~235_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[41]~236_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[41]~236 .lut_mask = 16'hAAFE;
defparam \dev_out[41]~236 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[41]~29 (
// Equation(s):
// \dev_out[41]~29_combout  = (\adress[3]~input_o  & ((\dev_out[41]~236_combout ))) # (!\adress[3]~input_o  & (\Selector2~2_combout ))

	.dataa(\Selector2~2_combout ),
	.datab(\dev_out[41]~236_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[41]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[41]~29 .lut_mask = 16'hCCAA;
defparam \dev_out[41]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[41]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[41]~29_combout ),
	.asdata(\Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[40]~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[41]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[41]~reg0 .is_wysiwyg = "true";
defparam \dev_out[41]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[42]~237 (
// Equation(s):
// \dev_out[42]~237_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[42]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[42]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[42]~237_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[42]~237 .lut_mask = 16'h88A0;
defparam \dev_out[42]~237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[42]~238 (
// Equation(s):
// \dev_out[42]~238_combout  = (\dev_out[42]~237_combout ) # ((\Selector126~1_combout  & !\adress[1]~input_o ))

	.dataa(\dev_out[42]~237_combout ),
	.datab(\Selector126~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[42]~238_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[42]~238 .lut_mask = 16'hAAEE;
defparam \dev_out[42]~238 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[42]~239 (
// Equation(s):
// \dev_out[42]~239_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[42]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[42]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[42]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[42]~239_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[42]~239 .lut_mask = 16'hACCC;
defparam \dev_out[42]~239 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[42]~240 (
// Equation(s):
// \dev_out[42]~240_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\Selector1~49_combout )) # (!\adress[2]~input_o  & ((\dev_out[42]~239_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector1~49_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\dev_out[42]~239_combout ),
	.cin(gnd),
	.combout(\dev_out[42]~240_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[42]~240 .lut_mask = 16'hE5E0;
defparam \dev_out[42]~240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[42]~241 (
// Equation(s):
// \dev_out[42]~241_combout  = (\adress[5]~input_o  & ((\dev_out[42]~240_combout  & ((\dev_out[42]~reg0_q ))) # (!\dev_out[42]~240_combout  & (\dev_out[42]~238_combout )))) # (!\adress[5]~input_o  & (((\dev_out[42]~240_combout ))))

	.dataa(\dev_out[42]~238_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[42]~240_combout ),
	.datad(\dev_out[42]~reg0_q ),
	.cin(gnd),
	.combout(\dev_out[42]~241_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[42]~241 .lut_mask = 16'hF838;
defparam \dev_out[42]~241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[42]~30 (
// Equation(s):
// \dev_out[42]~30_combout  = (\adress[3]~input_o  & ((\dev_out[42]~241_combout ))) # (!\adress[3]~input_o  & (\Selector1~14_combout ))

	.dataa(\Selector1~14_combout ),
	.datab(\dev_out[42]~241_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[42]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[42]~30 .lut_mask = 16'hCCAA;
defparam \dev_out[42]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[42]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[42]~30_combout ),
	.asdata(\Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[40]~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[42]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[42]~reg0 .is_wysiwyg = "true";
defparam \dev_out[42]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[43]~242 (
// Equation(s):
// \dev_out[43]~242_combout  = (\dev_out[35]~207_combout ) # ((\dev_out[43]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~207_combout ),
	.datab(\dev_out[43]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[43]~242_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[43]~242 .lut_mask = 16'hEAAE;
defparam \dev_out[43]~242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[43]~31 (
// Equation(s):
// \dev_out[43]~31_combout  = (\adress[3]~input_o  & ((\dev_out[43]~242_combout ))) # (!\adress[3]~input_o  & (\Selector0~1_combout ))

	.dataa(\Selector0~1_combout ),
	.datab(\dev_out[43]~242_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[43]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[43]~31 .lut_mask = 16'hCCAA;
defparam \dev_out[43]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[43]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[43]~31_combout ),
	.asdata(\Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[40]~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[43]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[43]~reg0 .is_wysiwyg = "true";
defparam \dev_out[43]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~243 (
// Equation(s):
// \dev_out[44]~243_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[44]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[44]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[44]~243_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~243 .lut_mask = 16'h00AC;
defparam \dev_out[44]~243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~244 (
// Equation(s):
// \dev_out[44]~244_combout  = (!\adress[5]~input_o  & ((\dev_out[44]~243_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[44]~243_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[44]~244_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~244 .lut_mask = 16'h00EA;
defparam \dev_out[44]~244 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~245 (
// Equation(s):
// \dev_out[44]~245_combout  = (\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[44]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[44]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector1~52_combout ),
	.cin(gnd),
	.combout(\dev_out[44]~245_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~245 .lut_mask = 16'h88A0;
defparam \dev_out[44]~245 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~246 (
// Equation(s):
// \dev_out[44]~246_combout  = (\adress[2]~input_o  & (((\dev_out[44]~244_combout ) # (\dev_out[44]~245_combout )))) # (!\adress[2]~input_o  & (\Selector1~6_combout ))

	.dataa(\Selector1~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[44]~244_combout ),
	.datad(\dev_out[44]~245_combout ),
	.cin(gnd),
	.combout(\dev_out[44]~246_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~246 .lut_mask = 16'hEEE2;
defparam \dev_out[44]~246 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~32 (
// Equation(s):
// \dev_out[44]~32_combout  = (\adress[3]~input_o  & ((\dev_out[44]~246_combout ))) # (!\adress[3]~input_o  & (\Selector3~0_combout ))

	.dataa(\Selector3~0_combout ),
	.datab(\dev_out[44]~246_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[44]~32_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~32 .lut_mask = 16'hCCAA;
defparam \dev_out[44]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~516 (
// Equation(s):
// \dev_out[44]~516_combout  = (\adress[5]~input_o  & (((\adress[4]~input_o )))) # (!\adress[5]~input_o  & (!\adress[4]~input_o  & ((!\adress[3]~input_o ) # (!\adress[2]~input_o ))))

	.dataa(\adress[2]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[44]~516_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~516 .lut_mask = 16'hF007;
defparam \dev_out[44]~516 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~247 (
// Equation(s):
// \dev_out[44]~247_combout  = (\dev_out[1]~146_combout  & (\disk_write~2_combout  & (!\adress[6]~input_o  & !\dev_out[44]~516_combout )))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\disk_write~2_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[44]~516_combout ),
	.cin(gnd),
	.combout(\dev_out[44]~247_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~247 .lut_mask = 16'h0008;
defparam \dev_out[44]~247 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[44]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[44]~32_combout ),
	.asdata(\Selector3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[44]~247_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[44]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[44]~reg0 .is_wysiwyg = "true";
defparam \dev_out[44]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[45]~517 (
// Equation(s):
// \dev_out[45]~517_combout  = (\adress[5]~input_o  & (!\adress[1]~input_o  & (\Selector126~0_combout ))) # (!\adress[5]~input_o  & (\adress[1]~input_o  & ((\Selector126~35_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~0_combout ),
	.datad(\Selector126~35_combout ),
	.cin(gnd),
	.combout(\dev_out[45]~517_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[45]~517 .lut_mask = 16'h6420;
defparam \dev_out[45]~517 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[45]~248 (
// Equation(s):
// \dev_out[45]~248_combout  = (\dev_out[45]~reg0_q  & (\adress[5]~input_o  $ (!\adress[1]~input_o )))

	.dataa(\dev_out[45]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[45]~248_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[45]~248 .lut_mask = 16'h8282;
defparam \dev_out[45]~248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[45]~249 (
// Equation(s):
// \dev_out[45]~249_combout  = (\Selector2~12_combout ) # ((\adress[2]~input_o  & ((\dev_out[45]~517_combout ) # (\dev_out[45]~248_combout ))))

	.dataa(\Selector2~12_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[45]~517_combout ),
	.datad(\dev_out[45]~248_combout ),
	.cin(gnd),
	.combout(\dev_out[45]~249_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[45]~249 .lut_mask = 16'hEEEA;
defparam \dev_out[45]~249 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[45]~33 (
// Equation(s):
// \dev_out[45]~33_combout  = (\adress[3]~input_o  & ((\dev_out[45]~249_combout ))) # (!\adress[3]~input_o  & (\Selector2~0_combout ))

	.dataa(\Selector2~0_combout ),
	.datab(\dev_out[45]~249_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[45]~33_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[45]~33 .lut_mask = 16'hCCAA;
defparam \dev_out[45]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[45]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[45]~33_combout ),
	.asdata(\Selector2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[44]~247_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[45]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[45]~reg0 .is_wysiwyg = "true";
defparam \dev_out[45]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[46]~250 (
// Equation(s):
// \dev_out[46]~250_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[46]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[46]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[46]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[46]~250_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[46]~250 .lut_mask = 16'hACCC;
defparam \dev_out[46]~250 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[46]~251 (
// Equation(s):
// \dev_out[46]~251_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[46]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[46]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[46]~251_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[46]~251 .lut_mask = 16'h88A0;
defparam \dev_out[46]~251 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[46]~252 (
// Equation(s):
// \dev_out[46]~252_combout  = (\adress[5]~input_o  & (((\dev_out[74]~175_combout ) # (\dev_out[46]~251_combout )))) # (!\adress[5]~input_o  & (\dev_out[46]~250_combout ))

	.dataa(\dev_out[46]~250_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\dev_out[46]~251_combout ),
	.cin(gnd),
	.combout(\dev_out[46]~252_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[46]~252 .lut_mask = 16'hEEE2;
defparam \dev_out[46]~252 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[46]~253 (
// Equation(s):
// \dev_out[46]~253_combout  = (\adress[2]~input_o  & (\dev_out[46]~252_combout )) # (!\adress[2]~input_o  & ((\Selector1~8_combout )))

	.dataa(\dev_out[46]~252_combout ),
	.datab(\Selector1~8_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[46]~253_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[46]~253 .lut_mask = 16'hAACC;
defparam \dev_out[46]~253 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[46]~34 (
// Equation(s):
// \dev_out[46]~34_combout  = (\adress[3]~input_o  & ((\dev_out[46]~253_combout ))) # (!\adress[3]~input_o  & (\Selector1~24_combout ))

	.dataa(\Selector1~24_combout ),
	.datab(\dev_out[46]~253_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[46]~34_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[46]~34 .lut_mask = 16'hCCAA;
defparam \dev_out[46]~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[46]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[46]~34_combout ),
	.asdata(\Selector1~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[44]~247_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[46]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[46]~reg0 .is_wysiwyg = "true";
defparam \dev_out[46]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[111]~254 (
// Equation(s):
// \dev_out[111]~254_combout  = (\adress[5]~input_o  & (\Selector0~3_combout )) # (!\adress[5]~input_o  & ((\Selector0~9_combout )))

	.dataa(\Selector0~3_combout ),
	.datab(\Selector0~9_combout ),
	.datac(gnd),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[111]~254_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[111]~254 .lut_mask = 16'hAACC;
defparam \dev_out[111]~254 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~255 (
// Equation(s):
// \dev_out[40]~255_combout  = \adress[5]~input_o  $ (\adress[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adress[5]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[40]~255_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~255 .lut_mask = 16'h0FF0;
defparam \dev_out[40]~255 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[47]~256 (
// Equation(s):
// \dev_out[47]~256_combout  = (\dev_out[2]~194_combout  & ((\dev_out[40]~255_combout  & (\dev_out[111]~254_combout )) # (!\dev_out[40]~255_combout  & ((\dev_out[47]~reg0_q ))))) # (!\dev_out[2]~194_combout  & (((\dev_out[47]~reg0_q ))))

	.dataa(\dev_out[111]~254_combout ),
	.datab(\dev_out[47]~reg0_q ),
	.datac(\dev_out[2]~194_combout ),
	.datad(\dev_out[40]~255_combout ),
	.cin(gnd),
	.combout(\dev_out[47]~256_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[47]~256 .lut_mask = 16'hACCC;
defparam \dev_out[47]~256 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[47]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[47]~256_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[47]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[47]~reg0 .is_wysiwyg = "true";
defparam \dev_out[47]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~257 (
// Equation(s):
// \dev_out[48]~257_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[48]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[48]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[48]~257_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~257 .lut_mask = 16'h00AC;
defparam \dev_out[48]~257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~258 (
// Equation(s):
// \dev_out[48]~258_combout  = (!\adress[5]~input_o  & ((\dev_out[48]~257_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[48]~257_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[48]~258_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~258 .lut_mask = 16'h00EA;
defparam \dev_out[48]~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~259 (
// Equation(s):
// \dev_out[48]~259_combout  = (\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[48]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[48]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector1~52_combout ),
	.cin(gnd),
	.combout(\dev_out[48]~259_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~259 .lut_mask = 16'h88A0;
defparam \dev_out[48]~259 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~260 (
// Equation(s):
// \dev_out[48]~260_combout  = (\dev_out[72]~195_combout ) # ((!\adress[2]~input_o  & ((\dev_out[48]~258_combout ) # (\dev_out[48]~259_combout ))))

	.dataa(\dev_out[72]~195_combout ),
	.datab(\dev_out[48]~258_combout ),
	.datac(\dev_out[48]~259_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[48]~260_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~260 .lut_mask = 16'hAAFE;
defparam \dev_out[48]~260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~35 (
// Equation(s):
// \dev_out[48]~35_combout  = (\adress[3]~input_o  & ((\Selector3~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[48]~260_combout ))

	.dataa(\dev_out[48]~260_combout ),
	.datab(\Selector3~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[48]~35_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~35 .lut_mask = 16'hCCAA;
defparam \dev_out[48]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~518 (
// Equation(s):
// \dev_out[48]~518_combout  = (\adress[5]~input_o  & (((!\adress[2]~input_o  & !\adress[3]~input_o )) # (!\adress[4]~input_o ))) # (!\adress[5]~input_o  & (((\adress[4]~input_o ))))

	.dataa(\adress[2]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[48]~518_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~518 .lut_mask = 16'h1FF0;
defparam \dev_out[48]~518 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~261 (
// Equation(s):
// \dev_out[48]~261_combout  = (\dev_out[1]~146_combout  & (\disk_write~2_combout  & (!\adress[6]~input_o  & \dev_out[48]~518_combout )))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\disk_write~2_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[48]~518_combout ),
	.cin(gnd),
	.combout(\dev_out[48]~261_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~261 .lut_mask = 16'h0800;
defparam \dev_out[48]~261 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[48]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[48]~35_combout ),
	.asdata(\Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[48]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[48]~reg0 .is_wysiwyg = "true";
defparam \dev_out[48]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[49]~262 (
// Equation(s):
// \dev_out[49]~262_combout  = (\dev_out[49]~reg0_q  & (\adress[5]~input_o  $ (!\adress[1]~input_o )))

	.dataa(\dev_out[49]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[49]~262_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[49]~262 .lut_mask = 16'h8282;
defparam \dev_out[49]~262 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[49]~263 (
// Equation(s):
// \dev_out[49]~263_combout  = (\dev_out[33]~197_combout ) # ((!\adress[2]~input_o  & ((\dev_out[45]~517_combout ) # (\dev_out[49]~262_combout ))))

	.dataa(\dev_out[33]~197_combout ),
	.datab(\dev_out[45]~517_combout ),
	.datac(\dev_out[49]~262_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[49]~263_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[49]~263 .lut_mask = 16'hAAFE;
defparam \dev_out[49]~263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[49]~36 (
// Equation(s):
// \dev_out[49]~36_combout  = (\adress[3]~input_o  & ((\Selector2~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[49]~263_combout ))

	.dataa(\dev_out[49]~263_combout ),
	.datab(\Selector2~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[49]~36_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[49]~36 .lut_mask = 16'hCCAA;
defparam \dev_out[49]~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[49]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[49]~36_combout ),
	.asdata(\Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[49]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[49]~reg0 .is_wysiwyg = "true";
defparam \dev_out[49]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[50]~264 (
// Equation(s):
// \dev_out[50]~264_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[50]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[50]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[50]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[50]~264_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[50]~264 .lut_mask = 16'hACCC;
defparam \dev_out[50]~264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[50]~265 (
// Equation(s):
// \dev_out[50]~265_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[50]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[50]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[50]~265_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[50]~265 .lut_mask = 16'h88A0;
defparam \dev_out[50]~265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[50]~266 (
// Equation(s):
// \dev_out[50]~266_combout  = (\adress[5]~input_o  & (((\dev_out[74]~175_combout ) # (\dev_out[50]~265_combout )))) # (!\adress[5]~input_o  & (\dev_out[50]~264_combout ))

	.dataa(\dev_out[50]~264_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\dev_out[50]~265_combout ),
	.cin(gnd),
	.combout(\dev_out[50]~266_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[50]~266 .lut_mask = 16'hEEE2;
defparam \dev_out[50]~266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[50]~267 (
// Equation(s):
// \dev_out[50]~267_combout  = (\adress[2]~input_o  & (\Selector1~49_combout )) # (!\adress[2]~input_o  & ((\dev_out[50]~266_combout )))

	.dataa(\Selector1~49_combout ),
	.datab(\dev_out[50]~266_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[50]~267_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[50]~267 .lut_mask = 16'hAACC;
defparam \dev_out[50]~267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[50]~37 (
// Equation(s):
// \dev_out[50]~37_combout  = (\adress[3]~input_o  & ((\Selector1~44_combout ))) # (!\adress[3]~input_o  & (\dev_out[50]~267_combout ))

	.dataa(\dev_out[50]~267_combout ),
	.datab(\Selector1~44_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[50]~37_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[50]~37 .lut_mask = 16'hCCAA;
defparam \dev_out[50]~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[50]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[50]~37_combout ),
	.asdata(\Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[50]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[50]~reg0 .is_wysiwyg = "true";
defparam \dev_out[50]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[51]~268 (
// Equation(s):
// \dev_out[51]~268_combout  = (\dev_out[35]~207_combout ) # ((\dev_out[51]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~207_combout ),
	.datab(\dev_out[51]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[51]~268_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[51]~268 .lut_mask = 16'hEAAE;
defparam \dev_out[51]~268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[51]~38 (
// Equation(s):
// \dev_out[51]~38_combout  = (\adress[3]~input_o  & ((\Selector0~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[51]~268_combout ))

	.dataa(\dev_out[51]~268_combout ),
	.datab(\Selector0~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[51]~38_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[51]~38 .lut_mask = 16'hCCAA;
defparam \dev_out[51]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~269 (
// Equation(s):
// \dev_out[48]~269_combout  = (\adress[5]~input_o  & ((!\adress[3]~input_o ) # (!\adress[4]~input_o ))) # (!\adress[5]~input_o  & (\adress[4]~input_o ))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[48]~269_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~269 .lut_mask = 16'h6E6E;
defparam \dev_out[48]~269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~270 (
// Equation(s):
// \dev_out[48]~270_combout  = (\dev_out[1]~146_combout  & (\disk_write~2_combout  & (!\adress[6]~input_o  & \dev_out[48]~269_combout )))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\disk_write~2_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[48]~269_combout ),
	.cin(gnd),
	.combout(\dev_out[48]~270_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~270 .lut_mask = 16'h0800;
defparam \dev_out[48]~270 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[51]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[51]~38_combout ),
	.asdata(\Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[51]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[51]~reg0 .is_wysiwyg = "true";
defparam \dev_out[51]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[52]~271 (
// Equation(s):
// \dev_out[52]~271_combout  = (\dev_out[52]~reg0_q  & ((\dev_out[36]~210_combout ) # ((\adress[5]~input_o  & \Selector3~13_combout )))) # (!\dev_out[52]~reg0_q  & (\adress[5]~input_o  & (\Selector3~13_combout )))

	.dataa(\dev_out[52]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector3~13_combout ),
	.datad(\dev_out[36]~210_combout ),
	.cin(gnd),
	.combout(\dev_out[52]~271_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[52]~271 .lut_mask = 16'hEAC0;
defparam \dev_out[52]~271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[52]~272 (
// Equation(s):
// \dev_out[52]~272_combout  = (\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[52]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[52]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector1~52_combout ),
	.cin(gnd),
	.combout(\dev_out[52]~272_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[52]~272 .lut_mask = 16'h88A0;
defparam \dev_out[52]~272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[52]~273 (
// Equation(s):
// \dev_out[52]~273_combout  = (\dev_out[52]~271_combout ) # ((\adress[2]~input_o  & ((\dev_out[36]~213_combout ) # (\dev_out[52]~272_combout ))))

	.dataa(\dev_out[52]~271_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[36]~213_combout ),
	.datad(\dev_out[52]~272_combout ),
	.cin(gnd),
	.combout(\dev_out[52]~273_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[52]~273 .lut_mask = 16'hEEEA;
defparam \dev_out[52]~273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[52]~39 (
// Equation(s):
// \dev_out[52]~39_combout  = (\adress[3]~input_o  & ((\Selector3~11_combout ))) # (!\adress[3]~input_o  & (\dev_out[52]~273_combout ))

	.dataa(\dev_out[52]~273_combout ),
	.datab(\Selector3~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[52]~39_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[52]~39 .lut_mask = 16'hCCAA;
defparam \dev_out[52]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[52]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[52]~39_combout ),
	.asdata(\Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[52]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[52]~reg0 .is_wysiwyg = "true";
defparam \dev_out[52]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[53]~274 (
// Equation(s):
// \dev_out[53]~274_combout  = (!\adress[5]~input_o  & ((\Selector1~7_combout  & (\Selector126~35_combout )) # (!\Selector1~7_combout  & ((\dev_out[53]~reg0_q )))))

	.dataa(\Selector126~35_combout ),
	.datab(\dev_out[53]~reg0_q ),
	.datac(\Selector1~7_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[53]~274_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[53]~274 .lut_mask = 16'h00AC;
defparam \dev_out[53]~274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[53]~275 (
// Equation(s):
// \dev_out[53]~275_combout  = (\adress[2]~input_o  & ((\adress[1]~input_o  & (\dev_out[53]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector126~0_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[53]~reg0_q ),
	.datac(\Selector126~0_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[53]~275_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[53]~275 .lut_mask = 16'h88A0;
defparam \dev_out[53]~275 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[53]~276 (
// Equation(s):
// \dev_out[53]~276_combout  = (\dev_out[53]~274_combout ) # ((\adress[5]~input_o  & ((\Selector2~12_combout ) # (\dev_out[53]~275_combout ))))

	.dataa(\dev_out[53]~274_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector2~12_combout ),
	.datad(\dev_out[53]~275_combout ),
	.cin(gnd),
	.combout(\dev_out[53]~276_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[53]~276 .lut_mask = 16'hEEEA;
defparam \dev_out[53]~276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[53]~40 (
// Equation(s):
// \dev_out[53]~40_combout  = (\adress[3]~input_o  & ((\Selector2~10_combout ))) # (!\adress[3]~input_o  & (\dev_out[53]~276_combout ))

	.dataa(\dev_out[53]~276_combout ),
	.datab(\Selector2~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[53]~40_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[53]~40 .lut_mask = 16'hCCAA;
defparam \dev_out[53]~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[53]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[53]~40_combout ),
	.asdata(\Selector2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[53]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[53]~reg0 .is_wysiwyg = "true";
defparam \dev_out[53]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[54]~277 (
// Equation(s):
// \dev_out[54]~277_combout  = (\adress[0]~input_o  & ((\adress[5]~input_o  & (\dev_out[54]~reg0_q )) # (!\adress[5]~input_o  & ((\p_data[31]~input_o )))))

	.dataa(\adress[0]~input_o ),
	.datab(\dev_out[54]~reg0_q ),
	.datac(\p_data[31]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[54]~277_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[54]~277 .lut_mask = 16'h88A0;
defparam \dev_out[54]~277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[54]~278 (
// Equation(s):
// \dev_out[54]~278_combout  = (\Selector1~7_combout  & ((\dev_out[54]~277_combout ) # ((\adress[5]~input_o  & \Selector15~0_combout ))))

	.dataa(\Selector1~7_combout ),
	.datab(\dev_out[54]~277_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\dev_out[54]~278_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[54]~278 .lut_mask = 16'hA888;
defparam \dev_out[54]~278 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[54]~279 (
// Equation(s):
// \dev_out[54]~279_combout  = (\dev_out[38]~220_combout ) # ((\dev_out[54]~278_combout ) # ((\dev_out[54]~reg0_q  & \dev_out[38]~223_combout )))

	.dataa(\dev_out[38]~220_combout ),
	.datab(\dev_out[54]~278_combout ),
	.datac(\dev_out[54]~reg0_q ),
	.datad(\dev_out[38]~223_combout ),
	.cin(gnd),
	.combout(\dev_out[54]~279_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[54]~279 .lut_mask = 16'hFEEE;
defparam \dev_out[54]~279 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[54]~41 (
// Equation(s):
// \dev_out[54]~41_combout  = (\adress[3]~input_o  & ((\Selector1~50_combout ))) # (!\adress[3]~input_o  & (\dev_out[54]~279_combout ))

	.dataa(\dev_out[54]~279_combout ),
	.datab(\Selector1~50_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[54]~41_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[54]~41 .lut_mask = 16'hCCAA;
defparam \dev_out[54]~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[54]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[54]~41_combout ),
	.asdata(\Selector1~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[54]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[54]~reg0 .is_wysiwyg = "true";
defparam \dev_out[54]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[55]~280 (
// Equation(s):
// \dev_out[55]~280_combout  = (\dev_out[55]~reg0_q  & ((\adress[5]~input_o  $ (!\Selector1~4_combout )) # (!\dev_out[2]~194_combout )))

	.dataa(\dev_out[55]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector1~4_combout ),
	.datad(\dev_out[2]~194_combout ),
	.cin(gnd),
	.combout(\dev_out[55]~280_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[55]~280 .lut_mask = 16'h82AA;
defparam \dev_out[55]~280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[87]~281 (
// Equation(s):
// \dev_out[87]~281_combout  = (\adress[4]~input_o  & (((\Selector0~0_combout  & !\adress[3]~input_o )))) # (!\adress[4]~input_o  & (\Selector0~6_combout ))

	.dataa(\Selector0~6_combout ),
	.datab(\Selector0~0_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[87]~281_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[87]~281 .lut_mask = 16'h0ACA;
defparam \dev_out[87]~281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[119]~282 (
// Equation(s):
// \dev_out[119]~282_combout  = (\adress[5]~input_o  & (\dev_out[87]~281_combout )) # (!\adress[5]~input_o  & (((\Selector1~4_combout  & \Selector0~8_combout ))))

	.dataa(\dev_out[87]~281_combout ),
	.datab(\Selector1~4_combout ),
	.datac(\Selector0~8_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[119]~282_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[119]~282 .lut_mask = 16'hAAC0;
defparam \dev_out[119]~282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[55]~283 (
// Equation(s):
// \dev_out[55]~283_combout  = (\dev_out[55]~280_combout ) # ((\dev_out[2]~194_combout  & \dev_out[119]~282_combout ))

	.dataa(\dev_out[55]~280_combout ),
	.datab(\dev_out[2]~194_combout ),
	.datac(\dev_out[119]~282_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[55]~283_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[55]~283 .lut_mask = 16'hEAEA;
defparam \dev_out[55]~283 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[55]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[55]~283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[55]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[55]~reg0 .is_wysiwyg = "true";
defparam \dev_out[55]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[56]~519 (
// Equation(s):
// \dev_out[56]~519_combout  = (\adress[0]~input_o  & (((\dev_out[56]~reg0_q )))) # (!\adress[0]~input_o  & ((\Mux6~36_combout  & (\p_data[0]~input_o )) # (!\Mux6~36_combout  & ((\dev_out[56]~reg0_q )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[56]~reg0_q ),
	.datad(\Mux6~36_combout ),
	.cin(gnd),
	.combout(\dev_out[56]~519_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[56]~519 .lut_mask = 16'hE2F0;
defparam \dev_out[56]~519 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[56]~284 (
// Equation(s):
// \dev_out[56]~284_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[56]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[56]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[56]~284_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[56]~284 .lut_mask = 16'h00AC;
defparam \dev_out[56]~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[56]~285 (
// Equation(s):
// \dev_out[56]~285_combout  = (!\adress[2]~input_o  & ((\dev_out[56]~284_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[56]~284_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[56]~285_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[56]~285 .lut_mask = 16'h00EA;
defparam \dev_out[56]~285 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[56]~286 (
// Equation(s):
// \dev_out[56]~286_combout  = (\adress[5]~input_o  & (\dev_out[56]~519_combout )) # (!\adress[5]~input_o  & (((\dev_out[72]~195_combout ) # (\dev_out[56]~285_combout ))))

	.dataa(\dev_out[56]~519_combout ),
	.datab(\dev_out[72]~195_combout ),
	.datac(\dev_out[56]~285_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[56]~286_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[56]~286 .lut_mask = 16'hAAFC;
defparam \dev_out[56]~286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[56]~42 (
// Equation(s):
// \dev_out[56]~42_combout  = (\adress[3]~input_o  & ((\dev_out[56]~286_combout ))) # (!\adress[3]~input_o  & (\Selector3~2_combout ))

	.dataa(\Selector3~2_combout ),
	.datab(\dev_out[56]~286_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[56]~42_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[56]~42 .lut_mask = 16'hCCAA;
defparam \dev_out[56]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[56]~287 (
// Equation(s):
// \dev_out[56]~287_combout  = (\disk_write~2_combout  & (\dev_out[33]~514_combout  & ((\Selector1~4_combout ) # (\adress[5]~input_o ))))

	.dataa(\Selector1~4_combout ),
	.datab(\disk_write~2_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_out[33]~514_combout ),
	.cin(gnd),
	.combout(\dev_out[56]~287_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[56]~287 .lut_mask = 16'hC800;
defparam \dev_out[56]~287 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[56]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[56]~42_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[56]~287_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[56]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[56]~reg0 .is_wysiwyg = "true";
defparam \dev_out[56]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[57]~288 (
// Equation(s):
// \dev_out[57]~288_combout  = (\adress[5]~input_o  & ((\Mux6~36_combout  & (\Selector126~0_combout )) # (!\Mux6~36_combout  & ((\dev_out[57]~reg0_q )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector126~0_combout ),
	.datac(\dev_out[57]~reg0_q ),
	.datad(\Mux6~36_combout ),
	.cin(gnd),
	.combout(\dev_out[57]~288_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[57]~288 .lut_mask = 16'h88A0;
defparam \dev_out[57]~288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[57]~289 (
// Equation(s):
// \dev_out[57]~289_combout  = (!\adress[2]~input_o  & ((\dev_out[33]~199_combout ) # ((\dev_out[57]~reg0_q  & !\adress[1]~input_o ))))

	.dataa(\dev_out[33]~199_combout ),
	.datab(\dev_out[57]~reg0_q ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[57]~289_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[57]~289 .lut_mask = 16'h00AE;
defparam \dev_out[57]~289 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[57]~290 (
// Equation(s):
// \dev_out[57]~290_combout  = (\dev_out[57]~288_combout ) # ((!\adress[5]~input_o  & ((\dev_out[33]~197_combout ) # (\dev_out[57]~289_combout ))))

	.dataa(\dev_out[57]~288_combout ),
	.datab(\dev_out[33]~197_combout ),
	.datac(\dev_out[57]~289_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[57]~290_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[57]~290 .lut_mask = 16'hAAFE;
defparam \dev_out[57]~290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[57]~43 (
// Equation(s):
// \dev_out[57]~43_combout  = (\adress[3]~input_o  & ((\dev_out[57]~290_combout ))) # (!\adress[3]~input_o  & (\Selector2~2_combout ))

	.dataa(\Selector2~2_combout ),
	.datab(\dev_out[57]~290_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[57]~43_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[57]~43 .lut_mask = 16'hCCAA;
defparam \dev_out[57]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[57]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[57]~43_combout ),
	.asdata(\Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[56]~287_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[57]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[57]~reg0 .is_wysiwyg = "true";
defparam \dev_out[57]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[58]~291 (
// Equation(s):
// \dev_out[58]~291_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[58]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[58]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[58]~291_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[58]~291 .lut_mask = 16'h88A0;
defparam \dev_out[58]~291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[58]~292 (
// Equation(s):
// \dev_out[58]~292_combout  = (\dev_out[58]~291_combout ) # ((\Selector126~1_combout  & !\adress[1]~input_o ))

	.dataa(\dev_out[58]~291_combout ),
	.datab(\Selector126~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[58]~292_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[58]~292 .lut_mask = 16'hAAEE;
defparam \dev_out[58]~292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[58]~293 (
// Equation(s):
// \dev_out[58]~293_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[58]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[58]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[58]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[58]~293_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[58]~293 .lut_mask = 16'hACCC;
defparam \dev_out[58]~293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[58]~294 (
// Equation(s):
// \dev_out[58]~294_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\Selector1~49_combout )) # (!\adress[2]~input_o  & ((\dev_out[58]~293_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector1~49_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\dev_out[58]~293_combout ),
	.cin(gnd),
	.combout(\dev_out[58]~294_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[58]~294 .lut_mask = 16'hE5E0;
defparam \dev_out[58]~294 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[58]~295 (
// Equation(s):
// \dev_out[58]~295_combout  = (\adress[5]~input_o  & ((\dev_out[58]~294_combout  & ((\dev_out[58]~reg0_q ))) # (!\dev_out[58]~294_combout  & (\dev_out[58]~292_combout )))) # (!\adress[5]~input_o  & (((\dev_out[58]~294_combout ))))

	.dataa(\dev_out[58]~292_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[58]~294_combout ),
	.datad(\dev_out[58]~reg0_q ),
	.cin(gnd),
	.combout(\dev_out[58]~295_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[58]~295 .lut_mask = 16'hF838;
defparam \dev_out[58]~295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[58]~44 (
// Equation(s):
// \dev_out[58]~44_combout  = (\adress[3]~input_o  & ((\dev_out[58]~295_combout ))) # (!\adress[3]~input_o  & (\Selector1~14_combout ))

	.dataa(\Selector1~14_combout ),
	.datab(\dev_out[58]~295_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[58]~44_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[58]~44 .lut_mask = 16'hCCAA;
defparam \dev_out[58]~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[58]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[58]~44_combout ),
	.asdata(\Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[56]~287_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[58]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[58]~reg0 .is_wysiwyg = "true";
defparam \dev_out[58]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[59]~296 (
// Equation(s):
// \dev_out[59]~296_combout  = (\dev_out[35]~207_combout ) # ((\dev_out[59]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~207_combout ),
	.datab(\dev_out[59]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[59]~296_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[59]~296 .lut_mask = 16'hEAAE;
defparam \dev_out[59]~296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[59]~45 (
// Equation(s):
// \dev_out[59]~45_combout  = (\adress[3]~input_o  & ((\dev_out[59]~296_combout ))) # (!\adress[3]~input_o  & (\Selector0~1_combout ))

	.dataa(\Selector0~1_combout ),
	.datab(\dev_out[59]~296_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[59]~45_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[59]~45 .lut_mask = 16'hCCAA;
defparam \dev_out[59]~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[59]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[59]~45_combout ),
	.asdata(\Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[56]~287_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[59]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[59]~reg0 .is_wysiwyg = "true";
defparam \dev_out[59]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~297 (
// Equation(s):
// \dev_out[60]~297_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[60]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[60]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[60]~297_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~297 .lut_mask = 16'h00AC;
defparam \dev_out[60]~297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~298 (
// Equation(s):
// \dev_out[60]~298_combout  = (!\adress[5]~input_o  & ((\dev_out[60]~297_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[60]~297_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[60]~298_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~298 .lut_mask = 16'h00EA;
defparam \dev_out[60]~298 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~299 (
// Equation(s):
// \dev_out[60]~299_combout  = (\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[60]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[60]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector1~52_combout ),
	.cin(gnd),
	.combout(\dev_out[60]~299_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~299 .lut_mask = 16'h88A0;
defparam \dev_out[60]~299 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~300 (
// Equation(s):
// \dev_out[60]~300_combout  = (\adress[2]~input_o  & (((\dev_out[60]~298_combout ) # (\dev_out[60]~299_combout )))) # (!\adress[2]~input_o  & (\Selector1~6_combout ))

	.dataa(\Selector1~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[60]~298_combout ),
	.datad(\dev_out[60]~299_combout ),
	.cin(gnd),
	.combout(\dev_out[60]~300_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~300 .lut_mask = 16'hEEE2;
defparam \dev_out[60]~300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~46 (
// Equation(s):
// \dev_out[60]~46_combout  = (\adress[3]~input_o  & ((\dev_out[60]~300_combout ))) # (!\adress[3]~input_o  & (\Selector3~0_combout ))

	.dataa(\Selector3~0_combout ),
	.datab(\dev_out[60]~300_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[60]~46_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~46 .lut_mask = 16'hCCAA;
defparam \dev_out[60]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~301 (
// Equation(s):
// \dev_out[60]~301_combout  = (\dev_out[1]~146_combout  & (!\adress[6]~input_o  & ((\Selector1~4_combout ) # (\adress[5]~input_o ))))

	.dataa(\Selector1~4_combout ),
	.datab(\dev_out[1]~146_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[60]~301_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~301 .lut_mask = 16'h0C08;
defparam \dev_out[60]~301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~302 (
// Equation(s):
// \dev_out[60]~302_combout  = (\disk_write~2_combout  & (\dev_out[60]~301_combout  & ((\adress[2]~input_o ) # (\adress[5]~input_o ))))

	.dataa(\adress[2]~input_o ),
	.datab(\disk_write~2_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_out[60]~301_combout ),
	.cin(gnd),
	.combout(\dev_out[60]~302_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~302 .lut_mask = 16'hC800;
defparam \dev_out[60]~302 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[60]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[60]~46_combout ),
	.asdata(\Selector3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[60]~302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[60]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[60]~reg0 .is_wysiwyg = "true";
defparam \dev_out[60]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[61]~303 (
// Equation(s):
// \dev_out[61]~303_combout  = (\dev_out[33]~198_combout  & (((\Selector126~24_combout ) # (\dev_out[33]~199_combout )))) # (!\dev_out[33]~198_combout  & (\dev_out[61]~reg0_q ))

	.dataa(\dev_out[61]~reg0_q ),
	.datab(\dev_out[33]~198_combout ),
	.datac(\Selector126~24_combout ),
	.datad(\dev_out[33]~199_combout ),
	.cin(gnd),
	.combout(\dev_out[61]~303_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[61]~303 .lut_mask = 16'hEEE2;
defparam \dev_out[61]~303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[61]~304 (
// Equation(s):
// \dev_out[61]~304_combout  = (\Selector2~12_combout ) # ((\adress[2]~input_o  & \dev_out[61]~303_combout ))

	.dataa(\Selector2~12_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[61]~303_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[61]~304_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[61]~304 .lut_mask = 16'hEAEA;
defparam \dev_out[61]~304 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[61]~47 (
// Equation(s):
// \dev_out[61]~47_combout  = (\adress[3]~input_o  & ((\dev_out[61]~304_combout ))) # (!\adress[3]~input_o  & (\Selector2~0_combout ))

	.dataa(\Selector2~0_combout ),
	.datab(\dev_out[61]~304_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[61]~47_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[61]~47 .lut_mask = 16'hCCAA;
defparam \dev_out[61]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[61]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[61]~47_combout ),
	.asdata(\Selector2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[60]~302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[61]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[61]~reg0 .is_wysiwyg = "true";
defparam \dev_out[61]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~53 (
// Equation(s):
// \Selector1~53_combout  = (\adress[0]~input_o  & (\Selector1~4_combout  & (\Selector1~7_combout  & \p_data[31]~input_o )))

	.dataa(\adress[0]~input_o ),
	.datab(\Selector1~4_combout ),
	.datac(\Selector1~7_combout ),
	.datad(\p_data[31]~input_o ),
	.cin(gnd),
	.combout(\Selector1~53_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~53 .lut_mask = 16'h8000;
defparam \Selector1~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~59 (
// Equation(s):
// \Selector1~59_combout  = (((!\Selector1~7_combout ) # (!\adress[0]~input_o )) # (!\adress[4]~input_o )) # (!\adress[3]~input_o )

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\Selector1~7_combout ),
	.cin(gnd),
	.combout(\Selector1~59_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~59 .lut_mask = 16'h7FFF;
defparam \Selector1~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector65~0 (
// Equation(s):
// \Selector65~0_combout  = (!\adress[5]~input_o  & ((\Selector1~53_combout ) # ((\dev_out[62]~reg0_q  & \Selector1~59_combout ))))

	.dataa(\Selector1~53_combout ),
	.datab(\dev_out[62]~reg0_q ),
	.datac(\Selector1~59_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~0 .lut_mask = 16'h00EA;
defparam \Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector65~1 (
// Equation(s):
// \Selector65~1_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[62]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[62]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector65~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~1 .lut_mask = 16'h88A0;
defparam \Selector65~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector65~2 (
// Equation(s):
// \Selector65~2_combout  = (\adress[2]~input_o  & (((\dev_out[74]~175_combout ) # (\Selector65~1_combout )))) # (!\adress[2]~input_o  & (\Selector1~8_combout ))

	.dataa(\Selector1~8_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\Selector65~1_combout ),
	.cin(gnd),
	.combout(\Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~2 .lut_mask = 16'hEEE2;
defparam \Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector65~3 (
// Equation(s):
// \Selector65~3_combout  = (\adress[4]~input_o  & ((\adress[3]~input_o  & (\Selector65~2_combout )) # (!\adress[3]~input_o  & ((\Selector1~24_combout )))))

	.dataa(\adress[4]~input_o ),
	.datab(\Selector65~2_combout ),
	.datac(\Selector1~24_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector65~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~3 .lut_mask = 16'h88A0;
defparam \Selector65~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector65~4 (
// Equation(s):
// \Selector65~4_combout  = (\adress[5]~input_o  & ((\Selector65~3_combout ) # ((\Selector1~51_combout  & !\adress[4]~input_o ))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector65~3_combout ),
	.datac(\Selector1~51_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Selector65~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~4 .lut_mask = 16'h88A8;
defparam \Selector65~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[62]~305 (
// Equation(s):
// \dev_out[62]~305_combout  = (\dev_out[2]~194_combout  & (((\Selector65~0_combout ) # (\Selector65~4_combout )))) # (!\dev_out[2]~194_combout  & (\dev_out[62]~reg0_q ))

	.dataa(\dev_out[62]~reg0_q ),
	.datab(\dev_out[2]~194_combout ),
	.datac(\Selector65~0_combout ),
	.datad(\Selector65~4_combout ),
	.cin(gnd),
	.combout(\dev_out[62]~305_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[62]~305 .lut_mask = 16'hEEE2;
defparam \dev_out[62]~305 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[62]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[62]~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[62]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[62]~reg0 .is_wysiwyg = "true";
defparam \dev_out[62]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[63]~306 (
// Equation(s):
// \dev_out[63]~306_combout  = (\Mux6~157_combout  & ((\dev_out[1]~508_combout  & (\dev_out[63]~reg0_q )) # (!\dev_out[1]~508_combout  & ((\Selector0~10_combout ))))) # (!\Mux6~157_combout  & (\dev_out[63]~reg0_q ))

	.dataa(\dev_out[63]~reg0_q ),
	.datab(\Selector0~10_combout ),
	.datac(\Mux6~157_combout ),
	.datad(\dev_out[1]~508_combout ),
	.cin(gnd),
	.combout(\dev_out[63]~306_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[63]~306 .lut_mask = 16'hAACA;
defparam \dev_out[63]~306 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[63]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[63]~306_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[63]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[63]~reg0 .is_wysiwyg = "true";
defparam \dev_out[63]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[64]~307 (
// Equation(s):
// \dev_out[64]~307_combout  = (\dev_out[1]~146_combout  & (\disk_write~2_combout  & (\adress[5]~input_o  $ (\adress[6]~input_o ))))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\disk_write~2_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[64]~307_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[64]~307 .lut_mask = 16'h0880;
defparam \dev_out[64]~307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = (\adress[6]~input_o  & ((\Selector15~1_combout ) # ((\dev_out[64]~reg0_q  & !\Equal5~0_combout ))))

	.dataa(\adress[6]~input_o ),
	.datab(\Selector15~1_combout ),
	.datac(\dev_out[64]~reg0_q ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~0 .lut_mask = 16'h88A8;
defparam \Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector63~1 (
// Equation(s):
// \Selector63~1_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[64]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[64]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~1 .lut_mask = 16'h00AC;
defparam \Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector63~2 (
// Equation(s):
// \Selector63~2_combout  = (!\adress[2]~input_o  & ((\Selector63~1_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\Selector63~1_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~2 .lut_mask = 16'h00EA;
defparam \Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector63~3 (
// Equation(s):
// \Selector63~3_combout  = (\adress[3]~input_o  & (\Selector3~7_combout )) # (!\adress[3]~input_o  & (((\dev_out[72]~195_combout ) # (\Selector63~2_combout ))))

	.dataa(\Selector3~7_combout ),
	.datab(\dev_out[72]~195_combout ),
	.datac(\Selector63~2_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector63~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~3 .lut_mask = 16'hAAFC;
defparam \Selector63~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector63~4 (
// Equation(s):
// \Selector63~4_combout  = (!\adress[6]~input_o  & ((\adress[4]~input_o  & (\Selector7~1_combout )) # (!\adress[4]~input_o  & ((\Selector63~3_combout )))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector63~3_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Selector63~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~4 .lut_mask = 16'h00AC;
defparam \Selector63~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[64]~308 (
// Equation(s):
// \dev_out[64]~308_combout  = (\dev_out[64]~307_combout  & (((\Selector63~0_combout ) # (\Selector63~4_combout )))) # (!\dev_out[64]~307_combout  & (\dev_out[64]~reg0_q ))

	.dataa(\dev_out[64]~reg0_q ),
	.datab(\dev_out[64]~307_combout ),
	.datac(\Selector63~0_combout ),
	.datad(\Selector63~4_combout ),
	.cin(gnd),
	.combout(\dev_out[64]~308_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[64]~308 .lut_mask = 16'hEEE2;
defparam \dev_out[64]~308 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[64]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[64]~308_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[64]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[64]~reg0 .is_wysiwyg = "true";
defparam \dev_out[64]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~309 (
// Equation(s):
// \dev_out[65]~309_combout  = (\dev_out[33]~198_combout  & (\dev_out[65]~reg0_q )) # (!\dev_out[33]~198_combout  & (((\Selector126~24_combout ) # (\dev_out[33]~199_combout ))))

	.dataa(\dev_out[65]~reg0_q ),
	.datab(\Selector126~24_combout ),
	.datac(\dev_out[33]~199_combout ),
	.datad(\dev_out[33]~198_combout ),
	.cin(gnd),
	.combout(\dev_out[65]~309_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~309 .lut_mask = 16'hAAFC;
defparam \dev_out[65]~309 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~310 (
// Equation(s):
// \dev_out[65]~310_combout  = (\dev_out[33]~197_combout ) # ((\dev_out[65]~309_combout  & !\adress[2]~input_o ))

	.dataa(\dev_out[33]~197_combout ),
	.datab(\dev_out[65]~309_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[65]~310_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~310 .lut_mask = 16'hAAEE;
defparam \dev_out[65]~310 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~48 (
// Equation(s):
// \dev_out[65]~48_combout  = (\adress[3]~input_o  & ((\Selector2~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[65]~310_combout ))

	.dataa(\dev_out[65]~310_combout ),
	.datab(\Selector2~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[65]~48_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~48 .lut_mask = 16'hCCAA;
defparam \dev_out[65]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~311 (
// Equation(s):
// \dev_out[65]~311_combout  = (\dev_out[1]~146_combout  & ((\adress[5]~input_o  & ((!\adress[6]~input_o ))) # (!\adress[5]~input_o  & (!\adress[2]~input_o  & \adress[6]~input_o ))))

	.dataa(\adress[2]~input_o ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[1]~146_combout ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[65]~311_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~311 .lut_mask = 16'h10C0;
defparam \dev_out[65]~311 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~312 (
// Equation(s):
// \dev_out[65]~312_combout  = (\disk_write~2_combout  & (\dev_out[65]~311_combout  & ((\dev_out[48]~149_combout ) # (!\adress[6]~input_o ))))

	.dataa(\dev_out[48]~149_combout ),
	.datab(\disk_write~2_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[65]~311_combout ),
	.cin(gnd),
	.combout(\dev_out[65]~312_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~312 .lut_mask = 16'h8C00;
defparam \dev_out[65]~312 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[65]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[65]~48_combout ),
	.asdata(\Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[65]~312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[65]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[65]~reg0 .is_wysiwyg = "true";
defparam \dev_out[65]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[66]~313 (
// Equation(s):
// \dev_out[66]~313_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[66]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[66]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[66]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[66]~313_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[66]~313 .lut_mask = 16'hACCC;
defparam \dev_out[66]~313 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[66]~314 (
// Equation(s):
// \dev_out[66]~314_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[66]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[66]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[66]~314_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[66]~314 .lut_mask = 16'h88A0;
defparam \dev_out[66]~314 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[66]~315 (
// Equation(s):
// \dev_out[66]~315_combout  = (\adress[5]~input_o  & (\dev_out[66]~313_combout )) # (!\adress[5]~input_o  & (((\dev_out[74]~175_combout ) # (\dev_out[66]~314_combout ))))

	.dataa(\dev_out[66]~313_combout ),
	.datab(\dev_out[74]~175_combout ),
	.datac(\dev_out[66]~314_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[66]~315_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[66]~315 .lut_mask = 16'hAAFC;
defparam \dev_out[66]~315 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[66]~316 (
// Equation(s):
// \dev_out[66]~316_combout  = (\adress[2]~input_o  & (\Selector1~49_combout )) # (!\adress[2]~input_o  & ((\dev_out[66]~315_combout )))

	.dataa(\Selector1~49_combout ),
	.datab(\dev_out[66]~315_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[66]~316_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[66]~316 .lut_mask = 16'hAACC;
defparam \dev_out[66]~316 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[66]~49 (
// Equation(s):
// \dev_out[66]~49_combout  = (\adress[3]~input_o  & ((\Selector1~44_combout ))) # (!\adress[3]~input_o  & (\dev_out[66]~316_combout ))

	.dataa(\dev_out[66]~316_combout ),
	.datab(\Selector1~44_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[66]~49_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[66]~49 .lut_mask = 16'hCCAA;
defparam \dev_out[66]~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[66]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[66]~49_combout ),
	.asdata(\Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[65]~312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[66]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[66]~reg0 .is_wysiwyg = "true";
defparam \dev_out[66]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[67]~317 (
// Equation(s):
// \dev_out[67]~317_combout  = (\adress[5]~input_o  & (\Selector126~36_combout  & (\adress[2]~input_o ))) # (!\adress[5]~input_o  & (((!\adress[2]~input_o  & \Selector126~3_combout ))))

	.dataa(\Selector126~36_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[2]~input_o ),
	.datad(\Selector126~3_combout ),
	.cin(gnd),
	.combout(\dev_out[67]~317_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[67]~317 .lut_mask = 16'h8380;
defparam \dev_out[67]~317 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[67]~318 (
// Equation(s):
// \dev_out[67]~318_combout  = (\dev_out[67]~317_combout ) # ((\dev_out[67]~reg0_q  & (\adress[5]~input_o  $ (\adress[2]~input_o ))))

	.dataa(\dev_out[67]~317_combout ),
	.datab(\dev_out[67]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[67]~318_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[67]~318 .lut_mask = 16'hAEEA;
defparam \dev_out[67]~318 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[67]~50 (
// Equation(s):
// \dev_out[67]~50_combout  = (\adress[3]~input_o  & ((\Selector0~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[67]~318_combout ))

	.dataa(\dev_out[67]~318_combout ),
	.datab(\Selector0~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[67]~50_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[67]~50 .lut_mask = 16'hCCAA;
defparam \dev_out[67]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~319 (
// Equation(s):
// \dev_out[40]~319_combout  = (\adress[5]~input_o  & (\dev_out[1]~146_combout  & (\disk_write~2_combout  & !\adress[6]~input_o )))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[1]~146_combout ),
	.datac(\disk_write~2_combout ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[40]~319_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~319 .lut_mask = 16'h0080;
defparam \dev_out[40]~319 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~520 (
// Equation(s):
// \dev_out[65]~520_combout  = (\adress[3]~input_o  & (((\dev_out[40]~319_combout )))) # (!\adress[3]~input_o  & ((\adress[4]~input_o  & ((\dev_out[40]~319_combout ))) # (!\adress[4]~input_o  & (\dev_out[64]~307_combout ))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\dev_out[64]~307_combout ),
	.datad(\dev_out[40]~319_combout ),
	.cin(gnd),
	.combout(\dev_out[65]~520_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~520 .lut_mask = 16'hFE10;
defparam \dev_out[65]~520 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[67]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[67]~50_combout ),
	.asdata(\Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[65]~520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[67]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[67]~reg0 .is_wysiwyg = "true";
defparam \dev_out[67]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[68]~320 (
// Equation(s):
// \dev_out[68]~320_combout  = (\adress[0]~input_o  & (\dev_out[68]~reg0_q )) # (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\dev_out[68]~reg0_q )) # (!\adress[1]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[68]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[68]~320_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[68]~320 .lut_mask = 16'hAAAC;
defparam \dev_out[68]~320 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[68]~321 (
// Equation(s):
// \dev_out[68]~321_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\dev_out[68]~320_combout )) # (!\adress[2]~input_o  & ((\Selector1~6_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[68]~320_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\Selector1~6_combout ),
	.cin(gnd),
	.combout(\dev_out[68]~321_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[68]~321 .lut_mask = 16'hE5E0;
defparam \dev_out[68]~321 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[68]~322 (
// Equation(s):
// \dev_out[68]~322_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[68]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[68]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[68]~322_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[68]~322 .lut_mask = 16'h00AC;
defparam \dev_out[68]~322 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[68]~323 (
// Equation(s):
// \dev_out[68]~323_combout  = (\dev_out[68]~322_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))

	.dataa(\dev_out[68]~322_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[68]~323_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[68]~323 .lut_mask = 16'hEAEA;
defparam \dev_out[68]~323 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[68]~324 (
// Equation(s):
// \dev_out[68]~324_combout  = (\adress[5]~input_o  & ((\dev_out[68]~321_combout  & ((\dev_out[68]~323_combout ))) # (!\dev_out[68]~321_combout  & (\dev_out[68]~reg0_q )))) # (!\adress[5]~input_o  & (((\dev_out[68]~321_combout ))))

	.dataa(\dev_out[68]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[68]~321_combout ),
	.datad(\dev_out[68]~323_combout ),
	.cin(gnd),
	.combout(\dev_out[68]~324_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[68]~324 .lut_mask = 16'hF838;
defparam \dev_out[68]~324 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[68]~51 (
// Equation(s):
// \dev_out[68]~51_combout  = (\adress[3]~input_o  & ((\Selector3~11_combout ))) # (!\adress[3]~input_o  & (\dev_out[68]~324_combout ))

	.dataa(\dev_out[68]~324_combout ),
	.datab(\Selector3~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[68]~51_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[68]~51 .lut_mask = 16'hCCAA;
defparam \dev_out[68]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[68]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[68]~51_combout ),
	.asdata(\Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[65]~520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[68]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[68]~reg0 .is_wysiwyg = "true";
defparam \dev_out[68]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[69]~325 (
// Equation(s):
// \dev_out[69]~325_combout  = (\adress[5]~input_o  & ((\Selector1~7_combout  & (\Selector126~35_combout )) # (!\Selector1~7_combout  & ((\dev_out[69]~reg0_q )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector126~35_combout ),
	.datac(\dev_out[69]~reg0_q ),
	.datad(\Selector1~7_combout ),
	.cin(gnd),
	.combout(\dev_out[69]~325_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[69]~325 .lut_mask = 16'h88A0;
defparam \dev_out[69]~325 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[69]~326 (
// Equation(s):
// \dev_out[69]~326_combout  = (\adress[2]~input_o  & ((\adress[1]~input_o  & (\dev_out[69]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector126~0_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[69]~reg0_q ),
	.datac(\Selector126~0_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[69]~326_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[69]~326 .lut_mask = 16'h88A0;
defparam \dev_out[69]~326 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[69]~327 (
// Equation(s):
// \dev_out[69]~327_combout  = (\dev_out[69]~325_combout ) # ((!\adress[5]~input_o  & ((\Selector2~12_combout ) # (\dev_out[69]~326_combout ))))

	.dataa(\dev_out[69]~325_combout ),
	.datab(\Selector2~12_combout ),
	.datac(\dev_out[69]~326_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[69]~327_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[69]~327 .lut_mask = 16'hAAFE;
defparam \dev_out[69]~327 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[69]~52 (
// Equation(s):
// \dev_out[69]~52_combout  = (\adress[3]~input_o  & ((\Selector2~10_combout ))) # (!\adress[3]~input_o  & (\dev_out[69]~327_combout ))

	.dataa(\dev_out[69]~327_combout ),
	.datab(\Selector2~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[69]~52_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[69]~52 .lut_mask = 16'hCCAA;
defparam \dev_out[69]~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[69]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[69]~52_combout ),
	.asdata(\Selector2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[65]~520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[69]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[69]~reg0 .is_wysiwyg = "true";
defparam \dev_out[69]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[70]~328 (
// Equation(s):
// \dev_out[70]~328_combout  = (\adress[0]~input_o  & ((\Selector1~7_combout  & (\p_data[31]~input_o )) # (!\Selector1~7_combout  & ((\dev_out[70]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[70]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[70]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\Selector1~7_combout ),
	.cin(gnd),
	.combout(\dev_out[70]~328_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[70]~328 .lut_mask = 16'hACCC;
defparam \dev_out[70]~328 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[70]~329 (
// Equation(s):
// \dev_out[70]~329_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[70]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[70]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[70]~329_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[70]~329 .lut_mask = 16'h88A0;
defparam \dev_out[70]~329 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[70]~330 (
// Equation(s):
// \dev_out[70]~330_combout  = (\adress[2]~input_o  & (((\dev_out[74]~175_combout ) # (\dev_out[70]~329_combout )))) # (!\adress[2]~input_o  & (\Selector1~8_combout ))

	.dataa(\Selector1~8_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\dev_out[70]~329_combout ),
	.cin(gnd),
	.combout(\dev_out[70]~330_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[70]~330 .lut_mask = 16'hEEE2;
defparam \dev_out[70]~330 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[70]~331 (
// Equation(s):
// \dev_out[70]~331_combout  = (\adress[5]~input_o  & (\dev_out[70]~328_combout )) # (!\adress[5]~input_o  & ((\dev_out[70]~330_combout )))

	.dataa(\dev_out[70]~328_combout ),
	.datab(\dev_out[70]~330_combout ),
	.datac(gnd),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[70]~331_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[70]~331 .lut_mask = 16'hAACC;
defparam \dev_out[70]~331 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[70]~53 (
// Equation(s):
// \dev_out[70]~53_combout  = (\adress[3]~input_o  & ((\Selector1~50_combout ))) # (!\adress[3]~input_o  & (\dev_out[70]~331_combout ))

	.dataa(\dev_out[70]~331_combout ),
	.datab(\Selector1~50_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[70]~53_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[70]~53 .lut_mask = 16'hCCAA;
defparam \dev_out[70]~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[70]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[70]~53_combout ),
	.asdata(\Selector1~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[65]~520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[70]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[70]~reg0 .is_wysiwyg = "true";
defparam \dev_out[70]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[71]~332 (
// Equation(s):
// \dev_out[71]~332_combout  = (\adress[6]~input_o  & (\dev_out[48]~149_combout  & (\Selector0~0_combout ))) # (!\adress[6]~input_o  & (((\dev_out[71]~226_combout ))))

	.dataa(\dev_out[48]~149_combout ),
	.datab(\Selector0~0_combout ),
	.datac(\dev_out[71]~226_combout ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[71]~332_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[71]~332 .lut_mask = 16'h88F0;
defparam \dev_out[71]~332 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[71]~333 (
// Equation(s):
// \dev_out[71]~333_combout  = \adress[6]~input_o  $ (((!\adress[3]~input_o  & !\adress[4]~input_o )))

	.dataa(\adress[6]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[71]~333_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[71]~333 .lut_mask = 16'hA9A9;
defparam \dev_out[71]~333 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[71]~334 (
// Equation(s):
// \dev_out[71]~334_combout  = (\dev_out[64]~307_combout  & ((\dev_out[71]~332_combout ) # ((\dev_out[71]~reg0_q  & \dev_out[71]~333_combout )))) # (!\dev_out[64]~307_combout  & (\dev_out[71]~reg0_q ))

	.dataa(\dev_out[71]~reg0_q ),
	.datab(\dev_out[71]~332_combout ),
	.datac(\dev_out[64]~307_combout ),
	.datad(\dev_out[71]~333_combout ),
	.cin(gnd),
	.combout(\dev_out[71]~334_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[71]~334 .lut_mask = 16'hEACA;
defparam \dev_out[71]~334 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[71]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[71]~334_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[71]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[71]~reg0 .is_wysiwyg = "true";
defparam \dev_out[71]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~521 (
// Equation(s):
// \dev_out[72]~521_combout  = (\adress[0]~input_o  & (((\dev_out[72]~reg0_q )))) # (!\adress[0]~input_o  & ((\Mux6~36_combout  & (\p_data[0]~input_o )) # (!\Mux6~36_combout  & ((\dev_out[72]~reg0_q )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[72]~reg0_q ),
	.datad(\Mux6~36_combout ),
	.cin(gnd),
	.combout(\dev_out[72]~521_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~521 .lut_mask = 16'hE2F0;
defparam \dev_out[72]~521 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~335 (
// Equation(s):
// \dev_out[72]~335_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[72]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[72]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[72]~335_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~335 .lut_mask = 16'h00AC;
defparam \dev_out[72]~335 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~336 (
// Equation(s):
// \dev_out[72]~336_combout  = (!\adress[2]~input_o  & ((\dev_out[72]~335_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[72]~335_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[72]~336_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~336 .lut_mask = 16'h00EA;
defparam \dev_out[72]~336 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~337 (
// Equation(s):
// \dev_out[72]~337_combout  = (\adress[5]~input_o  & (((\dev_out[72]~195_combout ) # (\dev_out[72]~336_combout )))) # (!\adress[5]~input_o  & (\dev_out[72]~521_combout ))

	.dataa(\dev_out[72]~521_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[72]~195_combout ),
	.datad(\dev_out[72]~336_combout ),
	.cin(gnd),
	.combout(\dev_out[72]~337_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~337 .lut_mask = 16'hEEE2;
defparam \dev_out[72]~337 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~54 (
// Equation(s):
// \dev_out[72]~54_combout  = (\adress[3]~input_o  & ((\dev_out[72]~337_combout ))) # (!\adress[3]~input_o  & (\Selector3~2_combout ))

	.dataa(\Selector3~2_combout ),
	.datab(\dev_out[72]~337_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[72]~54_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~54 .lut_mask = 16'hCCAA;
defparam \dev_out[72]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~338 (
// Equation(s):
// \dev_out[72]~338_combout  = (\adress[6]~input_o  & (((!\adress[4]~input_o  & !\adress[5]~input_o )))) # (!\adress[6]~input_o  & (\adress[5]~input_o  & ((\adress[3]~input_o ) # (\adress[4]~input_o ))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[72]~338_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~338 .lut_mask = 16'h0E30;
defparam \dev_out[72]~338 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~339 (
// Equation(s):
// \dev_out[72]~339_combout  = (\dev_out[1]~146_combout  & (\disk_write~2_combout  & \dev_out[72]~338_combout ))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\disk_write~2_combout ),
	.datac(\dev_out[72]~338_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[72]~339_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~339 .lut_mask = 16'h8080;
defparam \dev_out[72]~339 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[72]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[72]~54_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[72]~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[72]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[72]~reg0 .is_wysiwyg = "true";
defparam \dev_out[72]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[73]~340 (
// Equation(s):
// \dev_out[73]~340_combout  = (!\adress[5]~input_o  & ((\Mux6~36_combout  & (\Selector126~0_combout )) # (!\Mux6~36_combout  & ((\dev_out[73]~reg0_q )))))

	.dataa(\Selector126~0_combout ),
	.datab(\dev_out[73]~reg0_q ),
	.datac(\Mux6~36_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[73]~340_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[73]~340 .lut_mask = 16'h00AC;
defparam \dev_out[73]~340 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[73]~341 (
// Equation(s):
// \dev_out[73]~341_combout  = (!\adress[2]~input_o  & ((\dev_out[33]~199_combout ) # ((\dev_out[73]~reg0_q  & !\adress[1]~input_o ))))

	.dataa(\dev_out[33]~199_combout ),
	.datab(\dev_out[73]~reg0_q ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[73]~341_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[73]~341 .lut_mask = 16'h00AE;
defparam \dev_out[73]~341 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[73]~342 (
// Equation(s):
// \dev_out[73]~342_combout  = (\dev_out[73]~340_combout ) # ((\adress[5]~input_o  & ((\dev_out[33]~197_combout ) # (\dev_out[73]~341_combout ))))

	.dataa(\dev_out[73]~340_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[33]~197_combout ),
	.datad(\dev_out[73]~341_combout ),
	.cin(gnd),
	.combout(\dev_out[73]~342_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[73]~342 .lut_mask = 16'hEEEA;
defparam \dev_out[73]~342 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[73]~55 (
// Equation(s):
// \dev_out[73]~55_combout  = (\adress[3]~input_o  & ((\dev_out[73]~342_combout ))) # (!\adress[3]~input_o  & (\Selector2~2_combout ))

	.dataa(\Selector2~2_combout ),
	.datab(\dev_out[73]~342_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[73]~55_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[73]~55 .lut_mask = 16'hCCAA;
defparam \dev_out[73]~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[73]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[73]~55_combout ),
	.asdata(\Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[72]~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[73]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[73]~reg0 .is_wysiwyg = "true";
defparam \dev_out[73]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~343 (
// Equation(s):
// \dev_out[74]~343_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[74]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[74]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[74]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~343_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~343 .lut_mask = 16'hACCC;
defparam \dev_out[74]~343 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~344 (
// Equation(s):
// \dev_out[74]~344_combout  = (\adress[5]~input_o  & ((\adress[2]~input_o  & (\Selector1~49_combout )) # (!\adress[2]~input_o  & ((\dev_out[74]~343_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector1~49_combout ),
	.datac(\dev_out[74]~343_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~344_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~344 .lut_mask = 16'h88A0;
defparam \dev_out[74]~344 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~345 (
// Equation(s):
// \dev_out[74]~345_combout  = (\dev_out[74]~reg0_q  & ((\adress[2]~input_o ) # ((\adress[0]~input_o  & \adress[1]~input_o ))))

	.dataa(\dev_out[74]~reg0_q ),
	.datab(\adress[2]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~345_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~345 .lut_mask = 16'hA888;
defparam \dev_out[74]~345 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~346 (
// Equation(s):
// \dev_out[74]~346_combout  = (!\adress[2]~input_o  & ((\adress[1]~input_o  & (\Selector15~0_combout )) # (!\adress[1]~input_o  & ((\Selector126~1_combout )))))

	.dataa(\Selector15~0_combout ),
	.datab(\Selector126~1_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~346_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~346 .lut_mask = 16'h00AC;
defparam \dev_out[74]~346 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~347 (
// Equation(s):
// \dev_out[74]~347_combout  = (\dev_out[74]~344_combout ) # ((!\adress[5]~input_o  & ((\dev_out[74]~345_combout ) # (\dev_out[74]~346_combout ))))

	.dataa(\dev_out[74]~344_combout ),
	.datab(\dev_out[74]~345_combout ),
	.datac(\dev_out[74]~346_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~347_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~347 .lut_mask = 16'hAAFE;
defparam \dev_out[74]~347 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~56 (
// Equation(s):
// \dev_out[74]~56_combout  = (\adress[3]~input_o  & ((\dev_out[74]~347_combout ))) # (!\adress[3]~input_o  & (\Selector1~14_combout ))

	.dataa(\Selector1~14_combout ),
	.datab(\dev_out[74]~347_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~56_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~56 .lut_mask = 16'hCCAA;
defparam \dev_out[74]~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[74]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[74]~56_combout ),
	.asdata(\Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[72]~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[74]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[74]~reg0 .is_wysiwyg = "true";
defparam \dev_out[74]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[75]~348 (
// Equation(s):
// \dev_out[75]~348_combout  = (\dev_out[67]~317_combout ) # ((\dev_out[75]~reg0_q  & (\adress[5]~input_o  $ (\adress[2]~input_o ))))

	.dataa(\dev_out[67]~317_combout ),
	.datab(\dev_out[75]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[75]~348_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[75]~348 .lut_mask = 16'hAEEA;
defparam \dev_out[75]~348 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[75]~57 (
// Equation(s):
// \dev_out[75]~57_combout  = (\adress[3]~input_o  & ((\dev_out[75]~348_combout ))) # (!\adress[3]~input_o  & (\Selector0~1_combout ))

	.dataa(\Selector0~1_combout ),
	.datab(\dev_out[75]~348_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[75]~57_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[75]~57 .lut_mask = 16'hCCAA;
defparam \dev_out[75]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[75]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[75]~57_combout ),
	.asdata(\Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[72]~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[75]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[75]~reg0 .is_wysiwyg = "true";
defparam \dev_out[75]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~349 (
// Equation(s):
// \dev_out[76]~349_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[76]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[76]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[76]~349_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~349 .lut_mask = 16'h00AC;
defparam \dev_out[76]~349 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~350 (
// Equation(s):
// \dev_out[76]~350_combout  = (\adress[5]~input_o  & ((\dev_out[76]~349_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[76]~349_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\Selector126~33_combout ),
	.cin(gnd),
	.combout(\dev_out[76]~350_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~350 .lut_mask = 16'hA888;
defparam \dev_out[76]~350 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~351 (
// Equation(s):
// \dev_out[76]~351_combout  = (!\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[76]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[76]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\Selector1~52_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[76]~351_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~351 .lut_mask = 16'h00AC;
defparam \dev_out[76]~351 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~352 (
// Equation(s):
// \dev_out[76]~352_combout  = (\adress[2]~input_o  & (((\dev_out[76]~350_combout ) # (\dev_out[76]~351_combout )))) # (!\adress[2]~input_o  & (\Selector1~6_combout ))

	.dataa(\Selector1~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[76]~350_combout ),
	.datad(\dev_out[76]~351_combout ),
	.cin(gnd),
	.combout(\dev_out[76]~352_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~352 .lut_mask = 16'hEEE2;
defparam \dev_out[76]~352 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~58 (
// Equation(s):
// \dev_out[76]~58_combout  = (\adress[3]~input_o  & ((\dev_out[76]~352_combout ))) # (!\adress[3]~input_o  & (\Selector3~0_combout ))

	.dataa(\Selector3~0_combout ),
	.datab(\dev_out[76]~352_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[76]~58_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~58 .lut_mask = 16'hCCAA;
defparam \dev_out[76]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~353 (
// Equation(s):
// \dev_out[76]~353_combout  = (\adress[6]~input_o  & (!\adress[4]~input_o  & ((!\adress[5]~input_o )))) # (!\adress[6]~input_o  & (\adress[5]~input_o  & ((\adress[4]~input_o ) # (\dev_out[8]~163_combout ))))

	.dataa(\adress[4]~input_o ),
	.datab(\dev_out[8]~163_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[76]~353_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~353 .lut_mask = 16'h0E50;
defparam \dev_out[76]~353 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~354 (
// Equation(s):
// \dev_out[76]~354_combout  = (\dev_out[1]~146_combout  & (\disk_write~2_combout  & \dev_out[76]~353_combout ))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\disk_write~2_combout ),
	.datac(\dev_out[76]~353_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[76]~354_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~354 .lut_mask = 16'h8080;
defparam \dev_out[76]~354 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[76]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[76]~58_combout ),
	.asdata(\Selector3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[76]~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[76]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[76]~reg0 .is_wysiwyg = "true";
defparam \dev_out[76]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[77]~522 (
// Equation(s):
// \dev_out[77]~522_combout  = (\adress[5]~input_o  & (\adress[1]~input_o  & (\Selector126~35_combout ))) # (!\adress[5]~input_o  & (!\adress[1]~input_o  & ((\Selector126~0_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~35_combout ),
	.datad(\Selector126~0_combout ),
	.cin(gnd),
	.combout(\dev_out[77]~522_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[77]~522 .lut_mask = 16'h9180;
defparam \dev_out[77]~522 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[77]~355 (
// Equation(s):
// \dev_out[77]~355_combout  = (\dev_out[77]~reg0_q  & (\adress[5]~input_o  $ (\adress[1]~input_o )))

	.dataa(\dev_out[77]~reg0_q ),
	.datab(gnd),
	.datac(\adress[5]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[77]~355_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[77]~355 .lut_mask = 16'h0AA0;
defparam \dev_out[77]~355 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[77]~356 (
// Equation(s):
// \dev_out[77]~356_combout  = (\adress[2]~input_o  & (((\dev_out[77]~522_combout ) # (\dev_out[77]~355_combout )))) # (!\adress[2]~input_o  & (\Selector126~6_combout ))

	.dataa(\Selector126~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[77]~522_combout ),
	.datad(\dev_out[77]~355_combout ),
	.cin(gnd),
	.combout(\dev_out[77]~356_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[77]~356 .lut_mask = 16'hEEE2;
defparam \dev_out[77]~356 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[77]~59 (
// Equation(s):
// \dev_out[77]~59_combout  = (\adress[3]~input_o  & ((\dev_out[77]~356_combout ))) # (!\adress[3]~input_o  & (\Selector2~0_combout ))

	.dataa(\Selector2~0_combout ),
	.datab(\dev_out[77]~356_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[77]~59_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[77]~59 .lut_mask = 16'hCCAA;
defparam \dev_out[77]~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[77]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[77]~59_combout ),
	.asdata(\Selector2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[76]~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[77]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[77]~reg0 .is_wysiwyg = "true";
defparam \dev_out[77]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[78]~357 (
// Equation(s):
// \dev_out[78]~357_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[78]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[78]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[78]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[78]~357_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[78]~357 .lut_mask = 16'hACCC;
defparam \dev_out[78]~357 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[78]~358 (
// Equation(s):
// \dev_out[78]~358_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[78]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[78]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[78]~358_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[78]~358 .lut_mask = 16'h88A0;
defparam \dev_out[78]~358 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[78]~359 (
// Equation(s):
// \dev_out[78]~359_combout  = (\adress[5]~input_o  & (\dev_out[78]~357_combout )) # (!\adress[5]~input_o  & (((\dev_out[74]~175_combout ) # (\dev_out[78]~358_combout ))))

	.dataa(\dev_out[78]~357_combout ),
	.datab(\dev_out[74]~175_combout ),
	.datac(\dev_out[78]~358_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[78]~359_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[78]~359 .lut_mask = 16'hAAFC;
defparam \dev_out[78]~359 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[78]~360 (
// Equation(s):
// \dev_out[78]~360_combout  = (\adress[2]~input_o  & (\dev_out[78]~359_combout )) # (!\adress[2]~input_o  & ((\Selector1~8_combout )))

	.dataa(\dev_out[78]~359_combout ),
	.datab(\Selector1~8_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[78]~360_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[78]~360 .lut_mask = 16'hAACC;
defparam \dev_out[78]~360 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[78]~60 (
// Equation(s):
// \dev_out[78]~60_combout  = (\adress[3]~input_o  & ((\dev_out[78]~360_combout ))) # (!\adress[3]~input_o  & (\Selector1~24_combout ))

	.dataa(\Selector1~24_combout ),
	.datab(\dev_out[78]~360_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[78]~60_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[78]~60 .lut_mask = 16'hCCAA;
defparam \dev_out[78]~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[78]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[78]~60_combout ),
	.asdata(\Selector1~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[76]~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[78]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[78]~reg0 .is_wysiwyg = "true";
defparam \dev_out[78]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[79]~361 (
// Equation(s):
// \dev_out[79]~361_combout  = (\adress[6]~input_o  & (\Selector0~3_combout )) # (!\adress[6]~input_o  & ((\Selector0~9_combout )))

	.dataa(\Selector0~3_combout ),
	.datab(\Selector0~9_combout ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[79]~361_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[79]~361 .lut_mask = 16'hAACC;
defparam \dev_out[79]~361 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~11 (
// Equation(s):
// \Selector0~11_combout  = \adress[4]~input_o  $ (\adress[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adress[4]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~11 .lut_mask = 16'h0FF0;
defparam \Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[79]~362 (
// Equation(s):
// \dev_out[79]~362_combout  = (\dev_out[64]~307_combout  & ((\Selector0~11_combout  & (\dev_out[79]~361_combout )) # (!\Selector0~11_combout  & ((\dev_out[79]~reg0_q ))))) # (!\dev_out[64]~307_combout  & (((\dev_out[79]~reg0_q ))))

	.dataa(\dev_out[79]~361_combout ),
	.datab(\dev_out[79]~reg0_q ),
	.datac(\dev_out[64]~307_combout ),
	.datad(\Selector0~11_combout ),
	.cin(gnd),
	.combout(\dev_out[79]~362_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[79]~362 .lut_mask = 16'hACCC;
defparam \dev_out[79]~362 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[79]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[79]~362_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[79]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[79]~reg0 .is_wysiwyg = "true";
defparam \dev_out[79]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~363 (
// Equation(s):
// \dev_out[80]~363_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[80]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[80]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[80]~363_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~363 .lut_mask = 16'h00AC;
defparam \dev_out[80]~363 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~364 (
// Equation(s):
// \dev_out[80]~364_combout  = (\adress[5]~input_o  & ((\dev_out[80]~363_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[80]~363_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\Selector126~33_combout ),
	.cin(gnd),
	.combout(\dev_out[80]~364_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~364 .lut_mask = 16'hA888;
defparam \dev_out[80]~364 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~365 (
// Equation(s):
// \dev_out[80]~365_combout  = (!\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[80]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[80]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\Selector1~52_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[80]~365_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~365 .lut_mask = 16'h00AC;
defparam \dev_out[80]~365 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~366 (
// Equation(s):
// \dev_out[80]~366_combout  = (\dev_out[72]~195_combout ) # ((!\adress[2]~input_o  & ((\dev_out[80]~364_combout ) # (\dev_out[80]~365_combout ))))

	.dataa(\dev_out[72]~195_combout ),
	.datab(\dev_out[80]~364_combout ),
	.datac(\dev_out[80]~365_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[80]~366_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~366 .lut_mask = 16'hAAFE;
defparam \dev_out[80]~366 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~61 (
// Equation(s):
// \dev_out[80]~61_combout  = (\adress[3]~input_o  & ((\Selector3~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[80]~366_combout ))

	.dataa(\dev_out[80]~366_combout ),
	.datab(\Selector3~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[80]~61_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~61 .lut_mask = 16'hCCAA;
defparam \dev_out[80]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~367 (
// Equation(s):
// \dev_out[80]~367_combout  = (\adress[5]~input_o  & (\adress[4]~input_o  & ((!\adress[6]~input_o )))) # (!\adress[5]~input_o  & (\adress[6]~input_o  & ((!\dev_out[16]~169_combout ) # (!\adress[4]~input_o ))))

	.dataa(\adress[4]~input_o ),
	.datab(\dev_out[16]~169_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[80]~367_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~367 .lut_mask = 16'h07A0;
defparam \dev_out[80]~367 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~368 (
// Equation(s):
// \dev_out[80]~368_combout  = (\dev_out[1]~146_combout  & (\disk_write~2_combout  & \dev_out[80]~367_combout ))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\disk_write~2_combout ),
	.datac(\dev_out[80]~367_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[80]~368_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~368 .lut_mask = 16'h8080;
defparam \dev_out[80]~368 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[80]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[80]~61_combout ),
	.asdata(\Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[80]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[80]~reg0 .is_wysiwyg = "true";
defparam \dev_out[80]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[81]~369 (
// Equation(s):
// \dev_out[81]~369_combout  = (\dev_out[81]~reg0_q  & (\adress[5]~input_o  $ (\adress[1]~input_o )))

	.dataa(\dev_out[81]~reg0_q ),
	.datab(gnd),
	.datac(\adress[5]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[81]~369_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[81]~369 .lut_mask = 16'h0AA0;
defparam \dev_out[81]~369 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[81]~370 (
// Equation(s):
// \dev_out[81]~370_combout  = (\dev_out[33]~197_combout ) # ((!\adress[2]~input_o  & ((\dev_out[77]~522_combout ) # (\dev_out[81]~369_combout ))))

	.dataa(\dev_out[33]~197_combout ),
	.datab(\dev_out[77]~522_combout ),
	.datac(\dev_out[81]~369_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[81]~370_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[81]~370 .lut_mask = 16'hAAFE;
defparam \dev_out[81]~370 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[81]~62 (
// Equation(s):
// \dev_out[81]~62_combout  = (\adress[3]~input_o  & ((\Selector2~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[81]~370_combout ))

	.dataa(\dev_out[81]~370_combout ),
	.datab(\Selector2~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[81]~62_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[81]~62 .lut_mask = 16'hCCAA;
defparam \dev_out[81]~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[81]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[81]~62_combout ),
	.asdata(\Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[81]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[81]~reg0 .is_wysiwyg = "true";
defparam \dev_out[81]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[82]~371 (
// Equation(s):
// \dev_out[82]~371_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[82]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[82]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[82]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[82]~371_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[82]~371 .lut_mask = 16'hACCC;
defparam \dev_out[82]~371 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[82]~372 (
// Equation(s):
// \dev_out[82]~372_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[82]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[82]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[82]~372_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[82]~372 .lut_mask = 16'h88A0;
defparam \dev_out[82]~372 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[82]~373 (
// Equation(s):
// \dev_out[82]~373_combout  = (\adress[5]~input_o  & (\dev_out[82]~371_combout )) # (!\adress[5]~input_o  & (((\dev_out[74]~175_combout ) # (\dev_out[82]~372_combout ))))

	.dataa(\dev_out[82]~371_combout ),
	.datab(\dev_out[74]~175_combout ),
	.datac(\dev_out[82]~372_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[82]~373_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[82]~373 .lut_mask = 16'hAAFC;
defparam \dev_out[82]~373 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[82]~374 (
// Equation(s):
// \dev_out[82]~374_combout  = (\adress[2]~input_o  & (\Selector1~49_combout )) # (!\adress[2]~input_o  & ((\dev_out[82]~373_combout )))

	.dataa(\Selector1~49_combout ),
	.datab(\dev_out[82]~373_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[82]~374_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[82]~374 .lut_mask = 16'hAACC;
defparam \dev_out[82]~374 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[82]~63 (
// Equation(s):
// \dev_out[82]~63_combout  = (\adress[3]~input_o  & ((\Selector1~44_combout ))) # (!\adress[3]~input_o  & (\dev_out[82]~374_combout ))

	.dataa(\dev_out[82]~374_combout ),
	.datab(\Selector1~44_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[82]~63_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[82]~63 .lut_mask = 16'hCCAA;
defparam \dev_out[82]~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[82]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[82]~63_combout ),
	.asdata(\Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~368_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[82]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[82]~reg0 .is_wysiwyg = "true";
defparam \dev_out[82]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[83]~375 (
// Equation(s):
// \dev_out[83]~375_combout  = (\dev_out[67]~317_combout ) # ((\dev_out[83]~reg0_q  & (\adress[5]~input_o  $ (\adress[2]~input_o ))))

	.dataa(\dev_out[67]~317_combout ),
	.datab(\dev_out[83]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[83]~375_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[83]~375 .lut_mask = 16'hAEEA;
defparam \dev_out[83]~375 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[83]~64 (
// Equation(s):
// \dev_out[83]~64_combout  = (\adress[3]~input_o  & ((\Selector0~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[83]~375_combout ))

	.dataa(\dev_out[83]~375_combout ),
	.datab(\Selector0~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[83]~64_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[83]~64 .lut_mask = 16'hCCAA;
defparam \dev_out[83]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~376 (
// Equation(s):
// \dev_out[80]~376_combout  = (\dev_out[1]~146_combout  & ((\adress[6]~input_o  & ((!\adress[5]~input_o ))) # (!\adress[6]~input_o  & (\adress[4]~input_o  & \adress[5]~input_o ))))

	.dataa(\adress[4]~input_o ),
	.datab(\dev_out[1]~146_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[80]~376_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~376 .lut_mask = 16'h08C0;
defparam \dev_out[80]~376 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~377 (
// Equation(s):
// \dev_out[80]~377_combout  = (\disk_write~2_combout  & (\dev_out[80]~376_combout  & ((!\adress[3]~input_o ) # (!\adress[4]~input_o ))))

	.dataa(\adress[4]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[80]~376_combout ),
	.cin(gnd),
	.combout(\dev_out[80]~377_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~377 .lut_mask = 16'h7000;
defparam \dev_out[80]~377 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~523 (
// Equation(s):
// \dev_out[80]~523_combout  = (\dev_out[80]~377_combout ) # ((\adress[3]~input_o  & (\adress[4]~input_o  & \dev_out[40]~319_combout )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\dev_out[80]~377_combout ),
	.datad(\dev_out[40]~319_combout ),
	.cin(gnd),
	.combout(\dev_out[80]~523_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~523 .lut_mask = 16'hF8F0;
defparam \dev_out[80]~523 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[83]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[83]~64_combout ),
	.asdata(\Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[83]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[83]~reg0 .is_wysiwyg = "true";
defparam \dev_out[83]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[84]~378 (
// Equation(s):
// \dev_out[84]~378_combout  = (\adress[0]~input_o  & (\dev_out[84]~reg0_q )) # (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\dev_out[84]~reg0_q )) # (!\adress[1]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[84]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[84]~378_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[84]~378 .lut_mask = 16'hAAAC;
defparam \dev_out[84]~378 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[84]~379 (
// Equation(s):
// \dev_out[84]~379_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\dev_out[84]~378_combout )) # (!\adress[2]~input_o  & ((\Selector1~6_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[84]~378_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\Selector1~6_combout ),
	.cin(gnd),
	.combout(\dev_out[84]~379_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[84]~379 .lut_mask = 16'hE5E0;
defparam \dev_out[84]~379 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[84]~380 (
// Equation(s):
// \dev_out[84]~380_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[84]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[84]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[84]~380_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[84]~380 .lut_mask = 16'h00AC;
defparam \dev_out[84]~380 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[84]~381 (
// Equation(s):
// \dev_out[84]~381_combout  = (\dev_out[84]~380_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))

	.dataa(\dev_out[84]~380_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[84]~381_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[84]~381 .lut_mask = 16'hEAEA;
defparam \dev_out[84]~381 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[84]~382 (
// Equation(s):
// \dev_out[84]~382_combout  = (\adress[5]~input_o  & ((\dev_out[84]~379_combout  & ((\dev_out[84]~381_combout ))) # (!\dev_out[84]~379_combout  & (\dev_out[84]~reg0_q )))) # (!\adress[5]~input_o  & (((\dev_out[84]~379_combout ))))

	.dataa(\dev_out[84]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[84]~379_combout ),
	.datad(\dev_out[84]~381_combout ),
	.cin(gnd),
	.combout(\dev_out[84]~382_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[84]~382 .lut_mask = 16'hF838;
defparam \dev_out[84]~382 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[84]~65 (
// Equation(s):
// \dev_out[84]~65_combout  = (\adress[3]~input_o  & ((\Selector3~11_combout ))) # (!\adress[3]~input_o  & (\dev_out[84]~382_combout ))

	.dataa(\dev_out[84]~382_combout ),
	.datab(\Selector3~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[84]~65_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[84]~65 .lut_mask = 16'hCCAA;
defparam \dev_out[84]~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[84]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[84]~65_combout ),
	.asdata(\Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[84]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[84]~reg0 .is_wysiwyg = "true";
defparam \dev_out[84]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[85]~383 (
// Equation(s):
// \dev_out[85]~383_combout  = (\adress[5]~input_o  & ((\Selector1~7_combout  & (\Selector126~35_combout )) # (!\Selector1~7_combout  & ((\dev_out[85]~reg0_q )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector126~35_combout ),
	.datac(\dev_out[85]~reg0_q ),
	.datad(\Selector1~7_combout ),
	.cin(gnd),
	.combout(\dev_out[85]~383_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[85]~383 .lut_mask = 16'h88A0;
defparam \dev_out[85]~383 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[85]~384 (
// Equation(s):
// \dev_out[85]~384_combout  = (\adress[2]~input_o  & ((\adress[1]~input_o  & (\dev_out[85]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector126~0_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[85]~reg0_q ),
	.datac(\Selector126~0_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[85]~384_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[85]~384 .lut_mask = 16'h88A0;
defparam \dev_out[85]~384 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[85]~385 (
// Equation(s):
// \dev_out[85]~385_combout  = (\dev_out[85]~383_combout ) # ((!\adress[5]~input_o  & ((\Selector2~12_combout ) # (\dev_out[85]~384_combout ))))

	.dataa(\dev_out[85]~383_combout ),
	.datab(\Selector2~12_combout ),
	.datac(\dev_out[85]~384_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[85]~385_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[85]~385 .lut_mask = 16'hAAFE;
defparam \dev_out[85]~385 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[85]~66 (
// Equation(s):
// \dev_out[85]~66_combout  = (\adress[3]~input_o  & ((\Selector2~10_combout ))) # (!\adress[3]~input_o  & (\dev_out[85]~385_combout ))

	.dataa(\dev_out[85]~385_combout ),
	.datab(\Selector2~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[85]~66_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[85]~66 .lut_mask = 16'hCCAA;
defparam \dev_out[85]~66 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[85]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[85]~66_combout ),
	.asdata(\Selector2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[85]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[85]~reg0 .is_wysiwyg = "true";
defparam \dev_out[85]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[86]~386 (
// Equation(s):
// \dev_out[86]~386_combout  = (\adress[0]~input_o  & ((\Selector1~7_combout  & (\p_data[31]~input_o )) # (!\Selector1~7_combout  & ((\dev_out[86]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[86]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[86]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\Selector1~7_combout ),
	.cin(gnd),
	.combout(\dev_out[86]~386_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[86]~386 .lut_mask = 16'hACCC;
defparam \dev_out[86]~386 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[86]~387 (
// Equation(s):
// \dev_out[86]~387_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[86]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[86]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[86]~387_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[86]~387 .lut_mask = 16'h88A0;
defparam \dev_out[86]~387 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[86]~388 (
// Equation(s):
// \dev_out[86]~388_combout  = (\adress[2]~input_o  & (((\dev_out[74]~175_combout ) # (\dev_out[86]~387_combout )))) # (!\adress[2]~input_o  & (\Selector1~8_combout ))

	.dataa(\Selector1~8_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\dev_out[86]~387_combout ),
	.cin(gnd),
	.combout(\dev_out[86]~388_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[86]~388 .lut_mask = 16'hEEE2;
defparam \dev_out[86]~388 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[86]~389 (
// Equation(s):
// \dev_out[86]~389_combout  = (\adress[5]~input_o  & (\dev_out[86]~386_combout )) # (!\adress[5]~input_o  & ((\dev_out[86]~388_combout )))

	.dataa(\dev_out[86]~386_combout ),
	.datab(\dev_out[86]~388_combout ),
	.datac(gnd),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[86]~389_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[86]~389 .lut_mask = 16'hAACC;
defparam \dev_out[86]~389 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[86]~67 (
// Equation(s):
// \dev_out[86]~67_combout  = (\adress[3]~input_o  & ((\Selector1~50_combout ))) # (!\adress[3]~input_o  & (\dev_out[86]~389_combout ))

	.dataa(\dev_out[86]~389_combout ),
	.datab(\Selector1~50_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[86]~67_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[86]~67 .lut_mask = 16'hCCAA;
defparam \dev_out[86]~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[86]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[86]~67_combout ),
	.asdata(\Selector1~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[86]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[86]~reg0 .is_wysiwyg = "true";
defparam \dev_out[86]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[87]~390 (
// Equation(s):
// \dev_out[87]~390_combout  = (\adress[6]~input_o  & (\dev_out[87]~281_combout )) # (!\adress[6]~input_o  & (((\Selector1~4_combout  & \Selector0~8_combout ))))

	.dataa(\dev_out[87]~281_combout ),
	.datab(\Selector1~4_combout ),
	.datac(\Selector0~8_combout ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[87]~390_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[87]~390 .lut_mask = 16'hAAC0;
defparam \dev_out[87]~390 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[87]~391 (
// Equation(s):
// \dev_out[87]~391_combout  = \adress[6]~input_o  $ (((!\adress[4]~input_o ) # (!\adress[3]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[87]~391_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[87]~391 .lut_mask = 16'h8787;
defparam \dev_out[87]~391 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[87]~392 (
// Equation(s):
// \dev_out[87]~392_combout  = (\dev_out[64]~307_combout  & ((\dev_out[87]~390_combout ) # ((\dev_out[87]~reg0_q  & \dev_out[87]~391_combout )))) # (!\dev_out[64]~307_combout  & (\dev_out[87]~reg0_q ))

	.dataa(\dev_out[87]~reg0_q ),
	.datab(\dev_out[87]~390_combout ),
	.datac(\dev_out[64]~307_combout ),
	.datad(\dev_out[87]~391_combout ),
	.cin(gnd),
	.combout(\dev_out[87]~392_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[87]~392 .lut_mask = 16'hEACA;
defparam \dev_out[87]~392 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[87]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[87]~392_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[87]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[87]~reg0 .is_wysiwyg = "true";
defparam \dev_out[87]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~524 (
// Equation(s):
// \dev_out[88]~524_combout  = (\adress[0]~input_o  & (((\dev_out[88]~reg0_q )))) # (!\adress[0]~input_o  & ((\Mux6~36_combout  & (\p_data[0]~input_o )) # (!\Mux6~36_combout  & ((\dev_out[88]~reg0_q )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[88]~reg0_q ),
	.datad(\Mux6~36_combout ),
	.cin(gnd),
	.combout(\dev_out[88]~524_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~524 .lut_mask = 16'hE2F0;
defparam \dev_out[88]~524 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~393 (
// Equation(s):
// \dev_out[88]~393_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[88]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[88]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[88]~393_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~393 .lut_mask = 16'h00AC;
defparam \dev_out[88]~393 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~394 (
// Equation(s):
// \dev_out[88]~394_combout  = (!\adress[2]~input_o  & ((\dev_out[88]~393_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[88]~393_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[88]~394_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~394 .lut_mask = 16'h00EA;
defparam \dev_out[88]~394 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~395 (
// Equation(s):
// \dev_out[88]~395_combout  = (\adress[5]~input_o  & (((\dev_out[72]~195_combout ) # (\dev_out[88]~394_combout )))) # (!\adress[5]~input_o  & (\dev_out[88]~524_combout ))

	.dataa(\dev_out[88]~524_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[72]~195_combout ),
	.datad(\dev_out[88]~394_combout ),
	.cin(gnd),
	.combout(\dev_out[88]~395_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~395 .lut_mask = 16'hEEE2;
defparam \dev_out[88]~395 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~68 (
// Equation(s):
// \dev_out[88]~68_combout  = (\adress[3]~input_o  & ((\dev_out[88]~395_combout ))) # (!\adress[3]~input_o  & (\Selector3~2_combout ))

	.dataa(\Selector3~2_combout ),
	.datab(\dev_out[88]~395_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[88]~68_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~68 .lut_mask = 16'hCCAA;
defparam \dev_out[88]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~396 (
// Equation(s):
// \dev_out[88]~396_combout  = (\dev_out[1]~146_combout  & (\adress[6]~input_o  $ (\adress[5]~input_o )))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[88]~396_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~396 .lut_mask = 16'h2828;
defparam \dev_out[88]~396 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~397 (
// Equation(s):
// \dev_out[88]~397_combout  = (\disk_write~2_combout  & (\dev_out[88]~396_combout  & ((\Selector1~4_combout ) # (!\adress[5]~input_o ))))

	.dataa(\Selector1~4_combout ),
	.datab(\disk_write~2_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_out[88]~396_combout ),
	.cin(gnd),
	.combout(\dev_out[88]~397_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~397 .lut_mask = 16'h8C00;
defparam \dev_out[88]~397 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[88]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[88]~68_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[88]~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[88]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[88]~reg0 .is_wysiwyg = "true";
defparam \dev_out[88]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[89]~398 (
// Equation(s):
// \dev_out[89]~398_combout  = (!\adress[5]~input_o  & ((\Mux6~36_combout  & (\Selector126~0_combout )) # (!\Mux6~36_combout  & ((\dev_out[89]~reg0_q )))))

	.dataa(\Selector126~0_combout ),
	.datab(\dev_out[89]~reg0_q ),
	.datac(\Mux6~36_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[89]~398_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[89]~398 .lut_mask = 16'h00AC;
defparam \dev_out[89]~398 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[89]~399 (
// Equation(s):
// \dev_out[89]~399_combout  = (!\adress[2]~input_o  & ((\dev_out[33]~199_combout ) # ((\dev_out[89]~reg0_q  & !\adress[1]~input_o ))))

	.dataa(\dev_out[33]~199_combout ),
	.datab(\dev_out[89]~reg0_q ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[89]~399_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[89]~399 .lut_mask = 16'h00AE;
defparam \dev_out[89]~399 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[89]~400 (
// Equation(s):
// \dev_out[89]~400_combout  = (\dev_out[89]~398_combout ) # ((\adress[5]~input_o  & ((\dev_out[33]~197_combout ) # (\dev_out[89]~399_combout ))))

	.dataa(\dev_out[89]~398_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[33]~197_combout ),
	.datad(\dev_out[89]~399_combout ),
	.cin(gnd),
	.combout(\dev_out[89]~400_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[89]~400 .lut_mask = 16'hEEEA;
defparam \dev_out[89]~400 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[89]~69 (
// Equation(s):
// \dev_out[89]~69_combout  = (\adress[3]~input_o  & ((\dev_out[89]~400_combout ))) # (!\adress[3]~input_o  & (\Selector2~2_combout ))

	.dataa(\Selector2~2_combout ),
	.datab(\dev_out[89]~400_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[89]~69_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[89]~69 .lut_mask = 16'hCCAA;
defparam \dev_out[89]~69 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[89]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[89]~69_combout ),
	.asdata(\Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[88]~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[89]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[89]~reg0 .is_wysiwyg = "true";
defparam \dev_out[89]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[90]~401 (
// Equation(s):
// \dev_out[90]~401_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[90]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[90]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[90]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[90]~401_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[90]~401 .lut_mask = 16'hACCC;
defparam \dev_out[90]~401 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[90]~402 (
// Equation(s):
// \dev_out[90]~402_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[90]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[90]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[90]~402_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[90]~402 .lut_mask = 16'h88A0;
defparam \dev_out[90]~402 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[90]~403 (
// Equation(s):
// \dev_out[90]~403_combout  = (\dev_out[90]~402_combout ) # ((\Selector126~1_combout  & !\adress[1]~input_o ))

	.dataa(\dev_out[90]~402_combout ),
	.datab(\Selector126~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[90]~403_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[90]~403 .lut_mask = 16'hAAEE;
defparam \dev_out[90]~403 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[90]~404 (
// Equation(s):
// \dev_out[90]~404_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\dev_out[90]~reg0_q )) # (!\adress[2]~input_o  & ((\dev_out[90]~403_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[90]~reg0_q ),
	.datac(\adress[2]~input_o ),
	.datad(\dev_out[90]~403_combout ),
	.cin(gnd),
	.combout(\dev_out[90]~404_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[90]~404 .lut_mask = 16'hE5E0;
defparam \dev_out[90]~404 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[90]~405 (
// Equation(s):
// \dev_out[90]~405_combout  = (\adress[5]~input_o  & ((\dev_out[90]~404_combout  & ((\Selector1~49_combout ))) # (!\dev_out[90]~404_combout  & (\dev_out[90]~401_combout )))) # (!\adress[5]~input_o  & (((\dev_out[90]~404_combout ))))

	.dataa(\dev_out[90]~401_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[90]~404_combout ),
	.datad(\Selector1~49_combout ),
	.cin(gnd),
	.combout(\dev_out[90]~405_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[90]~405 .lut_mask = 16'hF838;
defparam \dev_out[90]~405 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[90]~70 (
// Equation(s):
// \dev_out[90]~70_combout  = (\adress[3]~input_o  & ((\dev_out[90]~405_combout ))) # (!\adress[3]~input_o  & (\Selector1~14_combout ))

	.dataa(\Selector1~14_combout ),
	.datab(\dev_out[90]~405_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[90]~70_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[90]~70 .lut_mask = 16'hCCAA;
defparam \dev_out[90]~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[90]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[90]~70_combout ),
	.asdata(\Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[88]~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[90]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[90]~reg0 .is_wysiwyg = "true";
defparam \dev_out[90]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[91]~406 (
// Equation(s):
// \dev_out[91]~406_combout  = (\dev_out[67]~317_combout ) # ((\dev_out[91]~reg0_q  & (\adress[5]~input_o  $ (\adress[2]~input_o ))))

	.dataa(\dev_out[67]~317_combout ),
	.datab(\dev_out[91]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[91]~406_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[91]~406 .lut_mask = 16'hAEEA;
defparam \dev_out[91]~406 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[91]~71 (
// Equation(s):
// \dev_out[91]~71_combout  = (\adress[3]~input_o  & ((\dev_out[91]~406_combout ))) # (!\adress[3]~input_o  & (\Selector0~1_combout ))

	.dataa(\Selector0~1_combout ),
	.datab(\dev_out[91]~406_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[91]~71_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[91]~71 .lut_mask = 16'hCCAA;
defparam \dev_out[91]~71 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[91]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[91]~71_combout ),
	.asdata(\Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[88]~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[91]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[91]~reg0 .is_wysiwyg = "true";
defparam \dev_out[91]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~407 (
// Equation(s):
// \dev_out[92]~407_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[92]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[92]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[92]~407_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~407 .lut_mask = 16'h00AC;
defparam \dev_out[92]~407 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~408 (
// Equation(s):
// \dev_out[92]~408_combout  = (\adress[5]~input_o  & ((\dev_out[92]~407_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[92]~407_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\Selector126~33_combout ),
	.cin(gnd),
	.combout(\dev_out[92]~408_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~408 .lut_mask = 16'hA888;
defparam \dev_out[92]~408 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~409 (
// Equation(s):
// \dev_out[92]~409_combout  = (!\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[92]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[92]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\Selector1~52_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[92]~409_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~409 .lut_mask = 16'h00AC;
defparam \dev_out[92]~409 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~410 (
// Equation(s):
// \dev_out[92]~410_combout  = (\adress[2]~input_o  & (((\dev_out[92]~408_combout ) # (\dev_out[92]~409_combout )))) # (!\adress[2]~input_o  & (\Selector1~6_combout ))

	.dataa(\Selector1~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[92]~408_combout ),
	.datad(\dev_out[92]~409_combout ),
	.cin(gnd),
	.combout(\dev_out[92]~410_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~410 .lut_mask = 16'hEEE2;
defparam \dev_out[92]~410 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~72 (
// Equation(s):
// \dev_out[92]~72_combout  = (\adress[3]~input_o  & ((\dev_out[92]~410_combout ))) # (!\adress[3]~input_o  & (\Selector3~0_combout ))

	.dataa(\Selector3~0_combout ),
	.datab(\dev_out[92]~410_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[92]~72_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~72 .lut_mask = 16'hCCAA;
defparam \dev_out[92]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[95]~411 (
// Equation(s):
// \dev_out[95]~411_combout  = (\dev_out[1]~146_combout  & (\adress[6]~input_o  & (\disk_write~2_combout  & !\adress[5]~input_o )))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[95]~411_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[95]~411 .lut_mask = 16'h0080;
defparam \dev_out[95]~411 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~412 (
// Equation(s):
// \dev_out[92]~412_combout  = (\adress[2]~input_o  & ((\Selector1~4_combout  & (\dev_out[64]~307_combout )) # (!\Selector1~4_combout  & ((\dev_out[95]~411_combout ))))) # (!\adress[2]~input_o  & (((\dev_out[95]~411_combout ))))

	.dataa(\dev_out[64]~307_combout ),
	.datab(\dev_out[95]~411_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\Selector1~4_combout ),
	.cin(gnd),
	.combout(\dev_out[92]~412_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~412 .lut_mask = 16'hACCC;
defparam \dev_out[92]~412 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[92]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[92]~72_combout ),
	.asdata(\Selector3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[92]~412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[92]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[92]~reg0 .is_wysiwyg = "true";
defparam \dev_out[92]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[93]~413 (
// Equation(s):
// \dev_out[93]~413_combout  = (\dev_out[33]~198_combout  & (\dev_out[93]~reg0_q )) # (!\dev_out[33]~198_combout  & (((\Selector126~24_combout ) # (\dev_out[33]~199_combout ))))

	.dataa(\dev_out[93]~reg0_q ),
	.datab(\Selector126~24_combout ),
	.datac(\dev_out[33]~199_combout ),
	.datad(\dev_out[33]~198_combout ),
	.cin(gnd),
	.combout(\dev_out[93]~413_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[93]~413 .lut_mask = 16'hAAFC;
defparam \dev_out[93]~413 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[93]~414 (
// Equation(s):
// \dev_out[93]~414_combout  = (\Selector2~12_combout ) # ((\adress[2]~input_o  & \dev_out[93]~413_combout ))

	.dataa(\Selector2~12_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[93]~413_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[93]~414_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[93]~414 .lut_mask = 16'hEAEA;
defparam \dev_out[93]~414 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[93]~73 (
// Equation(s):
// \dev_out[93]~73_combout  = (\adress[3]~input_o  & ((\dev_out[93]~414_combout ))) # (!\adress[3]~input_o  & (\Selector2~0_combout ))

	.dataa(\Selector2~0_combout ),
	.datab(\dev_out[93]~414_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[93]~73_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[93]~73 .lut_mask = 16'hCCAA;
defparam \dev_out[93]~73 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[93]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[93]~73_combout ),
	.asdata(\Selector2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[92]~412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[93]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[93]~reg0 .is_wysiwyg = "true";
defparam \dev_out[93]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (!\adress[6]~input_o  & ((\Selector1~53_combout ) # ((\dev_out[94]~reg0_q  & \Selector1~59_combout ))))

	.dataa(\Selector1~53_combout ),
	.datab(\dev_out[94]~reg0_q ),
	.datac(\Selector1~59_combout ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'h00EA;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[94]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[94]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~1 .lut_mask = 16'h88A0;
defparam \Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = (\adress[2]~input_o  & (((\dev_out[74]~175_combout ) # (\Selector33~1_combout )))) # (!\adress[2]~input_o  & (\Selector1~8_combout ))

	.dataa(\Selector1~8_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\Selector33~1_combout ),
	.cin(gnd),
	.combout(\Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~2 .lut_mask = 16'hEEE2;
defparam \Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = (\adress[4]~input_o  & ((\adress[3]~input_o  & (\Selector33~2_combout )) # (!\adress[3]~input_o  & ((\Selector1~24_combout )))))

	.dataa(\adress[4]~input_o ),
	.datab(\Selector33~2_combout ),
	.datac(\Selector1~24_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~3 .lut_mask = 16'h88A0;
defparam \Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = (\adress[6]~input_o  & ((\Selector33~3_combout ) # ((\Selector1~51_combout  & !\adress[4]~input_o ))))

	.dataa(\adress[6]~input_o ),
	.datab(\Selector33~3_combout ),
	.datac(\Selector1~51_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~4 .lut_mask = 16'h88A8;
defparam \Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[94]~415 (
// Equation(s):
// \dev_out[94]~415_combout  = (\dev_out[64]~307_combout  & (((\Selector33~0_combout ) # (\Selector33~4_combout )))) # (!\dev_out[64]~307_combout  & (\dev_out[94]~reg0_q ))

	.dataa(\dev_out[94]~reg0_q ),
	.datab(\dev_out[64]~307_combout ),
	.datac(\Selector33~0_combout ),
	.datad(\Selector33~4_combout ),
	.cin(gnd),
	.combout(\dev_out[94]~415_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[94]~415 .lut_mask = 16'hEEE2;
defparam \dev_out[94]~415 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[94]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[94]~415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[94]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[94]~reg0 .is_wysiwyg = "true";
defparam \dev_out[94]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[95]~416 (
// Equation(s):
// \dev_out[95]~416_combout  = (\dev_out[95]~411_combout  & (\Selector0~10_combout )) # (!\dev_out[95]~411_combout  & ((\dev_out[95]~reg0_q )))

	.dataa(\Selector0~10_combout ),
	.datab(\dev_out[95]~reg0_q ),
	.datac(gnd),
	.datad(\dev_out[95]~411_combout ),
	.cin(gnd),
	.combout(\dev_out[95]~416_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[95]~416 .lut_mask = 16'hAACC;
defparam \dev_out[95]~416 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[95]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[95]~416_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[95]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[95]~reg0 .is_wysiwyg = "true";
defparam \dev_out[95]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~417 (
// Equation(s):
// \dev_out[65]~417_combout  = (\dev_out[1]~146_combout  & (\adress[6]~input_o  & \disk_write~2_combout ))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[65]~417_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~417 .lut_mask = 16'h8080;
defparam \dev_out[65]~417 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\adress[5]~input_o  & ((\Selector15~1_combout ) # ((\dev_out[96]~reg0_q  & !\Equal5~0_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector15~1_combout ),
	.datac(\dev_out[96]~reg0_q ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'h88A8;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[96]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[96]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~1 .lut_mask = 16'h00AC;
defparam \Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = (!\adress[2]~input_o  & ((\Selector31~1_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\Selector31~1_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~2 .lut_mask = 16'h00EA;
defparam \Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = (\adress[3]~input_o  & (\Selector3~7_combout )) # (!\adress[3]~input_o  & (((\dev_out[72]~195_combout ) # (\Selector31~2_combout ))))

	.dataa(\Selector3~7_combout ),
	.datab(\dev_out[72]~195_combout ),
	.datac(\Selector31~2_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~3 .lut_mask = 16'hAAFC;
defparam \Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Selector7~1_combout )) # (!\adress[4]~input_o  & ((\Selector31~3_combout )))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector31~3_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~4 .lut_mask = 16'h00AC;
defparam \Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[96]~418 (
// Equation(s):
// \dev_out[96]~418_combout  = (\dev_out[65]~417_combout  & (((\Selector31~0_combout ) # (\Selector31~4_combout )))) # (!\dev_out[65]~417_combout  & (\dev_out[96]~reg0_q ))

	.dataa(\dev_out[96]~reg0_q ),
	.datab(\dev_out[65]~417_combout ),
	.datac(\Selector31~0_combout ),
	.datad(\Selector31~4_combout ),
	.cin(gnd),
	.combout(\dev_out[96]~418_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[96]~418 .lut_mask = 16'hEEE2;
defparam \dev_out[96]~418 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[96]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[96]~418_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[96]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[96]~reg0 .is_wysiwyg = "true";
defparam \dev_out[96]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[97]~419 (
// Equation(s):
// \dev_out[97]~419_combout  = (\dev_out[33]~198_combout  & (((\Selector126~24_combout ) # (\dev_out[33]~199_combout )))) # (!\dev_out[33]~198_combout  & (\dev_out[97]~reg0_q ))

	.dataa(\dev_out[97]~reg0_q ),
	.datab(\dev_out[33]~198_combout ),
	.datac(\Selector126~24_combout ),
	.datad(\dev_out[33]~199_combout ),
	.cin(gnd),
	.combout(\dev_out[97]~419_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[97]~419 .lut_mask = 16'hEEE2;
defparam \dev_out[97]~419 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[97]~420 (
// Equation(s):
// \dev_out[97]~420_combout  = (\dev_out[33]~197_combout ) # ((\dev_out[97]~419_combout  & !\adress[2]~input_o ))

	.dataa(\dev_out[33]~197_combout ),
	.datab(\dev_out[97]~419_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[97]~420_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[97]~420 .lut_mask = 16'hAAEE;
defparam \dev_out[97]~420 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[97]~74 (
// Equation(s):
// \dev_out[97]~74_combout  = (\adress[3]~input_o  & ((\Selector2~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[97]~420_combout ))

	.dataa(\dev_out[97]~420_combout ),
	.datab(\Selector2~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[97]~74_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[97]~74 .lut_mask = 16'hCCAA;
defparam \dev_out[97]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[97]~421 (
// Equation(s):
// \dev_out[97]~421_combout  = (\dev_out[48]~149_combout  & ((\adress[2]~input_o  & (\dev_out[95]~411_combout )) # (!\adress[2]~input_o  & ((\dev_out[65]~417_combout ))))) # (!\dev_out[48]~149_combout  & (\dev_out[95]~411_combout ))

	.dataa(\dev_out[95]~411_combout ),
	.datab(\dev_out[65]~417_combout ),
	.datac(\dev_out[48]~149_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[97]~421_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[97]~421 .lut_mask = 16'hAACA;
defparam \dev_out[97]~421 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[97]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[97]~74_combout ),
	.asdata(\Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[97]~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[97]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[97]~reg0 .is_wysiwyg = "true";
defparam \dev_out[97]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[98]~422 (
// Equation(s):
// \dev_out[98]~422_combout  = (\dev_out[98]~reg0_q  & (\adress[5]~input_o  $ (((!\adress[1]~input_o ) # (!\adress[0]~input_o )))))

	.dataa(\dev_out[98]~reg0_q ),
	.datab(\adress[0]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[98]~422_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[98]~422 .lut_mask = 16'h802A;
defparam \dev_out[98]~422 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[98]~423 (
// Equation(s):
// \dev_out[98]~423_combout  = (\adress[5]~input_o  & (((\p_data[0]~input_o  & !\adress[0]~input_o )))) # (!\adress[5]~input_o  & (\p_data[31]~input_o  & ((\adress[0]~input_o ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[98]~423_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[98]~423 .lut_mask = 16'h0AC0;
defparam \dev_out[98]~423 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[98]~424 (
// Equation(s):
// \dev_out[98]~424_combout  = (\adress[1]~input_o  & (\dev_out[98]~423_combout )) # (!\adress[1]~input_o  & (((\adress[5]~input_o  & \Selector126~1_combout ))))

	.dataa(\dev_out[98]~423_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector126~1_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[98]~424_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[98]~424 .lut_mask = 16'hAAC0;
defparam \dev_out[98]~424 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[98]~425 (
// Equation(s):
// \dev_out[98]~425_combout  = (\adress[2]~input_o  & (\Selector1~49_combout )) # (!\adress[2]~input_o  & (((\dev_out[98]~422_combout ) # (\dev_out[98]~424_combout ))))

	.dataa(\Selector1~49_combout ),
	.datab(\dev_out[98]~422_combout ),
	.datac(\dev_out[98]~424_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[98]~425_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[98]~425 .lut_mask = 16'hAAFC;
defparam \dev_out[98]~425 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[98]~75 (
// Equation(s):
// \dev_out[98]~75_combout  = (\adress[3]~input_o  & ((\Selector1~44_combout ))) # (!\adress[3]~input_o  & (\dev_out[98]~425_combout ))

	.dataa(\dev_out[98]~425_combout ),
	.datab(\Selector1~44_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[98]~75_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[98]~75 .lut_mask = 16'hCCAA;
defparam \dev_out[98]~75 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[98]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[98]~75_combout ),
	.asdata(\Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[97]~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[98]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[98]~reg0 .is_wysiwyg = "true";
defparam \dev_out[98]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[99]~426 (
// Equation(s):
// \dev_out[99]~426_combout  = (\dev_out[35]~207_combout ) # ((\dev_out[99]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~207_combout ),
	.datab(\dev_out[99]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[99]~426_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[99]~426 .lut_mask = 16'hEAAE;
defparam \dev_out[99]~426 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[99]~76 (
// Equation(s):
// \dev_out[99]~76_combout  = (\adress[3]~input_o  & ((\Selector0~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[99]~426_combout ))

	.dataa(\dev_out[99]~426_combout ),
	.datab(\Selector0~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[99]~76_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[99]~76 .lut_mask = 16'hCCAA;
defparam \dev_out[99]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[97]~525 (
// Equation(s):
// \dev_out[97]~525_combout  = (\adress[3]~input_o  & (((\dev_out[95]~411_combout )))) # (!\adress[3]~input_o  & ((\adress[4]~input_o  & ((\dev_out[95]~411_combout ))) # (!\adress[4]~input_o  & (\dev_out[65]~417_combout ))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\dev_out[65]~417_combout ),
	.datad(\dev_out[95]~411_combout ),
	.cin(gnd),
	.combout(\dev_out[97]~525_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[97]~525 .lut_mask = 16'hFE10;
defparam \dev_out[97]~525 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[99]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[99]~76_combout ),
	.asdata(\Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[97]~525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[99]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[99]~reg0 .is_wysiwyg = "true";
defparam \dev_out[99]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[100]~427 (
// Equation(s):
// \dev_out[100]~427_combout  = (\dev_out[100]~reg0_q  & ((\dev_out[36]~210_combout ) # ((\adress[5]~input_o  & \Selector3~13_combout )))) # (!\dev_out[100]~reg0_q  & (\adress[5]~input_o  & (\Selector3~13_combout )))

	.dataa(\dev_out[100]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector3~13_combout ),
	.datad(\dev_out[36]~210_combout ),
	.cin(gnd),
	.combout(\dev_out[100]~427_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[100]~427 .lut_mask = 16'hEAC0;
defparam \dev_out[100]~427 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[100]~428 (
// Equation(s):
// \dev_out[100]~428_combout  = (\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[100]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[100]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector1~52_combout ),
	.cin(gnd),
	.combout(\dev_out[100]~428_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[100]~428 .lut_mask = 16'h88A0;
defparam \dev_out[100]~428 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[100]~429 (
// Equation(s):
// \dev_out[100]~429_combout  = (\dev_out[100]~427_combout ) # ((\adress[2]~input_o  & ((\dev_out[36]~213_combout ) # (\dev_out[100]~428_combout ))))

	.dataa(\dev_out[100]~427_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[36]~213_combout ),
	.datad(\dev_out[100]~428_combout ),
	.cin(gnd),
	.combout(\dev_out[100]~429_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[100]~429 .lut_mask = 16'hEEEA;
defparam \dev_out[100]~429 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[100]~77 (
// Equation(s):
// \dev_out[100]~77_combout  = (\adress[3]~input_o  & ((\Selector3~11_combout ))) # (!\adress[3]~input_o  & (\dev_out[100]~429_combout ))

	.dataa(\dev_out[100]~429_combout ),
	.datab(\Selector3~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[100]~77_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[100]~77 .lut_mask = 16'hCCAA;
defparam \dev_out[100]~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[100]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[100]~77_combout ),
	.asdata(\Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[97]~525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[100]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[100]~reg0 .is_wysiwyg = "true";
defparam \dev_out[100]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[101]~430 (
// Equation(s):
// \dev_out[101]~430_combout  = (!\adress[5]~input_o  & ((\Selector1~7_combout  & (\Selector126~35_combout )) # (!\Selector1~7_combout  & ((\dev_out[101]~reg0_q )))))

	.dataa(\Selector126~35_combout ),
	.datab(\dev_out[101]~reg0_q ),
	.datac(\Selector1~7_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[101]~430_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[101]~430 .lut_mask = 16'h00AC;
defparam \dev_out[101]~430 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[101]~431 (
// Equation(s):
// \dev_out[101]~431_combout  = (\adress[2]~input_o  & ((\adress[1]~input_o  & (\dev_out[101]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector126~0_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[101]~reg0_q ),
	.datac(\Selector126~0_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[101]~431_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[101]~431 .lut_mask = 16'h88A0;
defparam \dev_out[101]~431 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[101]~432 (
// Equation(s):
// \dev_out[101]~432_combout  = (\dev_out[101]~430_combout ) # ((\adress[5]~input_o  & ((\Selector2~12_combout ) # (\dev_out[101]~431_combout ))))

	.dataa(\dev_out[101]~430_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector2~12_combout ),
	.datad(\dev_out[101]~431_combout ),
	.cin(gnd),
	.combout(\dev_out[101]~432_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[101]~432 .lut_mask = 16'hEEEA;
defparam \dev_out[101]~432 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[101]~78 (
// Equation(s):
// \dev_out[101]~78_combout  = (\adress[3]~input_o  & ((\Selector2~10_combout ))) # (!\adress[3]~input_o  & (\dev_out[101]~432_combout ))

	.dataa(\dev_out[101]~432_combout ),
	.datab(\Selector2~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[101]~78_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[101]~78 .lut_mask = 16'hCCAA;
defparam \dev_out[101]~78 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[101]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[101]~78_combout ),
	.asdata(\Selector2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[97]~525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[101]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[101]~reg0 .is_wysiwyg = "true";
defparam \dev_out[101]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[102]~433 (
// Equation(s):
// \dev_out[102]~433_combout  = (\adress[0]~input_o  & ((\adress[5]~input_o  & (\dev_out[102]~reg0_q )) # (!\adress[5]~input_o  & ((\p_data[31]~input_o )))))

	.dataa(\adress[0]~input_o ),
	.datab(\dev_out[102]~reg0_q ),
	.datac(\p_data[31]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[102]~433_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[102]~433 .lut_mask = 16'h88A0;
defparam \dev_out[102]~433 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[102]~434 (
// Equation(s):
// \dev_out[102]~434_combout  = (\Selector1~7_combout  & ((\dev_out[102]~433_combout ) # ((\adress[5]~input_o  & \Selector15~0_combout ))))

	.dataa(\Selector1~7_combout ),
	.datab(\dev_out[102]~433_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\dev_out[102]~434_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[102]~434 .lut_mask = 16'hA888;
defparam \dev_out[102]~434 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[102]~435 (
// Equation(s):
// \dev_out[102]~435_combout  = (\dev_out[38]~220_combout ) # ((\dev_out[102]~434_combout ) # ((\dev_out[102]~reg0_q  & \dev_out[38]~223_combout )))

	.dataa(\dev_out[38]~220_combout ),
	.datab(\dev_out[102]~434_combout ),
	.datac(\dev_out[102]~reg0_q ),
	.datad(\dev_out[38]~223_combout ),
	.cin(gnd),
	.combout(\dev_out[102]~435_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[102]~435 .lut_mask = 16'hFEEE;
defparam \dev_out[102]~435 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[102]~79 (
// Equation(s):
// \dev_out[102]~79_combout  = (\adress[3]~input_o  & ((\Selector1~50_combout ))) # (!\adress[3]~input_o  & (\dev_out[102]~435_combout ))

	.dataa(\dev_out[102]~435_combout ),
	.datab(\Selector1~50_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[102]~79_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[102]~79 .lut_mask = 16'hCCAA;
defparam \dev_out[102]~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[102]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[102]~79_combout ),
	.asdata(\Selector1~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[97]~525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[102]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[102]~reg0 .is_wysiwyg = "true";
defparam \dev_out[102]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[103]~436 (
// Equation(s):
// \dev_out[103]~436_combout  = \adress[5]~input_o  $ (((!\adress[3]~input_o  & !\adress[4]~input_o )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[103]~436_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[103]~436 .lut_mask = 16'hA9A9;
defparam \dev_out[103]~436 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[103]~437 (
// Equation(s):
// \dev_out[103]~437_combout  = (\dev_out[65]~417_combout  & ((\dev_out[103]~227_combout ) # ((\dev_out[103]~reg0_q  & \dev_out[103]~436_combout )))) # (!\dev_out[65]~417_combout  & (\dev_out[103]~reg0_q ))

	.dataa(\dev_out[103]~reg0_q ),
	.datab(\dev_out[103]~227_combout ),
	.datac(\dev_out[65]~417_combout ),
	.datad(\dev_out[103]~436_combout ),
	.cin(gnd),
	.combout(\dev_out[103]~437_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[103]~437 .lut_mask = 16'hEACA;
defparam \dev_out[103]~437 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[103]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[103]~437_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[103]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[103]~reg0 .is_wysiwyg = "true";
defparam \dev_out[103]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[104]~526 (
// Equation(s):
// \dev_out[104]~526_combout  = (\adress[0]~input_o  & (((\dev_out[104]~reg0_q )))) # (!\adress[0]~input_o  & ((\Mux6~36_combout  & (\p_data[0]~input_o )) # (!\Mux6~36_combout  & ((\dev_out[104]~reg0_q )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[104]~reg0_q ),
	.datad(\Mux6~36_combout ),
	.cin(gnd),
	.combout(\dev_out[104]~526_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[104]~526 .lut_mask = 16'hE2F0;
defparam \dev_out[104]~526 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[104]~438 (
// Equation(s):
// \dev_out[104]~438_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[104]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[104]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[104]~438_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[104]~438 .lut_mask = 16'h00AC;
defparam \dev_out[104]~438 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[104]~439 (
// Equation(s):
// \dev_out[104]~439_combout  = (!\adress[2]~input_o  & ((\dev_out[104]~438_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[104]~438_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[104]~439_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[104]~439 .lut_mask = 16'h00EA;
defparam \dev_out[104]~439 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[104]~440 (
// Equation(s):
// \dev_out[104]~440_combout  = (\adress[5]~input_o  & (\dev_out[104]~526_combout )) # (!\adress[5]~input_o  & (((\dev_out[72]~195_combout ) # (\dev_out[104]~439_combout ))))

	.dataa(\dev_out[104]~526_combout ),
	.datab(\dev_out[72]~195_combout ),
	.datac(\dev_out[104]~439_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[104]~440_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[104]~440 .lut_mask = 16'hAAFC;
defparam \dev_out[104]~440 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[104]~80 (
// Equation(s):
// \dev_out[104]~80_combout  = (\adress[3]~input_o  & ((\dev_out[104]~440_combout ))) # (!\adress[3]~input_o  & (\Selector3~2_combout ))

	.dataa(\Selector3~2_combout ),
	.datab(\dev_out[104]~440_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[104]~80_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[104]~80 .lut_mask = 16'hCCAA;
defparam \dev_out[104]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[104]~441 (
// Equation(s):
// \dev_out[104]~441_combout  = (\dev_out[65]~417_combout  & ((\adress[5]~input_o  & ((!\adress[4]~input_o ))) # (!\adress[5]~input_o  & ((\adress[3]~input_o ) # (\adress[4]~input_o )))))

	.dataa(\dev_out[65]~417_combout ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[104]~441_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[104]~441 .lut_mask = 16'h0AA8;
defparam \dev_out[104]~441 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[104]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[104]~80_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[104]~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[104]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[104]~reg0 .is_wysiwyg = "true";
defparam \dev_out[104]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[105]~442 (
// Equation(s):
// \dev_out[105]~442_combout  = (\adress[5]~input_o  & ((\Mux6~36_combout  & (\Selector126~0_combout )) # (!\Mux6~36_combout  & ((\dev_out[105]~reg0_q )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector126~0_combout ),
	.datac(\dev_out[105]~reg0_q ),
	.datad(\Mux6~36_combout ),
	.cin(gnd),
	.combout(\dev_out[105]~442_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[105]~442 .lut_mask = 16'h88A0;
defparam \dev_out[105]~442 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[105]~443 (
// Equation(s):
// \dev_out[105]~443_combout  = (!\adress[2]~input_o  & ((\dev_out[33]~199_combout ) # ((\dev_out[105]~reg0_q  & !\adress[1]~input_o ))))

	.dataa(\dev_out[33]~199_combout ),
	.datab(\dev_out[105]~reg0_q ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[105]~443_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[105]~443 .lut_mask = 16'h00AE;
defparam \dev_out[105]~443 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[105]~444 (
// Equation(s):
// \dev_out[105]~444_combout  = (\dev_out[105]~442_combout ) # ((!\adress[5]~input_o  & ((\dev_out[33]~197_combout ) # (\dev_out[105]~443_combout ))))

	.dataa(\dev_out[105]~442_combout ),
	.datab(\dev_out[33]~197_combout ),
	.datac(\dev_out[105]~443_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[105]~444_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[105]~444 .lut_mask = 16'hAAFE;
defparam \dev_out[105]~444 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[105]~81 (
// Equation(s):
// \dev_out[105]~81_combout  = (\adress[3]~input_o  & ((\dev_out[105]~444_combout ))) # (!\adress[3]~input_o  & (\Selector2~2_combout ))

	.dataa(\Selector2~2_combout ),
	.datab(\dev_out[105]~444_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[105]~81_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[105]~81 .lut_mask = 16'hCCAA;
defparam \dev_out[105]~81 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[105]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[105]~81_combout ),
	.asdata(\Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[104]~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[105]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[105]~reg0 .is_wysiwyg = "true";
defparam \dev_out[105]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[106]~445 (
// Equation(s):
// \dev_out[106]~445_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[106]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[106]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[106]~445_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[106]~445 .lut_mask = 16'h88A0;
defparam \dev_out[106]~445 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[106]~446 (
// Equation(s):
// \dev_out[106]~446_combout  = (\dev_out[106]~445_combout ) # ((\Selector126~1_combout  & !\adress[1]~input_o ))

	.dataa(\dev_out[106]~445_combout ),
	.datab(\Selector126~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[106]~446_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[106]~446 .lut_mask = 16'hAAEE;
defparam \dev_out[106]~446 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[106]~447 (
// Equation(s):
// \dev_out[106]~447_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[106]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[106]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[106]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[106]~447_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[106]~447 .lut_mask = 16'hACCC;
defparam \dev_out[106]~447 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[106]~448 (
// Equation(s):
// \dev_out[106]~448_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\Selector1~49_combout )) # (!\adress[2]~input_o  & ((\dev_out[106]~447_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector1~49_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\dev_out[106]~447_combout ),
	.cin(gnd),
	.combout(\dev_out[106]~448_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[106]~448 .lut_mask = 16'hE5E0;
defparam \dev_out[106]~448 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[106]~449 (
// Equation(s):
// \dev_out[106]~449_combout  = (\adress[5]~input_o  & ((\dev_out[106]~448_combout  & ((\dev_out[106]~reg0_q ))) # (!\dev_out[106]~448_combout  & (\dev_out[106]~446_combout )))) # (!\adress[5]~input_o  & (((\dev_out[106]~448_combout ))))

	.dataa(\dev_out[106]~446_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[106]~448_combout ),
	.datad(\dev_out[106]~reg0_q ),
	.cin(gnd),
	.combout(\dev_out[106]~449_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[106]~449 .lut_mask = 16'hF838;
defparam \dev_out[106]~449 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[106]~82 (
// Equation(s):
// \dev_out[106]~82_combout  = (\adress[3]~input_o  & ((\dev_out[106]~449_combout ))) # (!\adress[3]~input_o  & (\Selector1~14_combout ))

	.dataa(\Selector1~14_combout ),
	.datab(\dev_out[106]~449_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[106]~82_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[106]~82 .lut_mask = 16'hCCAA;
defparam \dev_out[106]~82 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[106]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[106]~82_combout ),
	.asdata(\Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[104]~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[106]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[106]~reg0 .is_wysiwyg = "true";
defparam \dev_out[106]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[107]~450 (
// Equation(s):
// \dev_out[107]~450_combout  = (\dev_out[35]~207_combout ) # ((\dev_out[107]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~207_combout ),
	.datab(\dev_out[107]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[107]~450_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[107]~450 .lut_mask = 16'hEAAE;
defparam \dev_out[107]~450 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[107]~83 (
// Equation(s):
// \dev_out[107]~83_combout  = (\adress[3]~input_o  & ((\dev_out[107]~450_combout ))) # (!\adress[3]~input_o  & (\Selector0~1_combout ))

	.dataa(\Selector0~1_combout ),
	.datab(\dev_out[107]~450_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[107]~83_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[107]~83 .lut_mask = 16'hCCAA;
defparam \dev_out[107]~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[107]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[107]~83_combout ),
	.asdata(\Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[104]~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[107]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[107]~reg0 .is_wysiwyg = "true";
defparam \dev_out[107]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~451 (
// Equation(s):
// \dev_out[108]~451_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[108]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[108]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[108]~451_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~451 .lut_mask = 16'h00AC;
defparam \dev_out[108]~451 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~452 (
// Equation(s):
// \dev_out[108]~452_combout  = (!\adress[5]~input_o  & ((\dev_out[108]~451_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[108]~451_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[108]~452_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~452 .lut_mask = 16'h00EA;
defparam \dev_out[108]~452 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~453 (
// Equation(s):
// \dev_out[108]~453_combout  = (\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[108]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[108]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector1~52_combout ),
	.cin(gnd),
	.combout(\dev_out[108]~453_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~453 .lut_mask = 16'h88A0;
defparam \dev_out[108]~453 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~454 (
// Equation(s):
// \dev_out[108]~454_combout  = (\adress[2]~input_o  & (((\dev_out[108]~452_combout ) # (\dev_out[108]~453_combout )))) # (!\adress[2]~input_o  & (\Selector1~6_combout ))

	.dataa(\Selector1~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[108]~452_combout ),
	.datad(\dev_out[108]~453_combout ),
	.cin(gnd),
	.combout(\dev_out[108]~454_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~454 .lut_mask = 16'hEEE2;
defparam \dev_out[108]~454 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~84 (
// Equation(s):
// \dev_out[108]~84_combout  = (\adress[3]~input_o  & ((\dev_out[108]~454_combout ))) # (!\adress[3]~input_o  & (\Selector3~0_combout ))

	.dataa(\Selector3~0_combout ),
	.datab(\dev_out[108]~454_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[108]~84_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~84 .lut_mask = 16'hCCAA;
defparam \dev_out[108]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~527 (
// Equation(s):
// \dev_out[108]~527_combout  = (\adress[5]~input_o  & (((!\adress[4]~input_o )))) # (!\adress[5]~input_o  & ((\adress[4]~input_o ) # ((\adress[2]~input_o  & \adress[3]~input_o ))))

	.dataa(\adress[2]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[108]~527_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~527 .lut_mask = 16'h0FF8;
defparam \dev_out[108]~527 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~455 (
// Equation(s):
// \dev_out[108]~455_combout  = (\dev_out[1]~146_combout  & (\adress[6]~input_o  & (\disk_write~2_combout  & \dev_out[108]~527_combout )))

	.dataa(\dev_out[1]~146_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\disk_write~2_combout ),
	.datad(\dev_out[108]~527_combout ),
	.cin(gnd),
	.combout(\dev_out[108]~455_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~455 .lut_mask = 16'h8000;
defparam \dev_out[108]~455 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[108]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[108]~84_combout ),
	.asdata(\Selector3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[108]~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[108]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[108]~reg0 .is_wysiwyg = "true";
defparam \dev_out[108]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[109]~456 (
// Equation(s):
// \dev_out[109]~456_combout  = (\dev_out[109]~reg0_q  & (\adress[5]~input_o  $ (!\adress[1]~input_o )))

	.dataa(\dev_out[109]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[109]~456_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[109]~456 .lut_mask = 16'h8282;
defparam \dev_out[109]~456 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[109]~457 (
// Equation(s):
// \dev_out[109]~457_combout  = (\Selector2~12_combout ) # ((\adress[2]~input_o  & ((\dev_out[45]~517_combout ) # (\dev_out[109]~456_combout ))))

	.dataa(\Selector2~12_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[45]~517_combout ),
	.datad(\dev_out[109]~456_combout ),
	.cin(gnd),
	.combout(\dev_out[109]~457_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[109]~457 .lut_mask = 16'hEEEA;
defparam \dev_out[109]~457 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[109]~85 (
// Equation(s):
// \dev_out[109]~85_combout  = (\adress[3]~input_o  & ((\dev_out[109]~457_combout ))) # (!\adress[3]~input_o  & (\Selector2~0_combout ))

	.dataa(\Selector2~0_combout ),
	.datab(\dev_out[109]~457_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[109]~85_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[109]~85 .lut_mask = 16'hCCAA;
defparam \dev_out[109]~85 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[109]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[109]~85_combout ),
	.asdata(\Selector2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[108]~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[109]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[109]~reg0 .is_wysiwyg = "true";
defparam \dev_out[109]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[110]~458 (
// Equation(s):
// \dev_out[110]~458_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[110]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[110]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[110]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[110]~458_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[110]~458 .lut_mask = 16'hACCC;
defparam \dev_out[110]~458 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[110]~459 (
// Equation(s):
// \dev_out[110]~459_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[110]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[110]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[110]~459_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[110]~459 .lut_mask = 16'h88A0;
defparam \dev_out[110]~459 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[110]~460 (
// Equation(s):
// \dev_out[110]~460_combout  = (\adress[5]~input_o  & (((\dev_out[74]~175_combout ) # (\dev_out[110]~459_combout )))) # (!\adress[5]~input_o  & (\dev_out[110]~458_combout ))

	.dataa(\dev_out[110]~458_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\dev_out[110]~459_combout ),
	.cin(gnd),
	.combout(\dev_out[110]~460_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[110]~460 .lut_mask = 16'hEEE2;
defparam \dev_out[110]~460 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[110]~461 (
// Equation(s):
// \dev_out[110]~461_combout  = (\adress[2]~input_o  & (\dev_out[110]~460_combout )) # (!\adress[2]~input_o  & ((\Selector1~8_combout )))

	.dataa(\dev_out[110]~460_combout ),
	.datab(\Selector1~8_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[110]~461_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[110]~461 .lut_mask = 16'hAACC;
defparam \dev_out[110]~461 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[110]~86 (
// Equation(s):
// \dev_out[110]~86_combout  = (\adress[3]~input_o  & ((\dev_out[110]~461_combout ))) # (!\adress[3]~input_o  & (\Selector1~24_combout ))

	.dataa(\Selector1~24_combout ),
	.datab(\dev_out[110]~461_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[110]~86_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[110]~86 .lut_mask = 16'hCCAA;
defparam \dev_out[110]~86 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[110]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[110]~86_combout ),
	.asdata(\Selector1~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[108]~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[110]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[110]~reg0 .is_wysiwyg = "true";
defparam \dev_out[110]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[111]~462 (
// Equation(s):
// \dev_out[111]~462_combout  = (\dev_out[40]~255_combout  & ((\dev_out[65]~417_combout  & (\dev_out[111]~254_combout )) # (!\dev_out[65]~417_combout  & ((\dev_out[111]~reg0_q ))))) # (!\dev_out[40]~255_combout  & (((\dev_out[111]~reg0_q ))))

	.dataa(\dev_out[111]~254_combout ),
	.datab(\dev_out[111]~reg0_q ),
	.datac(\dev_out[40]~255_combout ),
	.datad(\dev_out[65]~417_combout ),
	.cin(gnd),
	.combout(\dev_out[111]~462_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[111]~462 .lut_mask = 16'hACCC;
defparam \dev_out[111]~462 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[111]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[111]~462_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[111]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[111]~reg0 .is_wysiwyg = "true";
defparam \dev_out[111]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~463 (
// Equation(s):
// \dev_out[112]~463_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[112]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[112]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[112]~463_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~463 .lut_mask = 16'h00AC;
defparam \dev_out[112]~463 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~464 (
// Equation(s):
// \dev_out[112]~464_combout  = (!\adress[5]~input_o  & ((\dev_out[112]~463_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[112]~463_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[112]~464_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~464 .lut_mask = 16'h00EA;
defparam \dev_out[112]~464 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~465 (
// Equation(s):
// \dev_out[112]~465_combout  = (\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[112]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[112]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector1~52_combout ),
	.cin(gnd),
	.combout(\dev_out[112]~465_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~465 .lut_mask = 16'h88A0;
defparam \dev_out[112]~465 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~466 (
// Equation(s):
// \dev_out[112]~466_combout  = (\dev_out[72]~195_combout ) # ((!\adress[2]~input_o  & ((\dev_out[112]~464_combout ) # (\dev_out[112]~465_combout ))))

	.dataa(\dev_out[72]~195_combout ),
	.datab(\dev_out[112]~464_combout ),
	.datac(\dev_out[112]~465_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[112]~466_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~466 .lut_mask = 16'hAAFE;
defparam \dev_out[112]~466 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~87 (
// Equation(s):
// \dev_out[112]~87_combout  = (\adress[3]~input_o  & ((\Selector3~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[112]~466_combout ))

	.dataa(\dev_out[112]~466_combout ),
	.datab(\Selector3~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[112]~87_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~87 .lut_mask = 16'hCCAA;
defparam \dev_out[112]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~467 (
// Equation(s):
// \dev_out[112]~467_combout  = (\dev_out[65]~417_combout  & ((\dev_out[16]~169_combout  & (\dev_out[40]~255_combout )) # (!\dev_out[16]~169_combout  & ((\Mux6~38_combout )))))

	.dataa(\dev_out[65]~417_combout ),
	.datab(\dev_out[40]~255_combout ),
	.datac(\Mux6~38_combout ),
	.datad(\dev_out[16]~169_combout ),
	.cin(gnd),
	.combout(\dev_out[112]~467_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~467 .lut_mask = 16'h88A0;
defparam \dev_out[112]~467 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[112]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[112]~87_combout ),
	.asdata(\Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[112]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[112]~reg0 .is_wysiwyg = "true";
defparam \dev_out[112]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[113]~468 (
// Equation(s):
// \dev_out[113]~468_combout  = (\dev_out[113]~reg0_q  & (\adress[5]~input_o  $ (!\adress[1]~input_o )))

	.dataa(\dev_out[113]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[113]~468_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[113]~468 .lut_mask = 16'h8282;
defparam \dev_out[113]~468 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[113]~469 (
// Equation(s):
// \dev_out[113]~469_combout  = (\dev_out[33]~197_combout ) # ((!\adress[2]~input_o  & ((\dev_out[45]~517_combout ) # (\dev_out[113]~468_combout ))))

	.dataa(\dev_out[33]~197_combout ),
	.datab(\dev_out[45]~517_combout ),
	.datac(\dev_out[113]~468_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[113]~469_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[113]~469 .lut_mask = 16'hAAFE;
defparam \dev_out[113]~469 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[113]~88 (
// Equation(s):
// \dev_out[113]~88_combout  = (\adress[3]~input_o  & ((\Selector2~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[113]~469_combout ))

	.dataa(\dev_out[113]~469_combout ),
	.datab(\Selector2~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[113]~88_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[113]~88 .lut_mask = 16'hCCAA;
defparam \dev_out[113]~88 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[113]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[113]~88_combout ),
	.asdata(\Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[113]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[113]~reg0 .is_wysiwyg = "true";
defparam \dev_out[113]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[114]~470 (
// Equation(s):
// \dev_out[114]~470_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[114]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[114]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[114]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[114]~470_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[114]~470 .lut_mask = 16'hACCC;
defparam \dev_out[114]~470 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[114]~471 (
// Equation(s):
// \dev_out[114]~471_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[114]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[114]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[114]~471_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[114]~471 .lut_mask = 16'h88A0;
defparam \dev_out[114]~471 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[114]~472 (
// Equation(s):
// \dev_out[114]~472_combout  = (\adress[5]~input_o  & (((\dev_out[74]~175_combout ) # (\dev_out[114]~471_combout )))) # (!\adress[5]~input_o  & (\dev_out[114]~470_combout ))

	.dataa(\dev_out[114]~470_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\dev_out[114]~471_combout ),
	.cin(gnd),
	.combout(\dev_out[114]~472_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[114]~472 .lut_mask = 16'hEEE2;
defparam \dev_out[114]~472 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[114]~473 (
// Equation(s):
// \dev_out[114]~473_combout  = (\adress[2]~input_o  & (\Selector1~49_combout )) # (!\adress[2]~input_o  & ((\dev_out[114]~472_combout )))

	.dataa(\Selector1~49_combout ),
	.datab(\dev_out[114]~472_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[114]~473_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[114]~473 .lut_mask = 16'hAACC;
defparam \dev_out[114]~473 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[114]~89 (
// Equation(s):
// \dev_out[114]~89_combout  = (\adress[3]~input_o  & ((\Selector1~44_combout ))) # (!\adress[3]~input_o  & (\dev_out[114]~473_combout ))

	.dataa(\dev_out[114]~473_combout ),
	.datab(\Selector1~44_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[114]~89_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[114]~89 .lut_mask = 16'hCCAA;
defparam \dev_out[114]~89 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[114]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[114]~89_combout ),
	.asdata(\Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[114]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[114]~reg0 .is_wysiwyg = "true";
defparam \dev_out[114]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[115]~474 (
// Equation(s):
// \dev_out[115]~474_combout  = (\dev_out[35]~207_combout ) # ((\dev_out[115]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~207_combout ),
	.datab(\dev_out[115]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[115]~474_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[115]~474 .lut_mask = 16'hEAAE;
defparam \dev_out[115]~474 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[115]~90 (
// Equation(s):
// \dev_out[115]~90_combout  = (\adress[3]~input_o  & ((\Selector0~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[115]~474_combout ))

	.dataa(\dev_out[115]~474_combout ),
	.datab(\Selector0~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[115]~90_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[115]~90 .lut_mask = 16'hCCAA;
defparam \dev_out[115]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~475 (
// Equation(s):
// \dev_out[112]~475_combout  = (\dev_out[65]~417_combout  & ((\adress[3]~input_o  & (\dev_out[40]~255_combout )) # (!\adress[3]~input_o  & ((\Mux6~38_combout )))))

	.dataa(\dev_out[65]~417_combout ),
	.datab(\dev_out[40]~255_combout ),
	.datac(\Mux6~38_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[112]~475_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~475 .lut_mask = 16'h88A0;
defparam \dev_out[112]~475 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[115]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[115]~90_combout ),
	.asdata(\Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[115]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[115]~reg0 .is_wysiwyg = "true";
defparam \dev_out[115]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[116]~476 (
// Equation(s):
// \dev_out[116]~476_combout  = (\dev_out[116]~reg0_q  & ((\dev_out[36]~210_combout ) # ((\adress[5]~input_o  & \Selector3~13_combout )))) # (!\dev_out[116]~reg0_q  & (\adress[5]~input_o  & (\Selector3~13_combout )))

	.dataa(\dev_out[116]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector3~13_combout ),
	.datad(\dev_out[36]~210_combout ),
	.cin(gnd),
	.combout(\dev_out[116]~476_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[116]~476 .lut_mask = 16'hEAC0;
defparam \dev_out[116]~476 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[116]~477 (
// Equation(s):
// \dev_out[116]~477_combout  = (\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[116]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[116]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector1~52_combout ),
	.cin(gnd),
	.combout(\dev_out[116]~477_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[116]~477 .lut_mask = 16'h88A0;
defparam \dev_out[116]~477 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[116]~478 (
// Equation(s):
// \dev_out[116]~478_combout  = (\dev_out[116]~476_combout ) # ((\adress[2]~input_o  & ((\dev_out[36]~213_combout ) # (\dev_out[116]~477_combout ))))

	.dataa(\dev_out[116]~476_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[36]~213_combout ),
	.datad(\dev_out[116]~477_combout ),
	.cin(gnd),
	.combout(\dev_out[116]~478_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[116]~478 .lut_mask = 16'hEEEA;
defparam \dev_out[116]~478 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[116]~91 (
// Equation(s):
// \dev_out[116]~91_combout  = (\adress[3]~input_o  & ((\Selector3~11_combout ))) # (!\adress[3]~input_o  & (\dev_out[116]~478_combout ))

	.dataa(\dev_out[116]~478_combout ),
	.datab(\Selector3~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[116]~91_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[116]~91 .lut_mask = 16'hCCAA;
defparam \dev_out[116]~91 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[116]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[116]~91_combout ),
	.asdata(\Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[116]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[116]~reg0 .is_wysiwyg = "true";
defparam \dev_out[116]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[117]~479 (
// Equation(s):
// \dev_out[117]~479_combout  = (!\adress[5]~input_o  & ((\Selector1~7_combout  & (\Selector126~35_combout )) # (!\Selector1~7_combout  & ((\dev_out[117]~reg0_q )))))

	.dataa(\Selector126~35_combout ),
	.datab(\dev_out[117]~reg0_q ),
	.datac(\Selector1~7_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[117]~479_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[117]~479 .lut_mask = 16'h00AC;
defparam \dev_out[117]~479 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[117]~480 (
// Equation(s):
// \dev_out[117]~480_combout  = (\adress[2]~input_o  & ((\adress[1]~input_o  & (\dev_out[117]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector126~0_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[117]~reg0_q ),
	.datac(\Selector126~0_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[117]~480_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[117]~480 .lut_mask = 16'h88A0;
defparam \dev_out[117]~480 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[117]~481 (
// Equation(s):
// \dev_out[117]~481_combout  = (\dev_out[117]~479_combout ) # ((\adress[5]~input_o  & ((\Selector2~12_combout ) # (\dev_out[117]~480_combout ))))

	.dataa(\dev_out[117]~479_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector2~12_combout ),
	.datad(\dev_out[117]~480_combout ),
	.cin(gnd),
	.combout(\dev_out[117]~481_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[117]~481 .lut_mask = 16'hEEEA;
defparam \dev_out[117]~481 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[117]~92 (
// Equation(s):
// \dev_out[117]~92_combout  = (\adress[3]~input_o  & ((\Selector2~10_combout ))) # (!\adress[3]~input_o  & (\dev_out[117]~481_combout ))

	.dataa(\dev_out[117]~481_combout ),
	.datab(\Selector2~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[117]~92_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[117]~92 .lut_mask = 16'hCCAA;
defparam \dev_out[117]~92 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[117]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[117]~92_combout ),
	.asdata(\Selector2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[117]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[117]~reg0 .is_wysiwyg = "true";
defparam \dev_out[117]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[118]~482 (
// Equation(s):
// \dev_out[118]~482_combout  = (\adress[0]~input_o  & ((\adress[5]~input_o  & (\dev_out[118]~reg0_q )) # (!\adress[5]~input_o  & ((\p_data[31]~input_o )))))

	.dataa(\adress[0]~input_o ),
	.datab(\dev_out[118]~reg0_q ),
	.datac(\p_data[31]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[118]~482_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[118]~482 .lut_mask = 16'h88A0;
defparam \dev_out[118]~482 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[118]~483 (
// Equation(s):
// \dev_out[118]~483_combout  = (\Selector1~7_combout  & ((\dev_out[118]~482_combout ) # ((\adress[5]~input_o  & \Selector15~0_combout ))))

	.dataa(\Selector1~7_combout ),
	.datab(\dev_out[118]~482_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\dev_out[118]~483_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[118]~483 .lut_mask = 16'hA888;
defparam \dev_out[118]~483 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[118]~484 (
// Equation(s):
// \dev_out[118]~484_combout  = (\dev_out[38]~220_combout ) # ((\dev_out[118]~483_combout ) # ((\dev_out[118]~reg0_q  & \dev_out[38]~223_combout )))

	.dataa(\dev_out[38]~220_combout ),
	.datab(\dev_out[118]~483_combout ),
	.datac(\dev_out[118]~reg0_q ),
	.datad(\dev_out[38]~223_combout ),
	.cin(gnd),
	.combout(\dev_out[118]~484_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[118]~484 .lut_mask = 16'hFEEE;
defparam \dev_out[118]~484 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[118]~93 (
// Equation(s):
// \dev_out[118]~93_combout  = (\adress[3]~input_o  & ((\Selector1~50_combout ))) # (!\adress[3]~input_o  & (\dev_out[118]~484_combout ))

	.dataa(\dev_out[118]~484_combout ),
	.datab(\Selector1~50_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[118]~93_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[118]~93 .lut_mask = 16'hCCAA;
defparam \dev_out[118]~93 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[118]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[118]~93_combout ),
	.asdata(\Selector1~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[118]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[118]~reg0 .is_wysiwyg = "true";
defparam \dev_out[118]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[119]~485 (
// Equation(s):
// \dev_out[119]~485_combout  = (\dev_out[119]~reg0_q  & ((\adress[5]~input_o  $ (!\Selector1~4_combout )) # (!\dev_out[65]~417_combout )))

	.dataa(\dev_out[119]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector1~4_combout ),
	.datad(\dev_out[65]~417_combout ),
	.cin(gnd),
	.combout(\dev_out[119]~485_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[119]~485 .lut_mask = 16'h82AA;
defparam \dev_out[119]~485 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[119]~486 (
// Equation(s):
// \dev_out[119]~486_combout  = (\dev_out[119]~485_combout ) # ((\dev_out[119]~282_combout  & \dev_out[65]~417_combout ))

	.dataa(\dev_out[119]~485_combout ),
	.datab(\dev_out[119]~282_combout ),
	.datac(\dev_out[65]~417_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[119]~486_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[119]~486 .lut_mask = 16'hEAEA;
defparam \dev_out[119]~486 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[119]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[119]~486_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[119]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[119]~reg0 .is_wysiwyg = "true";
defparam \dev_out[119]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[120]~528 (
// Equation(s):
// \dev_out[120]~528_combout  = (\adress[0]~input_o  & (((\dev_out[120]~reg0_q )))) # (!\adress[0]~input_o  & ((\Mux6~36_combout  & (\p_data[0]~input_o )) # (!\Mux6~36_combout  & ((\dev_out[120]~reg0_q )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[120]~reg0_q ),
	.datad(\Mux6~36_combout ),
	.cin(gnd),
	.combout(\dev_out[120]~528_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[120]~528 .lut_mask = 16'hE2F0;
defparam \dev_out[120]~528 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[120]~487 (
// Equation(s):
// \dev_out[120]~487_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[120]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[120]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[120]~487_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[120]~487 .lut_mask = 16'h00AC;
defparam \dev_out[120]~487 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[120]~488 (
// Equation(s):
// \dev_out[120]~488_combout  = (!\adress[2]~input_o  & ((\dev_out[120]~487_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[120]~487_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[120]~488_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[120]~488 .lut_mask = 16'h00EA;
defparam \dev_out[120]~488 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[120]~489 (
// Equation(s):
// \dev_out[120]~489_combout  = (\adress[5]~input_o  & (\dev_out[120]~528_combout )) # (!\adress[5]~input_o  & (((\dev_out[72]~195_combout ) # (\dev_out[120]~488_combout ))))

	.dataa(\dev_out[120]~528_combout ),
	.datab(\dev_out[72]~195_combout ),
	.datac(\dev_out[120]~488_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[120]~489_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[120]~489 .lut_mask = 16'hAAFC;
defparam \dev_out[120]~489 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[120]~94 (
// Equation(s):
// \dev_out[120]~94_combout  = (\adress[3]~input_o  & ((\dev_out[120]~489_combout ))) # (!\adress[3]~input_o  & (\Selector3~2_combout ))

	.dataa(\Selector3~2_combout ),
	.datab(\dev_out[120]~489_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[120]~94_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[120]~94 .lut_mask = 16'hCCAA;
defparam \dev_out[120]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[120]~529 (
// Equation(s):
// \dev_out[120]~529_combout  = (\dev_out[65]~417_combout  & ((\adress[5]~input_o ) # ((\adress[3]~input_o  & \adress[4]~input_o ))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\dev_out[65]~417_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[120]~529_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[120]~529 .lut_mask = 16'hF080;
defparam \dev_out[120]~529 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[120]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[120]~94_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[120]~529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[120]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[120]~reg0 .is_wysiwyg = "true";
defparam \dev_out[120]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[121]~490 (
// Equation(s):
// \dev_out[121]~490_combout  = (\adress[5]~input_o  & ((\Mux6~36_combout  & (\Selector126~0_combout )) # (!\Mux6~36_combout  & ((\dev_out[121]~reg0_q )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector126~0_combout ),
	.datac(\dev_out[121]~reg0_q ),
	.datad(\Mux6~36_combout ),
	.cin(gnd),
	.combout(\dev_out[121]~490_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[121]~490 .lut_mask = 16'h88A0;
defparam \dev_out[121]~490 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[121]~491 (
// Equation(s):
// \dev_out[121]~491_combout  = (!\adress[2]~input_o  & ((\dev_out[33]~199_combout ) # ((\dev_out[121]~reg0_q  & !\adress[1]~input_o ))))

	.dataa(\dev_out[33]~199_combout ),
	.datab(\dev_out[121]~reg0_q ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[121]~491_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[121]~491 .lut_mask = 16'h00AE;
defparam \dev_out[121]~491 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[121]~492 (
// Equation(s):
// \dev_out[121]~492_combout  = (\dev_out[121]~490_combout ) # ((!\adress[5]~input_o  & ((\dev_out[33]~197_combout ) # (\dev_out[121]~491_combout ))))

	.dataa(\dev_out[121]~490_combout ),
	.datab(\dev_out[33]~197_combout ),
	.datac(\dev_out[121]~491_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[121]~492_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[121]~492 .lut_mask = 16'hAAFE;
defparam \dev_out[121]~492 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[121]~95 (
// Equation(s):
// \dev_out[121]~95_combout  = (\adress[3]~input_o  & ((\dev_out[121]~492_combout ))) # (!\adress[3]~input_o  & (\Selector2~2_combout ))

	.dataa(\Selector2~2_combout ),
	.datab(\dev_out[121]~492_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[121]~95_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[121]~95 .lut_mask = 16'hCCAA;
defparam \dev_out[121]~95 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[121]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[121]~95_combout ),
	.asdata(\Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[120]~529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[121]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[121]~reg0 .is_wysiwyg = "true";
defparam \dev_out[121]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[122]~493 (
// Equation(s):
// \dev_out[122]~493_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[122]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[122]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[122]~493_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[122]~493 .lut_mask = 16'h88A0;
defparam \dev_out[122]~493 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[122]~494 (
// Equation(s):
// \dev_out[122]~494_combout  = (\dev_out[122]~493_combout ) # ((\Selector126~1_combout  & !\adress[1]~input_o ))

	.dataa(\dev_out[122]~493_combout ),
	.datab(\Selector126~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[122]~494_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[122]~494 .lut_mask = 16'hAAEE;
defparam \dev_out[122]~494 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[122]~495 (
// Equation(s):
// \dev_out[122]~495_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[122]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[122]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[122]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[122]~495_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[122]~495 .lut_mask = 16'hACCC;
defparam \dev_out[122]~495 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[122]~496 (
// Equation(s):
// \dev_out[122]~496_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\Selector1~49_combout )) # (!\adress[2]~input_o  & ((\dev_out[122]~495_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector1~49_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\dev_out[122]~495_combout ),
	.cin(gnd),
	.combout(\dev_out[122]~496_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[122]~496 .lut_mask = 16'hE5E0;
defparam \dev_out[122]~496 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[122]~497 (
// Equation(s):
// \dev_out[122]~497_combout  = (\adress[5]~input_o  & ((\dev_out[122]~496_combout  & ((\dev_out[122]~reg0_q ))) # (!\dev_out[122]~496_combout  & (\dev_out[122]~494_combout )))) # (!\adress[5]~input_o  & (((\dev_out[122]~496_combout ))))

	.dataa(\dev_out[122]~494_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[122]~496_combout ),
	.datad(\dev_out[122]~reg0_q ),
	.cin(gnd),
	.combout(\dev_out[122]~497_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[122]~497 .lut_mask = 16'hF838;
defparam \dev_out[122]~497 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[122]~96 (
// Equation(s):
// \dev_out[122]~96_combout  = (\adress[3]~input_o  & ((\dev_out[122]~497_combout ))) # (!\adress[3]~input_o  & (\Selector1~14_combout ))

	.dataa(\Selector1~14_combout ),
	.datab(\dev_out[122]~497_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[122]~96_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[122]~96 .lut_mask = 16'hCCAA;
defparam \dev_out[122]~96 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[122]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[122]~96_combout ),
	.asdata(\Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[120]~529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[122]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[122]~reg0 .is_wysiwyg = "true";
defparam \dev_out[122]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[123]~498 (
// Equation(s):
// \dev_out[123]~498_combout  = (\dev_out[35]~207_combout ) # ((\dev_out[123]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~207_combout ),
	.datab(\dev_out[123]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[123]~498_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[123]~498 .lut_mask = 16'hEAAE;
defparam \dev_out[123]~498 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[123]~97 (
// Equation(s):
// \dev_out[123]~97_combout  = (\adress[3]~input_o  & ((\dev_out[123]~498_combout ))) # (!\adress[3]~input_o  & (\Selector0~1_combout ))

	.dataa(\Selector0~1_combout ),
	.datab(\dev_out[123]~498_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[123]~97_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[123]~97 .lut_mask = 16'hCCAA;
defparam \dev_out[123]~97 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[123]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[123]~97_combout ),
	.asdata(\Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[120]~529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[123]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[123]~reg0 .is_wysiwyg = "true";
defparam \dev_out[123]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[124]~499 (
// Equation(s):
// \dev_out[124]~499_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[124]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[124]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[124]~499_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[124]~499 .lut_mask = 16'h00AC;
defparam \dev_out[124]~499 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[124]~500 (
// Equation(s):
// \dev_out[124]~500_combout  = (!\adress[5]~input_o  & ((\dev_out[124]~499_combout ) # ((\adress[1]~input_o  & \Selector126~33_combout ))))

	.dataa(\dev_out[124]~499_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector126~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[124]~500_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[124]~500 .lut_mask = 16'h00EA;
defparam \dev_out[124]~500 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[124]~501 (
// Equation(s):
// \dev_out[124]~501_combout  = (\adress[5]~input_o  & ((\Selector1~52_combout  & (\dev_out[124]~reg0_q )) # (!\Selector1~52_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[124]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector1~52_combout ),
	.cin(gnd),
	.combout(\dev_out[124]~501_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[124]~501 .lut_mask = 16'h88A0;
defparam \dev_out[124]~501 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[124]~502 (
// Equation(s):
// \dev_out[124]~502_combout  = (\adress[2]~input_o  & (((\dev_out[124]~500_combout ) # (\dev_out[124]~501_combout )))) # (!\adress[2]~input_o  & (\Selector1~6_combout ))

	.dataa(\Selector1~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[124]~500_combout ),
	.datad(\dev_out[124]~501_combout ),
	.cin(gnd),
	.combout(\dev_out[124]~502_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[124]~502 .lut_mask = 16'hEEE2;
defparam \dev_out[124]~502 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[124]~98 (
// Equation(s):
// \dev_out[124]~98_combout  = (\adress[3]~input_o  & ((\dev_out[124]~502_combout ))) # (!\adress[3]~input_o  & (\Selector3~0_combout ))

	.dataa(\Selector3~0_combout ),
	.datab(\dev_out[124]~502_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[124]~98_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[124]~98 .lut_mask = 16'hCCAA;
defparam \dev_out[124]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[124]~503 (
// Equation(s):
// \dev_out[124]~503_combout  = (\dev_out[65]~417_combout  & ((\adress[5]~input_o ) # ((\adress[2]~input_o  & \Selector1~4_combout ))))

	.dataa(\dev_out[65]~417_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[2]~input_o ),
	.datad(\Selector1~4_combout ),
	.cin(gnd),
	.combout(\dev_out[124]~503_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[124]~503 .lut_mask = 16'hA888;
defparam \dev_out[124]~503 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[124]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[124]~98_combout ),
	.asdata(\Selector3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[124]~503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[124]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[124]~reg0 .is_wysiwyg = "true";
defparam \dev_out[124]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[125]~504 (
// Equation(s):
// \dev_out[125]~504_combout  = (\dev_out[33]~198_combout  & (((\Selector126~24_combout ) # (\dev_out[33]~199_combout )))) # (!\dev_out[33]~198_combout  & (\dev_out[125]~reg0_q ))

	.dataa(\dev_out[125]~reg0_q ),
	.datab(\dev_out[33]~198_combout ),
	.datac(\Selector126~24_combout ),
	.datad(\dev_out[33]~199_combout ),
	.cin(gnd),
	.combout(\dev_out[125]~504_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[125]~504 .lut_mask = 16'hEEE2;
defparam \dev_out[125]~504 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[125]~505 (
// Equation(s):
// \dev_out[125]~505_combout  = (\Selector2~12_combout ) # ((\adress[2]~input_o  & \dev_out[125]~504_combout ))

	.dataa(\Selector2~12_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[125]~504_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[125]~505_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[125]~505 .lut_mask = 16'hEAEA;
defparam \dev_out[125]~505 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[125]~99 (
// Equation(s):
// \dev_out[125]~99_combout  = (\adress[3]~input_o  & ((\dev_out[125]~505_combout ))) # (!\adress[3]~input_o  & (\Selector2~0_combout ))

	.dataa(\Selector2~0_combout ),
	.datab(\dev_out[125]~505_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[125]~99_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[125]~99 .lut_mask = 16'hCCAA;
defparam \dev_out[125]~99 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[125]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[125]~99_combout ),
	.asdata(\Selector2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[124]~503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[125]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[125]~reg0 .is_wysiwyg = "true";
defparam \dev_out[125]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~54 (
// Equation(s):
// \Selector1~54_combout  = (!\adress[5]~input_o  & ((\Selector1~53_combout ) # ((\dev_out[126]~reg0_q  & \Selector1~59_combout ))))

	.dataa(\Selector1~53_combout ),
	.datab(\dev_out[126]~reg0_q ),
	.datac(\Selector1~59_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Selector1~54_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~54 .lut_mask = 16'h00EA;
defparam \Selector1~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~55 (
// Equation(s):
// \Selector1~55_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[126]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[126]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector1~55_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~55 .lut_mask = 16'h88A0;
defparam \Selector1~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~56 (
// Equation(s):
// \Selector1~56_combout  = (\adress[2]~input_o  & (((\dev_out[74]~175_combout ) # (\Selector1~55_combout )))) # (!\adress[2]~input_o  & (\Selector1~8_combout ))

	.dataa(\Selector1~8_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~175_combout ),
	.datad(\Selector1~55_combout ),
	.cin(gnd),
	.combout(\Selector1~56_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~56 .lut_mask = 16'hEEE2;
defparam \Selector1~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~57 (
// Equation(s):
// \Selector1~57_combout  = (\adress[4]~input_o  & ((\adress[3]~input_o  & (\Selector1~56_combout )) # (!\adress[3]~input_o  & ((\Selector1~24_combout )))))

	.dataa(\adress[4]~input_o ),
	.datab(\Selector1~56_combout ),
	.datac(\Selector1~24_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector1~57_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~57 .lut_mask = 16'h88A0;
defparam \Selector1~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~58 (
// Equation(s):
// \Selector1~58_combout  = (\adress[5]~input_o  & ((\Selector1~57_combout ) # ((\Selector1~51_combout  & !\adress[4]~input_o ))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector1~57_combout ),
	.datac(\Selector1~51_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Selector1~58_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~58 .lut_mask = 16'h88A8;
defparam \Selector1~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[126]~506 (
// Equation(s):
// \dev_out[126]~506_combout  = (\dev_out[65]~417_combout  & (((\Selector1~54_combout ) # (\Selector1~58_combout )))) # (!\dev_out[65]~417_combout  & (\dev_out[126]~reg0_q ))

	.dataa(\dev_out[126]~reg0_q ),
	.datab(\dev_out[65]~417_combout ),
	.datac(\Selector1~54_combout ),
	.datad(\Selector1~58_combout ),
	.cin(gnd),
	.combout(\dev_out[126]~506_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[126]~506 .lut_mask = 16'hEEE2;
defparam \dev_out[126]~506 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[126]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[126]~506_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[126]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[126]~reg0 .is_wysiwyg = "true";
defparam \dev_out[126]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[127]~507 (
// Equation(s):
// \dev_out[127]~507_combout  = (\adress[5]~input_o  & ((\dev_out[65]~417_combout  & (\Selector0~10_combout )) # (!\dev_out[65]~417_combout  & ((\dev_out[127]~reg0_q ))))) # (!\adress[5]~input_o  & (((\dev_out[127]~reg0_q ))))

	.dataa(\Selector0~10_combout ),
	.datab(\dev_out[127]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_out[65]~417_combout ),
	.cin(gnd),
	.combout(\dev_out[127]~507_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[127]~507 .lut_mask = 16'hACCC;
defparam \dev_out[127]~507 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[127]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[127]~507_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[127]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[127]~reg0 .is_wysiwyg = "true";
defparam \dev_out[127]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \enter_out~0 (
// Equation(s):
// \enter_out~0_combout  = (\new_out~input_o  & (!\Equal2~0_combout  & (!\disp~0_combout  & !\Equal5~2_combout )))

	.dataa(\new_out~input_o ),
	.datab(\Equal2~0_combout ),
	.datac(\disp~0_combout ),
	.datad(\Equal5~2_combout ),
	.cin(gnd),
	.combout(\enter_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \enter_out~0 .lut_mask = 16'h0002;
defparam \enter_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \enter_out~1 (
// Equation(s):
// \enter_out~1_combout  = (\Equal2~0_combout  & (\new_out~input_o  & (!\disp~0_combout  & !\Equal5~2_combout )))

	.dataa(\Equal2~0_combout ),
	.datab(\new_out~input_o ),
	.datac(\disp~0_combout ),
	.datad(\Equal5~2_combout ),
	.cin(gnd),
	.combout(\enter_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \enter_out~1 .lut_mask = 16'h0008;
defparam \enter_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \enter_out~2 (
// Equation(s):
// \enter_out~2_combout  = (\disp~0_combout  & (\new_out~input_o  & (!\Equal2~0_combout  & !\Equal5~2_combout )))

	.dataa(\disp~0_combout ),
	.datab(\new_out~input_o ),
	.datac(\Equal2~0_combout ),
	.datad(\Equal5~2_combout ),
	.cin(gnd),
	.combout(\enter_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \enter_out~2 .lut_mask = 16'h0008;
defparam \enter_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \enter_out~3 (
// Equation(s):
// \enter_out~3_combout  = (\Equal2~0_combout  & (\disp~0_combout  & (\new_out~input_o  & !\Equal5~2_combout )))

	.dataa(\Equal2~0_combout ),
	.datab(\disp~0_combout ),
	.datac(\new_out~input_o ),
	.datad(\Equal5~2_combout ),
	.cin(gnd),
	.combout(\enter_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \enter_out~3 .lut_mask = 16'h0080;
defparam \enter_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \drs[15]~input (
	.i(drs[15]),
	.ibar(gnd),
	.o(\drs[15]~input_o ));
// synopsys translate_off
defparam \drs[15]~input .bus_hold = "false";
defparam \drs[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[16]~input (
	.i(drs[16]),
	.ibar(gnd),
	.o(\drs[16]~input_o ));
// synopsys translate_off
defparam \drs[16]~input .bus_hold = "false";
defparam \drs[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[17]~input (
	.i(drs[17]),
	.ibar(gnd),
	.o(\drs[17]~input_o ));
// synopsys translate_off
defparam \drs[17]~input .bus_hold = "false";
defparam \drs[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[18]~input (
	.i(drs[18]),
	.ibar(gnd),
	.o(\drs[18]~input_o ));
// synopsys translate_off
defparam \drs[18]~input .bus_hold = "false";
defparam \drs[18]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[19]~input (
	.i(drs[19]),
	.ibar(gnd),
	.o(\drs[19]~input_o ));
// synopsys translate_off
defparam \drs[19]~input .bus_hold = "false";
defparam \drs[19]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[20]~input (
	.i(drs[20]),
	.ibar(gnd),
	.o(\drs[20]~input_o ));
// synopsys translate_off
defparam \drs[20]~input .bus_hold = "false";
defparam \drs[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[21]~input (
	.i(drs[21]),
	.ibar(gnd),
	.o(\drs[21]~input_o ));
// synopsys translate_off
defparam \drs[21]~input .bus_hold = "false";
defparam \drs[21]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[22]~input (
	.i(drs[22]),
	.ibar(gnd),
	.o(\drs[22]~input_o ));
// synopsys translate_off
defparam \drs[22]~input .bus_hold = "false";
defparam \drs[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[23]~input (
	.i(drs[23]),
	.ibar(gnd),
	.o(\drs[23]~input_o ));
// synopsys translate_off
defparam \drs[23]~input .bus_hold = "false";
defparam \drs[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[24]~input (
	.i(drs[24]),
	.ibar(gnd),
	.o(\drs[24]~input_o ));
// synopsys translate_off
defparam \drs[24]~input .bus_hold = "false";
defparam \drs[24]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[25]~input (
	.i(drs[25]),
	.ibar(gnd),
	.o(\drs[25]~input_o ));
// synopsys translate_off
defparam \drs[25]~input .bus_hold = "false";
defparam \drs[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[26]~input (
	.i(drs[26]),
	.ibar(gnd),
	.o(\drs[26]~input_o ));
// synopsys translate_off
defparam \drs[26]~input .bus_hold = "false";
defparam \drs[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[27]~input (
	.i(drs[27]),
	.ibar(gnd),
	.o(\drs[27]~input_o ));
// synopsys translate_off
defparam \drs[27]~input .bus_hold = "false";
defparam \drs[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[28]~input (
	.i(drs[28]),
	.ibar(gnd),
	.o(\drs[28]~input_o ));
// synopsys translate_off
defparam \drs[28]~input .bus_hold = "false";
defparam \drs[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[29]~input (
	.i(drs[29]),
	.ibar(gnd),
	.o(\drs[29]~input_o ));
// synopsys translate_off
defparam \drs[29]~input .bus_hold = "false";
defparam \drs[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[30]~input (
	.i(drs[30]),
	.ibar(gnd),
	.o(\drs[30]~input_o ));
// synopsys translate_off
defparam \drs[30]~input .bus_hold = "false";
defparam \drs[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[31]~input (
	.i(drs[31]),
	.ibar(gnd),
	.o(\drs[31]~input_o ));
// synopsys translate_off
defparam \drs[31]~input .bus_hold = "false";
defparam \drs[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign e_data[0] = \e_data[0]~output_o ;

assign e_data[1] = \e_data[1]~output_o ;

assign e_data[2] = \e_data[2]~output_o ;

assign e_data[3] = \e_data[3]~output_o ;

assign e_data[4] = \e_data[4]~output_o ;

assign e_data[5] = \e_data[5]~output_o ;

assign e_data[6] = \e_data[6]~output_o ;

assign e_data[7] = \e_data[7]~output_o ;

assign e_data[8] = \e_data[8]~output_o ;

assign e_data[9] = \e_data[9]~output_o ;

assign e_data[10] = \e_data[10]~output_o ;

assign e_data[11] = \e_data[11]~output_o ;

assign e_data[12] = \e_data[12]~output_o ;

assign e_data[13] = \e_data[13]~output_o ;

assign e_data[14] = \e_data[14]~output_o ;

assign e_data[15] = \e_data[15]~output_o ;

assign e_data[16] = \e_data[16]~output_o ;

assign e_data[17] = \e_data[17]~output_o ;

assign e_data[18] = \e_data[18]~output_o ;

assign e_data[19] = \e_data[19]~output_o ;

assign e_data[20] = \e_data[20]~output_o ;

assign e_data[21] = \e_data[21]~output_o ;

assign e_data[22] = \e_data[22]~output_o ;

assign e_data[23] = \e_data[23]~output_o ;

assign e_data[24] = \e_data[24]~output_o ;

assign e_data[25] = \e_data[25]~output_o ;

assign e_data[26] = \e_data[26]~output_o ;

assign e_data[27] = \e_data[27]~output_o ;

assign e_data[28] = \e_data[28]~output_o ;

assign e_data[29] = \e_data[29]~output_o ;

assign e_data[30] = \e_data[30]~output_o ;

assign e_data[31] = \e_data[31]~output_o ;

assign in_ready = \in_ready~output_o ;

assign out_ready = \out_ready~output_o ;

assign dev_out[0] = \dev_out[0]~output_o ;

assign dev_out[1] = \dev_out[1]~output_o ;

assign dev_out[2] = \dev_out[2]~output_o ;

assign dev_out[3] = \dev_out[3]~output_o ;

assign dev_out[4] = \dev_out[4]~output_o ;

assign dev_out[5] = \dev_out[5]~output_o ;

assign dev_out[6] = \dev_out[6]~output_o ;

assign dev_out[7] = \dev_out[7]~output_o ;

assign dev_out[8] = \dev_out[8]~output_o ;

assign dev_out[9] = \dev_out[9]~output_o ;

assign dev_out[10] = \dev_out[10]~output_o ;

assign dev_out[11] = \dev_out[11]~output_o ;

assign dev_out[12] = \dev_out[12]~output_o ;

assign dev_out[13] = \dev_out[13]~output_o ;

assign dev_out[14] = \dev_out[14]~output_o ;

assign dev_out[15] = \dev_out[15]~output_o ;

assign dev_out[16] = \dev_out[16]~output_o ;

assign dev_out[17] = \dev_out[17]~output_o ;

assign dev_out[18] = \dev_out[18]~output_o ;

assign dev_out[19] = \dev_out[19]~output_o ;

assign dev_out[20] = \dev_out[20]~output_o ;

assign dev_out[21] = \dev_out[21]~output_o ;

assign dev_out[22] = \dev_out[22]~output_o ;

assign dev_out[23] = \dev_out[23]~output_o ;

assign dev_out[24] = \dev_out[24]~output_o ;

assign dev_out[25] = \dev_out[25]~output_o ;

assign dev_out[26] = \dev_out[26]~output_o ;

assign dev_out[27] = \dev_out[27]~output_o ;

assign dev_out[28] = \dev_out[28]~output_o ;

assign dev_out[29] = \dev_out[29]~output_o ;

assign dev_out[30] = \dev_out[30]~output_o ;

assign dev_out[31] = \dev_out[31]~output_o ;

assign dev_out[32] = \dev_out[32]~output_o ;

assign dev_out[33] = \dev_out[33]~output_o ;

assign dev_out[34] = \dev_out[34]~output_o ;

assign dev_out[35] = \dev_out[35]~output_o ;

assign dev_out[36] = \dev_out[36]~output_o ;

assign dev_out[37] = \dev_out[37]~output_o ;

assign dev_out[38] = \dev_out[38]~output_o ;

assign dev_out[39] = \dev_out[39]~output_o ;

assign dev_out[40] = \dev_out[40]~output_o ;

assign dev_out[41] = \dev_out[41]~output_o ;

assign dev_out[42] = \dev_out[42]~output_o ;

assign dev_out[43] = \dev_out[43]~output_o ;

assign dev_out[44] = \dev_out[44]~output_o ;

assign dev_out[45] = \dev_out[45]~output_o ;

assign dev_out[46] = \dev_out[46]~output_o ;

assign dev_out[47] = \dev_out[47]~output_o ;

assign dev_out[48] = \dev_out[48]~output_o ;

assign dev_out[49] = \dev_out[49]~output_o ;

assign dev_out[50] = \dev_out[50]~output_o ;

assign dev_out[51] = \dev_out[51]~output_o ;

assign dev_out[52] = \dev_out[52]~output_o ;

assign dev_out[53] = \dev_out[53]~output_o ;

assign dev_out[54] = \dev_out[54]~output_o ;

assign dev_out[55] = \dev_out[55]~output_o ;

assign dev_out[56] = \dev_out[56]~output_o ;

assign dev_out[57] = \dev_out[57]~output_o ;

assign dev_out[58] = \dev_out[58]~output_o ;

assign dev_out[59] = \dev_out[59]~output_o ;

assign dev_out[60] = \dev_out[60]~output_o ;

assign dev_out[61] = \dev_out[61]~output_o ;

assign dev_out[62] = \dev_out[62]~output_o ;

assign dev_out[63] = \dev_out[63]~output_o ;

assign dev_out[64] = \dev_out[64]~output_o ;

assign dev_out[65] = \dev_out[65]~output_o ;

assign dev_out[66] = \dev_out[66]~output_o ;

assign dev_out[67] = \dev_out[67]~output_o ;

assign dev_out[68] = \dev_out[68]~output_o ;

assign dev_out[69] = \dev_out[69]~output_o ;

assign dev_out[70] = \dev_out[70]~output_o ;

assign dev_out[71] = \dev_out[71]~output_o ;

assign dev_out[72] = \dev_out[72]~output_o ;

assign dev_out[73] = \dev_out[73]~output_o ;

assign dev_out[74] = \dev_out[74]~output_o ;

assign dev_out[75] = \dev_out[75]~output_o ;

assign dev_out[76] = \dev_out[76]~output_o ;

assign dev_out[77] = \dev_out[77]~output_o ;

assign dev_out[78] = \dev_out[78]~output_o ;

assign dev_out[79] = \dev_out[79]~output_o ;

assign dev_out[80] = \dev_out[80]~output_o ;

assign dev_out[81] = \dev_out[81]~output_o ;

assign dev_out[82] = \dev_out[82]~output_o ;

assign dev_out[83] = \dev_out[83]~output_o ;

assign dev_out[84] = \dev_out[84]~output_o ;

assign dev_out[85] = \dev_out[85]~output_o ;

assign dev_out[86] = \dev_out[86]~output_o ;

assign dev_out[87] = \dev_out[87]~output_o ;

assign dev_out[88] = \dev_out[88]~output_o ;

assign dev_out[89] = \dev_out[89]~output_o ;

assign dev_out[90] = \dev_out[90]~output_o ;

assign dev_out[91] = \dev_out[91]~output_o ;

assign dev_out[92] = \dev_out[92]~output_o ;

assign dev_out[93] = \dev_out[93]~output_o ;

assign dev_out[94] = \dev_out[94]~output_o ;

assign dev_out[95] = \dev_out[95]~output_o ;

assign dev_out[96] = \dev_out[96]~output_o ;

assign dev_out[97] = \dev_out[97]~output_o ;

assign dev_out[98] = \dev_out[98]~output_o ;

assign dev_out[99] = \dev_out[99]~output_o ;

assign dev_out[100] = \dev_out[100]~output_o ;

assign dev_out[101] = \dev_out[101]~output_o ;

assign dev_out[102] = \dev_out[102]~output_o ;

assign dev_out[103] = \dev_out[103]~output_o ;

assign dev_out[104] = \dev_out[104]~output_o ;

assign dev_out[105] = \dev_out[105]~output_o ;

assign dev_out[106] = \dev_out[106]~output_o ;

assign dev_out[107] = \dev_out[107]~output_o ;

assign dev_out[108] = \dev_out[108]~output_o ;

assign dev_out[109] = \dev_out[109]~output_o ;

assign dev_out[110] = \dev_out[110]~output_o ;

assign dev_out[111] = \dev_out[111]~output_o ;

assign dev_out[112] = \dev_out[112]~output_o ;

assign dev_out[113] = \dev_out[113]~output_o ;

assign dev_out[114] = \dev_out[114]~output_o ;

assign dev_out[115] = \dev_out[115]~output_o ;

assign dev_out[116] = \dev_out[116]~output_o ;

assign dev_out[117] = \dev_out[117]~output_o ;

assign dev_out[118] = \dev_out[118]~output_o ;

assign dev_out[119] = \dev_out[119]~output_o ;

assign dev_out[120] = \dev_out[120]~output_o ;

assign dev_out[121] = \dev_out[121]~output_o ;

assign dev_out[122] = \dev_out[122]~output_o ;

assign dev_out[123] = \dev_out[123]~output_o ;

assign dev_out[124] = \dev_out[124]~output_o ;

assign dev_out[125] = \dev_out[125]~output_o ;

assign dev_out[126] = \dev_out[126]~output_o ;

assign dev_out[127] = \dev_out[127]~output_o ;

assign enter_out[0] = \enter_out[0]~output_o ;

assign enter_out[1] = \enter_out[1]~output_o ;

assign enter_out[2] = \enter_out[2]~output_o ;

assign enter_out[3] = \enter_out[3]~output_o ;

assign devs_done_out[0] = \devs_done_out[0]~output_o ;

assign devs_done_out[1] = \devs_done_out[1]~output_o ;

assign devs_done_out[2] = \devs_done_out[2]~output_o ;

assign devs_done_out[3] = \devs_done_out[3]~output_o ;

assign devs_done_out[4] = \devs_done_out[4]~output_o ;

assign devs_enter_in[0] = \devs_enter_in[0]~output_o ;

assign devs_enter_in[1] = \devs_enter_in[1]~output_o ;

assign devs_enter_in[2] = \devs_enter_in[2]~output_o ;

assign devs_enter_in[3] = \devs_enter_in[3]~output_o ;

assign devs_enter_in[4] = \devs_enter_in[4]~output_o ;

assign output_state[0] = \output_state[0]~output_o ;

assign output_state[1] = \output_state[1]~output_o ;

assign input_state[0] = \input_state[0]~output_o ;

assign input_state[1] = \input_state[1]~output_o ;

assign disk_read = \disk_read~output_o ;

endmodule
