# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../lab05.srcs/sources_1/new/DataMemory.vhd" \

vhdl xil_defaultlib  \
"../../../../lab05.srcs/sim_1/new/data_memory_tb.vhd" \

# Do not sort compile order
nosort
