Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov  8 18:55:56 2023
| Host         : DESKTOP-CA1TKI1 running 64-bit major release  (build 9200)
| Command      : report_drc -file neorv32_integration_top_drc_opted.rpt -pb neorv32_integration_top_drc_opted.pb -rpx neorv32_integration_top_drc_opted.rpx
| Design       : neorv32_integration_top
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 47
+-----------+------------------+----------------------------+------------+
| Rule      | Severity         | Description                | Violations |
+-----------+------------------+----------------------------+------------+
| LUTLP-1   | Critical Warning | Combinatorial Loop Alert   | 1          |
| NSTD-1    | Critical Warning | Unspecified I/O Standard   | 1          |
| UCIO-1    | Critical Warning | Unconstrained Logical Port | 1          |
| CHECK-3   | Warning          | Report rule limit reached  | 2          |
| IOCNT-1   | Warning          | Number of IOs              | 1          |
| REQP-1839 | Warning          | RAMB36 async control check | 20         |
| REQP-1840 | Warning          | RAMB18 async control check | 20         |
| ZPS7-1    | Warning          | PS7 block required         | 1          |
+-----------+------------------+----------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-1#1 Critical Warning
Combinatorial Loop Alert  
2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is rv_top/neorv32_top_inst/io_system.neorv32_trng_inst_true.neorv32_trng_inst/neoTRNG_inst/neoTRNG_cell_inst[0].neoTRNG_cell_inst_i/enable_sreg_l_reg[0]_0. Please evaluate your design. The cells in the loop are: rv_top/neorv32_top_inst/io_system.neorv32_trng_inst_true.neorv32_trng_inst/neoTRNG_inst/neoTRNG_cell_inst[0].neoTRNG_cell_inst_i/real_hardware.inv_chain_s_reg[2]_i_1
rv_top/neorv32_top_inst/io_system.neorv32_trng_inst_true.neorv32_trng_inst/neoTRNG_inst/neoTRNG_cell_inst[2].neoTRNG_cell_inst_i/real_hardware.inv_chain_s_reg[2]_i_3.
Related violations: <none>

NSTD-1#1 Critical Warning
Unspecified I/O Standard  
248 out of 248 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: cfs_out_o, gpio_o[31:0], jtag_tdi_i, jtag_tdo_o, m_axi_aclk,
m_axi_araddr[31:0], m_axi_arprot[2:0], m_axi_awaddr[31:0],
m_axi_awprot[2:0], m_axi_bresp[1:0], m_axi_rdata[31:0], m_axi_rresp[1:0],
m_axi_wdata[31:0], m_axi_wstrb[3:0], s0_axis_tdata[31:0]
 (the first 15 of 53 listed).
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
248 out of 248 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: cfs_out_o, gpio_o[31:0], jtag_tdi_i, jtag_tdo_o, m_axi_aclk,
m_axi_araddr[31:0], m_axi_arprot[2:0], m_axi_awaddr[31:0],
m_axi_awprot[2:0], m_axi_bresp[1:0], m_axi_rdata[31:0], m_axi_rresp[1:0],
m_axi_wdata[31:0], m_axi_wstrb[3:0], s0_axis_tdata[31:0]
 (the first 15 of 53 listed).
Related violations: <none>

CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

CHECK-3#2 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

IOCNT-1#1 Warning
Number of IOs  
The design contains 248 unplaced I/O ports while the target device, xc7z020clg400-1, has 125 remaining available user I/O pins. This DRC assumes that all ports which do not drive MGT pins should be placed on user I/O pins. To correct this issue:
1. Ensure you are targeting the correct device and package. Select a larger device or different package if necessary.
2. Check the top-level ports of the design to ensure the correct number of ports are specified.
3. Consider design changes to reduce the number of user I/O pins needed.

Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[6] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[1]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[rf_wb_en]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[6] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[1]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[rf_zero_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[6] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[1]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[ir][16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[6] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[1]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[ir][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[6] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[1]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[7] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[2]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[rf_wb_en]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[7] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[2]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[rf_zero_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[7] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[2]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[ir][17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[7] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[2]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[ir][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[7] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[2]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[8] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[3]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[rf_wb_en]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[8] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[3]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[rf_zero_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[8] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[3]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[ir][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[8] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[3]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[ir][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[8] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[3]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[9] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[4]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[rf_wb_en]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[9] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[4]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[rf_zero_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[9] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[4]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[ir][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[9] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[4]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[ir][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg has an input control pin rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/ADDRARDADDR[9] (net: rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/ADDRARDADDR[4]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[9]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[lsu_req]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[9]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mar_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[9]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/FSM_sequential_arbiter_reg[state][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/FSM_sequential_arbiter_reg[state][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/arbiter_reg[a_req]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/arbiter_reg[b_req]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[lsu_req]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[w_pnt][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[w_pnt][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[r_pnt][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[r_pnt][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[w_pnt][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[w_pnt][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mar_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/D[10]) which is driven by a register (rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


