From 7217fcd0e4696cff75f449092caa9e192b1ab47b Mon Sep 17 00:00:00 2001
From: Seif Mazareeb <seif@marvell.com>
Date: Wed, 16 May 2012 20:26:53 +0300
Subject: [PATCH 191/609] DSMP syncing CC to release 2.1.0

Signed-off-by: Seif Mazareeb <seif@marvell.com>
---
 .../armada_xp_family/boardEnv/mvBoardEnvSpec.h     |  100 ++++++++++++++------
 .../armada_xp_family/ctrlEnv/mvCtrlEnvLib.c        |   66 +++++++------
 arch/arm/plat-armada/mv_hal/ddr2_3/mvDramIfRegs.h  |    9 +-
 3 files changed, 113 insertions(+), 62 deletions(-)

--- a/arch/arm/mach-armadaxp/armada_xp_family/boardEnv/mvBoardEnvSpec.h
+++ b/arch/arm/mach-armadaxp/armada_xp_family/boardEnv/mvBoardEnvSpec.h
@@ -97,7 +97,8 @@ SOFTWARE, EVEN IF ADVISED OF THE POSSIBI
 #define RD_78460_NAS_ID                         (DB_88F78XX0_BP_REV2_ID + 1)
 #define DB_78X60_AMC_ID				(RD_78460_NAS_ID + 1)
 #define DB_78X60_PCAC_REV2_ID			(DB_78X60_AMC_ID + 1)
-#define MV_MAX_BOARD_ID				(DB_78X60_PCAC_REV2_ID + 1)
+#define RD_78460_CUSTOMER_ID			(DB_78X60_PCAC_REV2_ID + 1)
+#define MV_MAX_BOARD_ID				(RD_78460_CUSTOMER_ID + 1)
 #define INVALID_BAORD_ID			0xFFFFFFFF
 
 /******************/
@@ -307,6 +308,10 @@ MPP#	NAME			IN/OUT
 #define DB_78X60_PCAC_GPP_POL_MID		0x0
 #define DB_78X60_PCAC_GPP_POL_HIGH		0x0
 
+/*************************/
+/* DB-88F78XX0-PCAC-REV2 */
+/*************************/
+
 #define DB_78X60_PCAC_REV2_MPP0_7			0x00000000
 #define DB_78X60_PCAC_REV2_MPP8_15			0x00000000
 #define DB_78X60_PCAC_REV2_MPP16_23			0x00000000
@@ -316,15 +321,35 @@ MPP#	NAME			IN/OUT
 #define DB_78X60_PCAC_REV2_MPP48_55			0x00000000
 #define DB_78X60_PCAC_REV2_MPP56_63			0x00000000
 #define DB_78X60_PCAC_REV2_MPP64_67			0x00000000
+
+/* GPPs
+MPP#	NAME			IN/OUT
+----------------------------------------------
+16	Jumper 1 			IN
+17	Jumper 2 			IN
+18	Jumper 3 			IN
+19	Jumper 4 			IN
+20	Jumper 5 			IN
+21	GP				OUT
+23	UsbDevice_Vbus			IN
+53	7seg bit0			OUT
+54	7seg bit1			OUT
+55	7seg bit2			OUT
+56	7seg bit3			OUT
+*/
+
 #define DB_78X60_PCAC_REV2_GPP_OUT_ENA_LOW		(~(BIT26 | BIT27))
 #define DB_78X60_PCAC_REV2_GPP_OUT_ENA_MID		(~(BIT16 | BIT21 | BIT22 | BIT23 | BIT24))
 #define DB_78X60_PCAC_REV2_GPP_OUT_ENA_HIGH		(~(0x0))
+
 #define DB_78X60_PCAC_REV2_GPP_OUT_VAL_LOW		0x0
 #define DB_78X60_PCAC_REV2_GPP_OUT_VAL_MID		0x0
 #define DB_78X60_PCAC_REV2_GPP_OUT_VAL_HIGH		0x0
+
 #define DB_78X60_PCAC_REV2_GPP_POL_LOW		0x0
 #define DB_78X60_PCAC_REV2_GPP_POL_MID		0x0
 #define DB_78X60_PCAC_REV2_GPP_POL_HIGH		0x0
+
 /********************/
 /* FPGA-88F78XX0-BP */
 /********************/
@@ -359,34 +384,6 @@ MPP#	NAME			IN/OUT
 #define FPGA_88F78XX0_GPP_POL_MID		0x0
 #define FPGA_88F78XX0_GPP_POL_HIGH		0x0
 
-/********************/
-/* DB-78460-AMC     */
-/********************/
-
-
-/* GPPs
-MPP#	NAME		IN/OUT
-----------------------------------------------
-16	MB_INT#		IN
-17	Phy1_INT#	IN
-18	Phy2_INT#	IN
-19	Brd_Led_0	OUT
-21	Brd_Led_1	OUT
-23	Brd_Led_2	OUT
-29	Brd_Led_3	OUT
-30	Brd_Led_4	OUT
-34	Dbg_JP0		IN
-35	Dbg_JP1		IN
-40	Dbg_JP2		IN
-41	Dbg_JP3		IN
-42	Dbg_JP4		IN
-53	7 Segment 0	OUT
-54	7 Segment 1	OUT
-55	7 Segment 2	OUT
-56	7 Segment 3	OUT
-*/
-
-
 
 
 /********************/
@@ -409,7 +406,7 @@ MPP#	NAME		IN/OUT
 16	MB_INT#		IN
 17	Phy1_INT#	IN
 18	Phy2_INT#	IN
-19	Brd_Led_0	OUT
+19	Brd_Led_0	IN (for next board)
 21	Brd_Led_1	OUT
 23	Brd_Led_2	OUT
 29	Brd_Led_3	OUT
@@ -437,4 +434,47 @@ MPP#	NAME		IN/OUT
 #define DB_78X60_AMC_GPP_POL_MID		0x0
 #define DB_78X60_AMC_GPP_POL_HIGH		0x0
 
+
+
+/**********************/
+/* DB-AXP-CUSTOMER         */
+/**********************/
+
+#define RD_78460_CUSTOMER_MPP0_7             0x00000000
+#define RD_78460_CUSTOMER_MPP8_15		0x00000000
+#define RD_78460_CUSTOMER_MPP16_23		0x33000000
+#define RD_78460_CUSTOMER_MPP24_31		0x11000000 /* bits[27:24] = 0x5 to enable PMm for CPU0 */
+#define RD_78460_CUSTOMER_MPP32_39		0x11111111
+#define RD_78460_CUSTOMER_MPP40_47		0x00221100 /* bits[3:0] = 0x3 to enable PM for CPU1 */
+#define RD_78460_CUSTOMER_MPP48_55		0x00000003
+#define RD_78460_CUSTOMER_MPP56_63		0x00000000 /* bits[7:4] = 0x1 to enable PM for CPU2/3 */
+#define RD_78460_CUSTOMER_MPP64_67		0x00000000
+
+/* GPPs
+MPP#	NAME			IN/OUT
+----------------------------------------------
+21	SW_Reset_		OUT
+25      Phy_Int#                IN
+28      SDI_WP                  IN
+29      SDI_Status              IN
+54-61   On GPP Connector        ?
+62      Switch Interrupt        IN
+63-65   Reserved from SW Board  ?
+66      SW_BRD connected        IN
+
+*/
+#define RD_78460_CUSTOMER_GPP_OUT_ENA_LOW	(~(BIT21))
+#define RD_78460_CUSTOMER_GPP_OUT_ENA_MID	(~(0x0))
+#define RD_78460_CUSTOMER_GPP_OUT_ENA_HIGH	(~(0x0))
+
+#define RD_78460_CUSTOMER_GPP_OUT_VAL_LOW	(BIT21)
+#define RD_78460_CUSTOMER_GPP_OUT_VAL_MID	0x0
+#define RD_78460_CUSTOMER_GPP_OUT_VAL_HIGH	0x0
+
+#define RD_78460_CUSTOMER_GPP_POL_LOW		0x0
+#define RD_78460_CUSTOMER_GPP_POL_MID		0x0
+#define RD_78460_CUSTOMER_GPP_POL_HIGH		0x0
+
+
+
 #endif /* __INCmvBoardEnvSpech */
--- a/arch/arm/mach-armadaxp/armada_xp_family/ctrlEnv/mvCtrlEnvLib.c
+++ b/arch/arm/mach-armadaxp/armada_xp_family/ctrlEnv/mvCtrlEnvLib.c
@@ -121,7 +121,7 @@ MV_BIOS_MODE bios_modes[BIOS_MODES_NUM]
        {"78480", 0x16, 0x7846, 0x3, 0x2, 0x0, 0x5, 0x0, 0x3, 0x2, 0x0}
 };
 #else
-/*DBConf ConfID Code L2Size CPUFreq CpuFreqMode FabricFreq FabricFreqMode CPU1/2/3Enable cpuEndianess dramBusWidth BootSRC BootWidth */
+/*DBConf ConfID Code L2Size CPUFreq CpuFreqMode FabricFreq  Altfabricfreq     FabricFreqMode CPU1/2/3Enable cpuEndianess dramBusWidth BootSRC BootWidth */
 /*	                       0x4d/[1:0]  0x4d/[4:2]  0x4e[0]      0x4e/[4:1]  	0x4f[0]   0x4f/[2:1]      0x4f/[3]   	  */
 {"78130",0x10, 0x7813, 0x1,  0x3,      0x0,      0x1a,		0x5,		0x1,	     0x0,	    0x1,	0x1, 	     0x3,	0x1},
 {"78160",0x12, 0x7816, 0x1,  0x3,      0x0,	 0x1a, 		0x5,		0x1,	     0x0,	    0x1, 	0x0, 	     0x3,	0x1},
@@ -346,7 +346,6 @@ MV_STATUS mvCtrlEnvInit(MV_VOID)
 	        MV_REG_BIT_SET(SOC_CTRL_REG,PCIE1_CLK_OUT_EN_MASK);
 	}
 
-
 #ifndef MV88F78X60_Z1
 	MV_REG_BIT_SET(PUP_EN_REG,0x17); /* Enable GBE0, GBE1, LCD and NFC PUP */
 #endif
@@ -510,10 +509,6 @@ MV_U32 mvCtrlEthMaxPortGet(MV_VOID)
 	MV_U32 devId;
 
 	devId = mvCtrlModelGet();
-#if 0
-	/* FIXME - assuming MV_78460_DEV_ID */
-	devId = MV_78460_DEV_ID;
-#endif
 	switch (devId) {
 	case MV_78130_DEV_ID:
 	case MV_6710_DEV_ID:
@@ -872,23 +867,7 @@ MV_U16 mvCtrlModelGet(MV_VOID)
 
 
 	model = (MV_U16) ((devId >> 16) & 0xFFFF);
-#if 0
-	/* FIXME */
-	/* Temperarely override model numebr for Z1 */
-	switch (model) {
-	case MV_78130_DEV_ID:
-	case MV_78160_DEV_ID:
-	case MV_78230_DEV_ID:
-	case MV_78260_DEV_ID:
-	case MV_78460_DEV_ID:
-		model = MV_78460_DEV_ID;
-		break;
 
-	/* Fallback: assume 78460 */
-	default:
-		model = MV_78460_DEV_ID;
-	}
-#endif
 	return model;
 }
 
@@ -1585,7 +1564,6 @@ MV_VOID mvCtrlPwrClckSet(MV_UNIT_ID unit
 			MV_REG_BIT_RESET(POWER_MNG_CTRL_REG, PMC_TDMSTOPCLOCK_MASK);
 		else
 			MV_REG_BIT_SET(POWER_MNG_CTRL_REG, PMC_TDMSTOPCLOCK_MASK);
-
 		break;
 	default:
 		break;
@@ -2096,6 +2074,7 @@ MV_STATUS mvCtrlSerdesPhyConfig(MV_VOID)
 		if (MV_TRUE ==  mvBoardIsGbEPortConnected(1))
 			powermngmntctrlregmap = powermngmntctrlregmap | PMC_GESTOPCLOCK_MASK(1);
 
+
 	/* Hard core enable DDR, USB, SDIO, LCD, XOR, IDMA, CESA cause we don't support this at this momemt*/
 	powermngmntctrlregmap = powermngmntctrlregmap | (BIT0  | BIT13 | (0x1FF<<16) | BIT24 | BIT25 | BIT28 | BIT31);
 	DB(mvOsPrintf("%s:Shutting down unused interfaces:\n", __func__));
@@ -2139,20 +2118,19 @@ MV_STATUS mvCtrlSerdesPhyConfig(MV_VOID)
 #endif
 	/*apply clock gatting*/
 	MV_REG_WRITE(POWER_MNG_CTRL_REG, MV_REG_READ(POWER_MNG_CTRL_REG) & powermngmntctrlregmap);
-
 	/*the Sata driver doesn't support clock gating at this point so we enable the logic to the block*/
 	MV_REG_WRITE(POWER_MNG_CTRL_REG, MV_REG_READ(POWER_MNG_CTRL_REG) | (BIT15 | BIT30));
 #endif /* defined(MV_INCLUDE_CLK_PWR_CNTRL) */
 
 
 
-
-
+#if 0
+	#define MV_PEX_UNIT_TO_IF(pexUnit)	((pexUnit < 3) ? (pexUnit*4) : 9)
 	for (pexUnit = 0; pexUnit < mvCtrlPexMaxUnitGet(); pexUnit++) {
 		if (boardPexInfo->pexUnitCfg[pexUnit].pexCfg == PEX_BUS_DISABLED)
 			continue;
                  /* PEX capability workaround: setting capability as GEN1 or GEN2 according to SatR (valid only for DB board) , (Mark , Moti) */
-                tmp = MV_REG_READ(PEX_LINK_CAPABILITIES_REG(pexUnit));
+                tmp = MV_REG_READ(PEX_LINK_CAPABILITIES_REG(MV_PEX_UNIT_TO_IF(pexUnit)));
                 tmp &= ~(0xF);
                 switch (mvBoardPexCapabilityGet()) {
                     case 0x0:
@@ -2163,8 +2141,40 @@ MV_STATUS mvCtrlSerdesPhyConfig(MV_VOID)
                               tmp |= 0x2;
                               break;
                   }
-                      MV_REG_WRITE(PEX_LINK_CAPABILITIES_REG(pexUnit), tmp);
+                      MV_REG_WRITE(PEX_LINK_CAPABILITIES_REG(MV_PEX_UNIT_TO_IF(pexUnit)), tmp);
 		}
+#else
+		for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
+	                if (serdesLineNum < 8)
+                                serdesLineCfg = (pSerdesInfo->serdesLine0_7 >> (serdesLineNum << 2)) & 0xF;
+                        else
+                                serdesLineCfg = (pSerdesInfo->serdesLine8_15 >> ((serdesLineNum - 8) << 2)) & 0xF;
+
+			if(serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_PEX]) {
+				pexUnit    = serdesLineNum >> 2;
+				pexLineNum = serdesLineNum % 4;
+				if (boardPexInfo->pexUnitCfg[pexUnit].pexCfg == PEX_BUS_DISABLED)
+					continue;
+				tmp = MV_REG_READ(PEX_LINK_CAPABILITIES_REG(MV_SERDES_NUM_TO_PEX_NUM(serdesLineNum)));
+				tmp &= ~(0xF);
+				switch (mvBoardPexCapabilityGet()) {
+				case 0x0:
+					tmp |= 0x1;
+					break;
+				case 0x1:
+				default:
+					tmp |= 0x2;
+					break;
+				}
+				MV_REG_WRITE(PEX_LINK_CAPABILITIES_REG(MV_SERDES_NUM_TO_PEX_NUM(serdesLineNum)), tmp);
+
+				if (boardPexInfo->pexUnitCfg[pexUnit].pexCfg == PEX_BUS_MODE_X4)
+                                        serdesLineNum += 3;
+                        }
+                }
+
+#endif
+
 
 
 	return status;
--- a/arch/arm/plat-armada/mv_hal/ddr2_3/mvDramIfRegs.h
+++ b/arch/arm/plat-armada/mv_hal/ddr2_3/mvDramIfRegs.h
@@ -151,12 +151,13 @@ extern "C" {
 #define REG_SDRAM_CONFIG_ECC_OFFS                               18
 #define REG_STATIC_DRAM_DLB_CONTROL                             0x1700
 #define DLB_ENABLE 0x1
-#define DLB_WRITE_COALESING 0x4
-#define DLB_AXI_PREFETCH_EN 0x8
-#define DLB_BUS_Optimization_Weights_REG     0x1704
-#define DLB_Eviction_Timers_Register_REG     0x1710
+#define DLB_WRITE_COALESING (0x1 << 2)
+#define DLB_AXI_PREFETCH_EN (0x1 << 3)
+#define DLB_MBUS_PREFETCH_EN (0x1 << 4)
 #define PreFetchNLnSzTr (0x1 << 6)
 #define PF_RegretEn (0x1<<9)
+#define DLB_BUS_Optimization_Weights_REG     0x1704
+#define DLB_Eviction_Timers_Register_REG     0x1710
 #define SameBankOPageWeight (0x1 << 0)
 #define DiffBankOPageWeight (0x1 << 2)
 #define SameCmdWeight (0x1 << 6)
