m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim
vdecoder
Z1 !s110 1665361710
!i10b 1
!s100 e5Z9_MJe?[PajRSKdKn2`2
Ih?Rl:^9aHYd7R@;_9U]o51
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1665340645
8D:/intelFPGALite/quartus/work_ece550/Checkpoint3/decoder.v
FD:/intelFPGALite/quartus/work_ece550/Checkpoint3/decoder.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1665361710.000000
!s107 D:/intelFPGALite/quartus/work_ece550/Checkpoint3/decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/intelFPGALite/quartus/work_ece550/Checkpoint3|D:/intelFPGALite/quartus/work_ece550/Checkpoint3/decoder.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/Checkpoint3
Z7 tCvgOpt 0
vdffe_ref
R1
!i10b 1
!s100 mH2[`mZ=eG1>VLCiTFmTh3
IML4LGUaJ;fSmm@R8T]zC^1
R2
R0
w1665361138
8D:/intelFPGALite/quartus/work_ece550/Checkpoint3/dffe_ref.v
FD:/intelFPGALite/quartus/work_ece550/Checkpoint3/dffe_ref.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/intelFPGALite/quartus/work_ece550/Checkpoint3/dffe_ref.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/intelFPGALite/quartus/work_ece550/Checkpoint3|D:/intelFPGALite/quartus/work_ece550/Checkpoint3/dffe_ref.v|
!i113 1
R5
R6
R7
vPRE_TRISTATE_BUF
R1
!i10b 1
!s100 dFO81XjJPOgi6lgM1oFI<3
INnz`:lHRBfk>c>?J<8eao0
R2
R0
w1665341131
8D:/intelFPGALite/quartus/work_ece550/Checkpoint3/PRE_TRISTATE_BUF.v
FD:/intelFPGALite/quartus/work_ece550/Checkpoint3/PRE_TRISTATE_BUF.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/intelFPGALite/quartus/work_ece550/Checkpoint3/PRE_TRISTATE_BUF.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/intelFPGALite/quartus/work_ece550/Checkpoint3|D:/intelFPGALite/quartus/work_ece550/Checkpoint3/PRE_TRISTATE_BUF.v|
!i113 1
R5
R6
R7
n@p@r@e_@t@r@i@s@t@a@t@e_@b@u@f
vregfile
R1
!i10b 1
!s100 3Koa^i]^]5=2@e9=QPjQK1
I_c6S>:`kdid0mOjUgZab>2
R2
R0
w1665361152
8D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v
FD:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/intelFPGALite/quartus/work_ece550/Checkpoint3|D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v|
!i113 1
R5
R6
R7
vregfile_tb
!s110 1665361711
!i10b 1
!s100 A`7U6QjY@jIdFzcTKid[B3
I;<HGbU_S367TJW7Db>]Ej0
R2
R0
w1664154140
8D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile_tb.v
FD:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile_tb.v
L0 3
R3
r1
!s85 0
31
!s108 1665361711.000000
!s107 D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/intelFPGALite/quartus/work_ece550/Checkpoint3|D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile_tb.v|
!i113 1
R5
R6
R7
