0.6
2018.2
Jun 14 2018
20:41:02
A:/STUDY_MAIN/5TH SEMESTER/Inform_technologies/Owb_processor_p2/Own_proc_p2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
A:/STUDY_MAIN/5TH SEMESTER/Inform_technologies/Owb_processor_p2/Own_proc_p2.srcs/sim_1/new/testbench.v,1666534978,verilog,,,,testbench,,,,,,,,
A:/STUDY_MAIN/5TH SEMESTER/Inform_technologies/Owb_processor_p2/Own_proc_p2.srcs/sources_1/new/alu_riscv.v,1666531284,verilog,,A:/STUDY_MAIN/5TH SEMESTER/Inform_technologies/Owb_processor_p2/Own_proc_p2.srcs/sim_1/new/testbench.v,A:/STUDY_MAIN/5TH SEMESTER/Inform_technologies/Owb_processor_p2/Own_proc_p2.srcs/sources_1/new/define_file.v,alu_riscv,,,,,,,,
A:/STUDY_MAIN/5TH SEMESTER/Inform_technologies/Owb_processor_p2/Own_proc_p2.srcs/sources_1/new/define_file.v,1666167386,verilog,,,,define_file,,,,,,,,
