

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_xejNEf
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_R1Svih"
Running: cat _ptx_R1Svih | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_91n3Kj
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_91n3Kj --output-file  /dev/null 2> _ptx_R1Svihinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_R1Svih _ptx2_91n3Kj _ptx_R1Svihinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Wed Mar  2 01:16:19 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(53,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(47,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1248,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1248,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1248,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1249,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1250,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1251,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1259,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1259,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1260,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1260,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1260,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1260,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1261,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1261,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1262,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1262,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1263,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1263,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1267,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1268,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1268,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1268,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1269,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1270,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1271,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1281,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1281,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1282,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1282,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1282,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1284,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1285,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1290,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1290,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1291,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1292,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1293,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1295,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1295,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1295,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1296,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1298,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1306,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1306,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1306,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1306,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1306,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1306,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1307,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1307,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1308,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1308,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1309,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1310,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1310,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1310,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1312,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1312,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1312,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1313,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1313,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1313,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1313,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1313,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1314,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1314,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1314,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1314,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1315,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1315,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1323,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1323,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1323,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1324,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1326,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1326,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1327,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1328,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1330,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1330,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1330,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1330,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1331,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1331,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1331,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1331,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1331,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1332,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1333,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1333,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1334,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1336,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1344,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1348,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1348,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1350,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1351,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1360,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1360,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1360,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1361,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1362,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1363,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1366,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1366,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1366,0), 3 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(154,0,0) tid=(86,0,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1367,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1368,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1369,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(139,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 473448 (ipc=315.6) sim_rate=157816 (inst/sec) elapsed = 0:0:00:03 / Wed Mar  2 01:16:20 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(167,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1741,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1741,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1742,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1742,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1747,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1748,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1761,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1762,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1770,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1771,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1772,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1773,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1777,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1778,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1779,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1779,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1779,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1779,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1780,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1780,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1781,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1781,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1783,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1784,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1785,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1786,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1786,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1786,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1787,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1787,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1797,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1797,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1798,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1799,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1802,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1804,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1804,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1805,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1805,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1806,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1810,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1810,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1811,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1811,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1819,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1820,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1820,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1821,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1823,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1824,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1824,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1825,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1825,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1826,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1826,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1828,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1837,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1838,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1853,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1854,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1854,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1854,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1855,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1856,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(122,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1865,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1872,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1876,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1878,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1879,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1879,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1879,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1879,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1880,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1880,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1881,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1883,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1884,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1886,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1887,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1891,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1891,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1891,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1891,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1892,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1892,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1892,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1892,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1893,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1893,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1900,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1906,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1907,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1915,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1916,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1919,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1920,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1921,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1923,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1924,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1928,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1929,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1929,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1930,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1930,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1931,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1935,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1936,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1936,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1937,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1937,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1938,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1950,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1950,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1950,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1950,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1951,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1951,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1963,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1963,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1964,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1964,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1965,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1970,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1971,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1973,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1973,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1974,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1974,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1981,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1981,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(236,0,0) tid=(75,0,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1982,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1982,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1998,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2006,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2011,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2014,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2014,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2014,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2017,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2017,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2034,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2042,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2043,0), 4 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(237,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2177,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2202,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2203,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2209,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2220,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2226,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2233,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2233,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2243,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2245,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2265,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2270,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2273,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2273,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2282,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2283,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2292,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2295,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2314,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2322,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2326,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2331,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2337,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2349,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2349,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2358,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2358,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2360,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2361,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2364,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2364,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2370,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2372,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2376,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2378,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2380,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2385,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2388,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2388,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2391,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2393,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2395,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2395,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2397,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2409,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2412,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2423,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2426,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2426,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2427,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2427,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2427,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2431,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2435,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2439,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2441,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2441,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 917494 (ipc=367.0) sim_rate=229373 (inst/sec) elapsed = 0:0:00:04 / Wed Mar  2 01:16:21 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5892,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5893
gpu_sim_insn = 917736
gpu_ipc =     155.7332
gpu_tot_sim_cycle = 5893
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.7332
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 280
gpu_stall_icnt2sh    = 263
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7402	W0_Idle:18369	W0_Scoreboard:23088	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 323 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5892 
mrq_lat_table:495 	11 	33 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	347 	180 	11 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1563         0      5874         0         0         0         0         0         0         0       928       904      1751      1766         0         0 
dram[1]:      1179         0         0         0         0         0         0         0         0         0       935       907      1741      1735         0      3944 
dram[2]:         0         0         0      3071         0      1604         0         0         0      4277       947       910      1750      1532         0         0 
dram[3]:         0         0         0      5071         0      4674         0         0         0         0       944       913      1749      1743         0         0 
dram[4]:         0      3871         0         0         0      5468         0         0         0         0      1256      2546      1763      1747      3141         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       900       926      1757      1768      5541         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1044    none         126    none      none      none      none      none      none      none         261       261       286       259    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         271       260       259       260    none         260
dram[2]:     none      none      none         126    none         265    none      none      none         126       262       264       260       250    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         270       274       274       263    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         295       253       261       260       261    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       262       262       261       266    none  
maximum mf latency per bank:
dram[0]:        279         0       252         0         0         0         0         0         0         0       275       275       323       275         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       276       272       278       269         0       266
dram[2]:          0         0         0       252         0       265         0         0         0       252       274       281       269       277         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       278       275       293       290         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       284       281       290       271       266         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       281       279       280       276       266         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f77f40a9110 :  mf: uid= 34695, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5889), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778 n_nop=7674 n_act=9 n_pre=3 n_req=92 n_rd=91 n_write=1 bw_util=0.04731
n_activity=905 dram_eff=0.4066
bk0: 4a 7688i bk1: 0a 7774i bk2: 1a 7755i bk3: 0a 7775i bk4: 0a 7776i bk5: 0a 7777i bk6: 0a 7779i bk7: 0a 7779i bk8: 0a 7780i bk9: 0a 7780i bk10: 20a 7744i bk11: 22a 7735i bk12: 22a 7730i bk13: 22a 7740i bk14: 0a 7777i bk15: 0a 7777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00604268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778 n_nop=7679 n_act=6 n_pre=0 n_req=93 n_rd=93 n_write=0 bw_util=0.04783
n_activity=812 dram_eff=0.4581
bk0: 2a 7761i bk1: 0a 7776i bk2: 0a 7777i bk3: 0a 7777i bk4: 0a 7777i bk5: 0a 7777i bk6: 0a 7777i bk7: 0a 7779i bk8: 0a 7780i bk9: 0a 7780i bk10: 20a 7741i bk11: 22a 7738i bk12: 24a 7735i bk13: 22a 7722i bk14: 0a 7776i bk15: 3a 7762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00578555
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778 n_nop=7680 n_act=7 n_pre=0 n_req=91 n_rd=88 n_write=3 bw_util=0.0468
n_activity=799 dram_eff=0.4556
bk0: 0a 7778i bk1: 0a 7779i bk2: 0a 7779i bk3: 1a 7757i bk4: 0a 7777i bk5: 1a 7763i bk6: 0a 7778i bk7: 0a 7780i bk8: 0a 7780i bk9: 1a 7758i bk10: 20a 7739i bk11: 22a 7734i bk12: 22a 7736i bk13: 21a 7713i bk14: 0a 7775i bk15: 0a 7776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00539985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778 n_nop=7684 n_act=6 n_pre=0 n_req=88 n_rd=86 n_write=2 bw_util=0.04526
n_activity=712 dram_eff=0.4944
bk0: 0a 7778i bk1: 0a 7780i bk2: 0a 7780i bk3: 1a 7758i bk4: 0a 7778i bk5: 1a 7756i bk6: 0a 7777i bk7: 0a 7778i bk8: 0a 7779i bk9: 0a 7779i bk10: 20a 7733i bk11: 22a 7738i bk12: 22a 7731i bk13: 20a 7713i bk14: 0a 7774i bk15: 0a 7775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00707123
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778 n_nop=7668 n_act=10 n_pre=3 n_req=97 n_rd=93 n_write=4 bw_util=0.04988
n_activity=909 dram_eff=0.4268
bk0: 0a 7775i bk1: 1a 7755i bk2: 0a 7776i bk3: 0a 7778i bk4: 0a 7778i bk5: 1a 7758i bk6: 0a 7780i bk7: 0a 7781i bk8: 0a 7782i bk9: 0a 7783i bk10: 24a 7680i bk11: 23a 7692i bk12: 22a 7725i bk13: 20a 7714i bk14: 2a 7759i bk15: 0a 7772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0163281
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778 n_nop=7686 n_act=5 n_pre=0 n_req=87 n_rd=87 n_write=0 bw_util=0.04474
n_activity=717 dram_eff=0.4854
bk0: 0a 7775i bk1: 0a 7776i bk2: 0a 7776i bk3: 0a 7776i bk4: 0a 7777i bk5: 0a 7778i bk6: 0a 7779i bk7: 0a 7781i bk8: 0a 7781i bk9: 0a 7781i bk10: 22a 7734i bk11: 22a 7733i bk12: 22a 7733i bk13: 20a 7735i bk14: 1a 7762i bk15: 0a 7774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0039856

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 334
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0948
	minimum = 6
	maximum = 50
Network latency average = 9.47903
	minimum = 6
	maximum = 39
Slowest packet = 733
Flit latency average = 8.19608
	minimum = 6
	maximum = 35
Slowest flit = 1997
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00749163
	minimum = 0.00593925 (at node 10)
	maximum = 0.0130663 (at node 15)
Accepted packet rate average = 0.00749163
	minimum = 0.00593925 (at node 10)
	maximum = 0.0130663 (at node 15)
Injected flit rate average = 0.0217961
	minimum = 0.00593925 (at node 10)
	maximum = 0.0582046 (at node 15)
Accepted flit rate average= 0.0217961
	minimum = 0.0071271 (at node 19)
	maximum = 0.0447989 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0948 (1 samples)
	minimum = 6 (1 samples)
	maximum = 50 (1 samples)
Network latency average = 9.47903 (1 samples)
	minimum = 6 (1 samples)
	maximum = 39 (1 samples)
Flit latency average = 8.19608 (1 samples)
	minimum = 6 (1 samples)
	maximum = 35 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00749163 (1 samples)
	minimum = 0.00593925 (1 samples)
	maximum = 0.0130663 (1 samples)
Accepted packet rate average = 0.00749163 (1 samples)
	minimum = 0.00593925 (1 samples)
	maximum = 0.0130663 (1 samples)
Injected flit rate average = 0.0217961 (1 samples)
	minimum = 0.00593925 (1 samples)
	maximum = 0.0582046 (1 samples)
Accepted flit rate average = 0.0217961 (1 samples)
	minimum = 0.0071271 (1 samples)
	maximum = 0.0447989 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1473 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5893)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(15,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (373,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(374,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (374,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (374,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(375,5893)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(375,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5893), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5893)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (378,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(379,5893)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (379,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(380,5893)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5893), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (387,5893), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(388,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (389,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(390,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5893), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5893), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (397,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(398,5893)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (400,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(401,5893)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (403,5893), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(404,5893)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(97,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (409,5893), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(410,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (411,5893), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(412,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (412,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(413,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (417,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(418,5893)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (423,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(424,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (424,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(425,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (425,5893), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(426,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (427,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(428,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (429,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (429,5893), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(430,5893)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(431,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (437,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5893), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5893)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(438,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (443,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(444,5893)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5893), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (447,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(448,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (448,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(449,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (457,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(458,5893)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (465,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (465,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (465,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5893), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5893)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5893)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(466,5893)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(466,5893)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(466,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5893), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5893)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (471,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(472,5893)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (472,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(473,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (475,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (475,5893), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(476,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (476,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(477,5893)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(477,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (481,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(482,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (487,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(488,5893)
GPGPU-Sim uArch: cycles simulated: 6393  inst.: 1279659 (ipc=723.8) sim_rate=255931 (inst/sec) elapsed = 0:0:00:05 / Wed Mar  2 01:16:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (502,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(503,5893)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(140,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (545,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(546,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (557,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (557,5893), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(558,5893)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(559,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (560,5893), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(561,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (561,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (561,5893), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(562,5893)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(563,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (571,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (571,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (571,5893), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(572,5893)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(572,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (572,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(573,5893)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (573,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (573,5893), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(574,5893)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(575,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (579,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (579,5893), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(580,5893)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(581,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (583,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(584,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (584,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (584,5893), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(585,5893)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(586,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (589,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (589,5893), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(590,5893)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(591,5893)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (591,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (591,5893), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(592,5893)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(593,5893)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (594,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (594,5893), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(595,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (595,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (595,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (595,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (595,5893), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(596,5893)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(596,5893)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(596,5893)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(597,5893)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(597,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (603,5893), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(604,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (612,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(613,5893)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(172,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (712,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(713,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (729,5893), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(730,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (741,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(742,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (742,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(743,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (745,5893), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(746,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (751,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(752,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (769,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(770,5893)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(120,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (778,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(779,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (781,5893), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(782,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (785,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(786,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (790,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(791,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (792,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (792,5893), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(793,5893)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(793,5893)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (796,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5893), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(797,5893)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (805,5893), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(806,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (813,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(814,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (819,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(820,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (821,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(822,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (823,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(824,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (824,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (824,5893), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(825,5893)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(825,5893)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (828,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (828,5893), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(829,5893)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(829,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (831,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(832,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (837,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(838,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (845,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(846,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (846,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(847,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (848,5893), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(849,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (857,5893), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(858,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (858,5893), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(859,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (861,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(862,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (866,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(867,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (876,5893), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(877,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (881,5893), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(882,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (883,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(884,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (886,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(887,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (887,5893), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(888,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (891,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(892,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (894,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(895,5893)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (897,5893), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(898,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (899,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(900,5893)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(211,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (905,5893), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(906,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (908,5893), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(909,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (909,5893), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(910,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5893)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (911,5893), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(912,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (915,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(916,5893)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (927,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (927,5893), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(928,5893)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(929,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (931,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (931,5893), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(932,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (932,5893), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5893)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(933,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (933,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(934,5893)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(934,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (934,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(935,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (938,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(939,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (943,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(944,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (947,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (947,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(948,5893)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(948,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (950,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(951,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (958,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(959,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (971,5893), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(972,5893)
GPGPU-Sim uArch: cycles simulated: 6893  inst.: 1650132 (ipc=732.4) sim_rate=275022 (inst/sec) elapsed = 0:0:00:06 / Wed Mar  2 01:16:23 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1006,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1007,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1013,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1014,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1017,5893), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1018,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1021,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1022,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1023,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1023,5893), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1024,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1024,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1025,5893)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1025,5893)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(221,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1038,5893), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1039,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1045,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1045,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1046,5893)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1046,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1048,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1049,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1050,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1050,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1050,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1050,5893), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1051,5893)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1051,5893)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1052,5893)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1052,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1052,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1053,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1060,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1060,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1067,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1068,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1068,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1078,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1082,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1085,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1101,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1122,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1138,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1141,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1145,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1156,5893), 3 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(195,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1170,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1170,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1177,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1179,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1189,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1190,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1190,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1194,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1198,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1207,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1208,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1208,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1213,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1214,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1218,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1226,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1233,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1243,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1246,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1255,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1258,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1262,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1263,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1267,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1267,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1271,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1272,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1272,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1275,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1276,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1286,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1288,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1289,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1291,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1294,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1299,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1301,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1301,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1303,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1305,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1308,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1310,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1311,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1314,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1314,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1316,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1325,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1328,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1329,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1341,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1346,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1347,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1349,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1356,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1360,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1402,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1405,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1426,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1445,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1453,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1461,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3088,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3827,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4328,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4395,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4880,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5370,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5396,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5967,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5968
gpu_sim_insn = 919016
gpu_ipc =     153.9906
gpu_tot_sim_cycle = 11861
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     154.8564
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 280
gpu_stall_icnt2sh    = 548
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 976
	L1I_total_cache_miss_rate = 0.0258
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 358, Miss = 112, Miss_rate = 0.313, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[1]: Access = 348, Miss = 104, Miss_rate = 0.299, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[2]: Access = 326, Miss = 93, Miss_rate = 0.285, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 326, Miss = 83, Miss_rate = 0.255, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[4]: Access = 310, Miss = 85, Miss_rate = 0.274, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 388, Miss = 129, Miss_rate = 0.332, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[8]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[10]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 318, Miss = 96, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 62, Miss_rate = 0.235, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[13]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 62, Miss_rate = 0.228, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1256
	L1D_total_cache_miss_rate = 0.2733
	L1D_total_cache_pending_hits = 2970
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1083
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 173
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36849
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 976
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1083
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8295	W0_Idle:44426	W0_Scoreboard:51606	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8664 {8:1083,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147288 {136:1083,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 323 
averagemflatency = 205 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11860 
mrq_lat_table:619 	11 	55 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	679 	605 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1319 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	760 	320 	18 	0 	0 	0 	0 	2 	9 	37 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1563      3615      5874      4029         0         0         0      4271      2330      3590      2090      3161      1751      1766      1734      3335 
dram[1]:      1179         0         0         0      4163      3010         0      2695       926         0      1681       907      1741      1735      2451      3944 
dram[2]:         0      4857      3985      3071         0      2825         0      5378         0      4277       947       910      1750      2315      2140      3831 
dram[3]:      1360      3262      2276      5071         0      4674      2590      3218      4460      4481       944       913      1749      1847      2347      2463 
dram[4]:      3407      3871         0         0         0      5468      2796         0      4427      2821      1256      2546      1763      1747      3141      2488 
dram[5]:      1387      2391      2215      1624      2679      1444      3668      1428      3415      3475       900       926      1757      1768      5541      2113 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1044       126       160       125    none      none      none         126       175       124       395       416       467       389       260       261
dram[1]:          0    none      none      none         125       125    none         200       265    none         420       420       398       422       265       371
dram[2]:     none         125       125       160    none         175    none         126    none         151       412       423       411       407       409       266
dram[3]:        267       132       124       160    none         197       126       124       125       266       426       454       404       383       259       258
dram[4]:        125       199    none      none      none         160       124    none         177       126       694       354       365       403       293       307
dram[5]:        266       147       126       266       124       266       127       266       126       126       426       412       406       418       304       259
maximum mf latency per bank:
dram[0]:        279       252       252       251         0         0         0       252       265       252       275       275       323       275       266       266
dram[1]:          0         0         0         0       251       251         0       275       265         0       276       272       278       269       265       266
dram[2]:          0       251       251       252         0       265         0       252         0       275       274       281       282       277       266       266
dram[3]:        267       264       251       252         0       252       252       252       251       266       278       275       293       290       266       265
dram[4]:        251       252         0         0         0       252       252         0       270       252       284       281       290       271       266       265
dram[5]:        266       252       252       266       251       266       254       266       252       252       281       279       280       276       279       265

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15655 n_nop=15513 n_act=19 n_pre=6 n_req=117 n_rd=107 n_write=10 bw_util=0.02989
n_activity=1459 dram_eff=0.3208
bk0: 4a 15562i bk1: 1a 15629i bk2: 2a 15619i bk3: 1a 15631i bk4: 0a 15654i bk5: 0a 15657i bk6: 0a 15660i bk7: 1a 15638i bk8: 2a 15612i bk9: 2a 15621i bk10: 21a 15585i bk11: 23a 15575i bk12: 23a 15602i bk13: 22a 15615i bk14: 3a 15638i bk15: 2a 15638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00836793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15655 n_nop=15529 n_act=14 n_pre=3 n_req=109 n_rd=105 n_write=4 bw_util=0.02785
n_activity=1224 dram_eff=0.3562
bk0: 2a 15638i bk1: 0a 15654i bk2: 0a 15655i bk3: 0a 15656i bk4: 1a 15635i bk5: 1a 15633i bk6: 0a 15656i bk7: 3a 15585i bk8: 1a 15641i bk9: 0a 15654i bk10: 21a 15584i bk11: 22a 15613i bk12: 25a 15609i bk13: 23a 15596i bk14: 1a 15639i bk15: 5a 15636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00594059
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15655 n_nop=15516 n_act=18 n_pre=6 n_req=115 n_rd=103 n_write=12 bw_util=0.02938
n_activity=1419 dram_eff=0.3242
bk0: 0a 15655i bk1: 1a 15636i bk2: 1a 15634i bk3: 2a 15620i bk4: 0a 15655i bk5: 2a 15608i bk6: 0a 15655i bk7: 1a 15635i bk8: 0a 15656i bk9: 6a 15534i bk10: 20a 15613i bk11: 22a 15610i bk12: 23a 15590i bk13: 23a 15539i bk14: 1a 15636i bk15: 1a 15637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00625998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15655 n_nop=15515 n_act=18 n_pre=3 n_req=119 n_rd=109 n_write=10 bw_util=0.03041
n_activity=1378 dram_eff=0.3454
bk0: 1a 15640i bk1: 1a 15623i bk2: 2a 15622i bk3: 2a 15620i bk4: 0a 15654i bk5: 1a 15634i bk6: 1a 15634i bk7: 2a 15622i bk8: 1a 15634i bk9: 1a 15642i bk10: 21a 15584i bk11: 22a 15614i bk12: 23a 15608i bk13: 22a 15540i bk14: 4a 15633i bk15: 5a 15633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00638774
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f77f42f25f0 :  mf: uid= 60703, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11857), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15655 n_nop=15508 n_act=17 n_pre=5 n_req=125 n_rd=114 n_write=11 bw_util=0.03194
n_activity=1392 dram_eff=0.3592
bk0: 1a 15630i bk1: 1a 15631i bk2: 0a 15652i bk3: 0a 15654i bk4: 0a 15656i bk5: 2a 15624i bk6: 2a 15620i bk7: 0a 15658i bk8: 2a 15611i bk9: 1a 15638i bk10: 25a 15530i bk11: 24a 15554i bk12: 22a 15601i bk13: 23a 15587i bk14: 8a 15629i bk15: 3a 15634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0106036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15655 n_nop=15515 n_act=19 n_pre=3 n_req=118 n_rd=109 n_write=9 bw_util=0.03015
n_activity=1378 dram_eff=0.3425
bk0: 1a 15638i bk1: 3a 15604i bk2: 1a 15632i bk3: 1a 15640i bk4: 2a 15616i bk5: 1a 15642i bk6: 1a 15635i bk7: 1a 15646i bk8: 1a 15637i bk9: 1a 15637i bk10: 23a 15583i bk11: 22a 15607i bk12: 22a 15609i bk13: 21a 15610i bk14: 4a 15584i bk15: 4a 15628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459917

========= L2 cache stats =========
L2_cache_bank[0]: Access = 143, Miss = 55, Miss_rate = 0.385, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 98, Miss = 52, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 121, Miss = 51, Miss_rate = 0.421, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 109, Miss = 58, Miss_rate = 0.532, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 53, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 158, Miss = 60, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 102, Miss = 55, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 54, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1330
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4865
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 334
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 497
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5876
icnt_total_pkts_simt_to_mem=1516
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.88283
	minimum = 6
	maximum = 32
Network latency average = 8.42575
	minimum = 6
	maximum = 27
Slowest packet = 1405
Flit latency average = 7.22426
	minimum = 6
	maximum = 23
Slowest flit = 3953
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00911032
	minimum = 0.00502681 (at node 9)
	maximum = 0.0170912 (at node 23)
Accepted packet rate average = 0.00911032
	minimum = 0.00502681 (at node 9)
	maximum = 0.0170912 (at node 23)
Injected flit rate average = 0.0243521
	minimum = 0.00502681 (at node 9)
	maximum = 0.0479223 (at node 15)
Accepted flit rate average= 0.0243521
	minimum = 0.00854558 (at node 19)
	maximum = 0.0532842 (at node 5)
Injected packet length average = 2.67302
Accepted packet length average = 2.67302
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.48882 (2 samples)
	minimum = 6 (2 samples)
	maximum = 41 (2 samples)
Network latency average = 8.95239 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Flit latency average = 7.71017 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00830097 (2 samples)
	minimum = 0.00548303 (2 samples)
	maximum = 0.0150788 (2 samples)
Accepted packet rate average = 0.00830097 (2 samples)
	minimum = 0.00548303 (2 samples)
	maximum = 0.0150788 (2 samples)
Injected flit rate average = 0.0230741 (2 samples)
	minimum = 0.00548303 (2 samples)
	maximum = 0.0530635 (2 samples)
Accepted flit rate average = 0.0230741 (2 samples)
	minimum = 0.00783634 (2 samples)
	maximum = 0.0490415 (2 samples)
Injected packet size average = 2.77969 (2 samples)
Accepted packet size average = 2.77969 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 1976 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11861)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(89,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(68,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(58,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (373,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (373,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(374,11861)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,11861)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(374,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (376,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(377,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (378,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (378,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(379,11861)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(379,11861)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (379,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(380,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (389,11861), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(390,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (390,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(391,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (391,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (391,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(392,11861)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,11861)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(392,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (392,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(393,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (397,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(398,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (399,11861), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(400,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (400,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (400,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(401,11861)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(401,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (404,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(405,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (406,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (413,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (413,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(414,11861)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(414,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (417,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(418,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (419,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(420,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (423,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (423,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(424,11861)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(424,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (424,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(425,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (425,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(426,11861)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(92,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (431,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(432,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (432,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (432,11861), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(433,11861)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(434,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (438,11861), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(439,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (439,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(440,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (441,11861), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(442,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (443,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(444,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (448,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(449,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (449,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (449,11861), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(450,11861)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(451,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (452,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(453,11861)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (456,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (457,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(458,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (462,11861), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(463,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (463,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (463,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (463,11861), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(464,11861)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,11861)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (466,11861), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(467,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (471,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(472,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (472,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(473,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (475,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(476,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (479,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (479,11861), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(480,11861)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(481,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (481,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (481,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(482,11861)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(482,11861)
GPGPU-Sim uArch: cycles simulated: 12361  inst.: 2197238 (ipc=721.0) sim_rate=313891 (inst/sec) elapsed = 0:0:00:07 / Wed Mar  2 01:16:24 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (530,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(531,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (545,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(546,11861)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(94,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (549,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(550,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (556,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (556,11861), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(557,11861)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(558,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (561,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(562,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (564,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (564,11861), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(565,11861)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(566,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (567,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (567,11861), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(568,11861)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(569,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (571,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(572,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (573,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (573,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (573,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(574,11861)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(574,11861)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(575,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(580,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (581,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (581,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (581,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(582,11861)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(582,11861)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(583,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (584,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(585,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (596,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(597,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (597,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(598,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (605,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(606,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (608,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(609,11861)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(124,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (674,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(675,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (725,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(726,11861)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (730,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(731,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (739,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(740,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (747,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(748,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (750,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(751,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (755,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(756,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (757,11861), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(758,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (763,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(764,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (765,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(766,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (768,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(769,11861)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (769,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(770,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (772,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(773,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (775,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(776,11861)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (777,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(778,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (783,11861), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(784,11861)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (786,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(787,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (791,11861), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(792,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (795,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(796,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (804,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(805,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (806,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (806,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(807,11861)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(807,11861)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(175,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (825,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(826,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (827,11861), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(828,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (828,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(829,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (829,11861), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(830,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (842,11861), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(843,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (844,11861), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(845,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (849,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(850,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (850,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(851,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (856,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(857,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (862,11861), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(863,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (863,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(864,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (875,11861), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(876,11861)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (882,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (882,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(883,11861)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(883,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (883,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(884,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (885,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(886,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (886,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(887,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (888,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(889,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (889,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (889,11861), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(890,11861)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(891,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (891,11861), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(892,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (904,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(905,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (905,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (905,11861), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(906,11861)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(907,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (907,11861), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(908,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (909,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(910,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (914,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(915,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (933,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(934,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (943,11861), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(944,11861)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(213,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (953,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (953,11861), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(954,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (954,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (954,11861), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(955,11861)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(955,11861)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(956,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (956,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (956,11861), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(957,11861)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(958,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (972,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(973,11861)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (977,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(978,11861)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (990,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(991,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (992,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(993,11861)
GPGPU-Sim uArch: cycles simulated: 12861  inst.: 2547002 (ipc=710.2) sim_rate=318375 (inst/sec) elapsed = 0:0:00:08 / Wed Mar  2 01:16:25 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1005,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1006,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1007,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1008,11861)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1022,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1023,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1035,11861), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1036,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1036,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1037,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1038,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1039,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1049,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1049,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1049,11861), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1050,11861)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1051,11861)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1052,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1056,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1057,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1074,11861), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1075,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1077,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1078,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1078,11861), 5 CTAs running
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(196,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1078,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1079,11861)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1079,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1087,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1088,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1088,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1088,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1089,11861)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1089,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1112,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1113,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1115,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1116,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1116,11861), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1117,11861)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1126,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1127,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1131,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1132,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1137,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1138,11861)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1143,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1144,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1148,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1149,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1165,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1165,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1166,11861)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1166,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1174,11861), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1175,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1175,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1196,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1202,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1210,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1215,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1216,11861), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(201,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1221,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1234,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1239,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1239,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1250,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1253,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1260,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1264,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1264,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1267,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1269,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1269,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1269,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1277,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1279,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1284,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1290,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1291,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1293,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1300,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1301,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1302,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1312,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1329,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1343,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1345,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1355,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1364,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1368,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1371,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1372,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1374,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1375,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1381,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1392,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1403,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1405,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1422,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1424,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1436,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1439,11861), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13361  inst.: 2753554 (ipc=611.2) sim_rate=305950 (inst/sec) elapsed = 0:0:00:09 / Wed Mar  2 01:16:26 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2522,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2620,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2923,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2928,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3097,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3244,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3363,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3516,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3527,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3606,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3627,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3756,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3823,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3880,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3899,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3939,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4059,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4312,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4359,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4419,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4420,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4565,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4592,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4688,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4717,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4728,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4753,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4757,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5009,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5228,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5293,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5297,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5317,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5490,11861), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 17361  inst.: 2763016 (ipc=168.4) sim_rate=276301 (inst/sec) elapsed = 0:0:00:10 / Wed Mar  2 01:16:27 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5572,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5656,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5707,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6015,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6019,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6081,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6138,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6535,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6938,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6939
gpu_sim_insn = 926846
gpu_ipc =     133.5705
gpu_tot_sim_cycle = 18800
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     146.9999
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 280
gpu_stall_icnt2sh    = 821
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 686, Miss = 246, Miss_rate = 0.359, Pending_hits = 279, Reservation_fails = 0
	L1D_cache_core[1]: Access = 514, Miss = 146, Miss_rate = 0.284, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 608, Miss = 199, Miss_rate = 0.327, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[3]: Access = 624, Miss = 200, Miss_rate = 0.321, Pending_hits = 283, Reservation_fails = 0
	L1D_cache_core[4]: Access = 454, Miss = 118, Miss_rate = 0.260, Pending_hits = 303, Reservation_fails = 0
	L1D_cache_core[5]: Access = 796, Miss = 301, Miss_rate = 0.378, Pending_hits = 297, Reservation_fails = 0
	L1D_cache_core[6]: Access = 530, Miss = 160, Miss_rate = 0.302, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[7]: Access = 678, Miss = 236, Miss_rate = 0.348, Pending_hits = 289, Reservation_fails = 0
	L1D_cache_core[8]: Access = 640, Miss = 225, Miss_rate = 0.352, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[9]: Access = 688, Miss = 239, Miss_rate = 0.347, Pending_hits = 295, Reservation_fails = 0
	L1D_cache_core[10]: Access = 476, Miss = 131, Miss_rate = 0.275, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 664, Miss = 228, Miss_rate = 0.343, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[12]: Access = 710, Miss = 252, Miss_rate = 0.355, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[13]: Access = 618, Miss = 203, Miss_rate = 0.328, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[14]: Access = 610, Miss = 200, Miss_rate = 0.328, Pending_hits = 276, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3084
	L1D_total_cache_miss_rate = 0.3318
	L1D_total_cache_pending_hits = 4365
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2015
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1069
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60295
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 120, 234, 120, 120, 120, 120, 105, 105, 105, 105, 105, 105, 105, 219, 105, 303, 105, 105, 105, 105, 105, 105, 120, 120, 120, 120, 120, 486, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 430, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3309
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2015
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9159	W0_Idle:85199	W0_Scoreboard:118424	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16120 {8:2015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 274040 {136:2015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 42 
maxdqlatency = 0 
maxmflatency = 323 
averagemflatency = 189 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18799 
mrq_lat_table:1319 	25 	86 	73 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2218 	979 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3234 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1492 	514 	24 	0 	0 	0 	0 	2 	9 	37 	927 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         5 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23        10         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1563      3615      5874      4029      2313      2771      1529      4271      2330      3590      2090      3161      1751      1766      1734      3335 
dram[1]:      2077      3141      1294      3481      4163      3010      2176      2695       961      3497      1681      2725      1741      1735      2451      3944 
dram[2]:      1013      4857      3985      3071      2921      2825      2654      5378      2363      4277      2702       910      1750      2315      2140      3831 
dram[3]:      1961      3262      2276      5071      2064      4674      2590      3218      4460      4481      2114       913      1749      1847      2347      2463 
dram[4]:      3407      3871      3129      1482       857      5468      2796      1478      4427      2821      1256      4003      1763      1747      3141      2488 
dram[5]:      1387      2391      2215      1624      2679      1444      3668      1429      3415      3475       900       926      2100      1791      5541      2113 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  4.285714 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.500000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.000000 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1534/264 = 5.810606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         8         3         6         4         5         7         7         4         2         0         0         0         0         0 
total reads: 328
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        406       148       170       181       126       137       157       182       158       172       524       553       676       611       363       303
dram[1]:        111       124       157       131       157       138       125       184       188       126       496       589       577       571       324       509
dram[2]:        146       155       149       172       175       177       123       171       135       189       531       656       584       615       319       347
dram[3]:        188       143       174       175       183       186       142       190       174       131       548       623       567       504       352       329
dram[4]:        145       187       125       155       158       165       155       140       192       153      2428       478       511       607       456       335
dram[5]:        152       197       163       184       177       141       166       142       136       176       574       626       557       612       407       313
maximum mf latency per bank:
dram[0]:        279       280       285       275       277       252       265       280       265       276       275       281       323       275       267       276
dram[1]:        275       252       268       263       252       251       261       283       287       264       279       276       279       278       268       295
dram[2]:        265       262       278       286       265       278       251       276       267       276       274       281       287       277       266       266
dram[3]:        278       264       277       286       267       275       252       275       282       266       278       275       293       290       266       265
dram[4]:        278       281       256       275       297       276       274       290       275       254       284       281       290       278       282       280
dram[5]:        266       277       275       275       280       266       254       277       267       276       281       279       280       276       279       299

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24814 n_nop=24489 n_act=41 n_pre=25 n_req=259 n_rd=202 n_write=57 bw_util=0.04175
n_activity=3553 dram_eff=0.2916
bk0: 9a 24647i bk1: 7a 24670i bk2: 8a 24615i bk3: 5a 24690i bk4: 6a 24702i bk5: 5a 24716i bk6: 5a 24714i bk7: 5a 24701i bk8: 7a 24678i bk9: 6a 24673i bk10: 23a 24711i bk11: 28a 24623i bk12: 27a 24734i bk13: 24a 24752i bk14: 17a 24765i bk15: 20a 24706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0176513
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24814 n_nop=24491 n_act=41 n_pre=25 n_req=257 n_rd=201 n_write=56 bw_util=0.04143
n_activity=3560 dram_eff=0.2888
bk0: 5a 24723i bk1: 3a 24761i bk2: 5a 24715i bk3: 1a 24770i bk4: 7a 24707i bk5: 5a 24742i bk6: 5a 24712i bk7: 16a 24483i bk8: 10a 24635i bk9: 7a 24670i bk10: 25a 24649i bk11: 25a 24675i bk12: 32a 24684i bk13: 28a 24695i bk14: 13a 24758i bk15: 14a 24719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0196663
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24814 n_nop=24498 n_act=42 n_pre=26 n_req=248 n_rd=193 n_write=55 bw_util=0.03998
n_activity=3475 dram_eff=0.2855
bk0: 4a 24740i bk1: 4a 24740i bk2: 7a 24657i bk3: 8a 24643i bk4: 2a 24765i bk5: 7a 24669i bk6: 3a 24756i bk7: 8a 24607i bk8: 6a 24676i bk9: 16a 24491i bk10: 22a 24708i bk11: 23a 24743i bk12: 28a 24692i bk13: 25a 24696i bk14: 14a 24782i bk15: 16a 24762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0143467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24814 n_nop=24499 n_act=47 n_pre=31 n_req=237 n_rd=192 n_write=45 bw_util=0.0382
n_activity=3477 dram_eff=0.2726
bk0: 8a 24624i bk1: 4a 24737i bk2: 5a 24703i bk3: 5a 24704i bk4: 3a 24752i bk5: 3a 24735i bk6: 4a 24752i bk7: 6a 24698i bk8: 10a 24560i bk9: 10a 24632i bk10: 25a 24680i bk11: 25a 24695i bk12: 27a 24756i bk13: 30a 24585i bk14: 15a 24767i bk15: 12a 24783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0149512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24814 n_nop=24461 n_act=50 n_pre=34 n_req=269 n_rd=212 n_write=57 bw_util=0.04336
n_activity=3678 dram_eff=0.2926
bk0: 7a 24656i bk1: 6a 24642i bk2: 2a 24775i bk3: 8a 24669i bk4: 9a 24597i bk5: 10a 24611i bk6: 5a 24718i bk7: 7a 24662i bk8: 6a 24691i bk9: 5a 24734i bk10: 26a 24668i bk11: 26a 24657i bk12: 29a 24610i bk13: 27a 24687i bk14: 20a 24702i bk15: 19a 24708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0243008
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24814 n_nop=24480 n_act=43 n_pre=27 n_req=264 n_rd=206 n_write=58 bw_util=0.04256
n_activity=3555 dram_eff=0.297
bk0: 6a 24728i bk1: 10a 24572i bk2: 10a 24609i bk3: 7a 24676i bk4: 8a 24628i bk5: 5a 24704i bk6: 5a 24723i bk7: 9a 24656i bk8: 7a 24681i bk9: 5a 24687i bk10: 25a 24683i bk11: 22a 24764i bk12: 26a 24735i bk13: 25a 24717i bk14: 17a 24730i bk15: 19a 24704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0154348

========= L2 cache stats =========
L2_cache_bank[0]: Access = 290, Miss = 102, Miss_rate = 0.352, Pending_hits = 8, Reservation_fails = 227
L2_cache_bank[1]: Access = 241, Miss = 100, Miss_rate = 0.415, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 266, Miss = 102, Miss_rate = 0.383, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[3]: Access = 245, Miss = 99, Miss_rate = 0.404, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 86, Miss_rate = 0.422, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 257, Miss = 107, Miss_rate = 0.416, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 223, Miss = 97, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 219, Miss = 95, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 599, Miss = 104, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 238, Miss = 108, Miss_rate = 0.454, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 242, Miss = 104, Miss_rate = 0.430, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 233, Miss = 102, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3257
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3703
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 334
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=11587
icnt_total_pkts_simt_to_mem=4424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.01738
	minimum = 6
	maximum = 32
Network latency average = 7.77478
	minimum = 6
	maximum = 27
Slowest packet = 2902
Flit latency average = 6.79464
	minimum = 6
	maximum = 23
Slowest flit = 7882
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0205708
	minimum = 0.00475573 (at node 4)
	maximum = 0.0635538 (at node 23)
Accepted packet rate average = 0.0205708
	minimum = 0.00475573 (at node 4)
	maximum = 0.0635538 (at node 23)
Injected flit rate average = 0.0460041
	minimum = 0.00475573 (at node 4)
	maximum = 0.115435 (at node 23)
Accepted flit rate average= 0.0460041
	minimum = 0.0237786 (at node 4)
	maximum = 0.114137 (at node 23)
Injected packet length average = 2.23638
Accepted packet length average = 2.23638
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.99834 (3 samples)
	minimum = 6 (3 samples)
	maximum = 38 (3 samples)
Network latency average = 8.55985 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31 (3 samples)
Flit latency average = 7.40499 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0123909 (3 samples)
	minimum = 0.0052406 (3 samples)
	maximum = 0.0312371 (3 samples)
Accepted packet rate average = 0.0123909 (3 samples)
	minimum = 0.0052406 (3 samples)
	maximum = 0.0312371 (3 samples)
Injected flit rate average = 0.0307174 (3 samples)
	minimum = 0.0052406 (3 samples)
	maximum = 0.0738538 (3 samples)
Accepted flit rate average = 0.0307174 (3 samples)
	minimum = 0.0131504 (3 samples)
	maximum = 0.0707402 (3 samples)
Injected packet size average = 2.47903 (3 samples)
Accepted packet size average = 2.47903 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1880 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18800)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18800)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18800)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18800)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18800)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18800)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18800)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(10,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(74,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (373,18800), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(374,18800)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,18800), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,18800)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (393,18800), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(394,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (394,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(395,18800)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (398,18800), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(399,18800)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (407,18800), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(408,18800)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (416,18800), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(417,18800)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (420,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (420,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(421,18800)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(421,18800)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (423,18800), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(424,18800)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (433,18800), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(434,18800)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (434,18800), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(435,18800)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (438,18800), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(439,18800)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (440,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(441,18800)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (442,18800), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(443,18800)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (451,18800), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(452,18800)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (453,18800), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(454,18800)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (455,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(456,18800)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(99,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,18800), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,18800)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (495,18800), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(496,18800)
GPGPU-Sim uArch: cycles simulated: 19300  inst.: 3103562 (ipc=679.9) sim_rate=282142 (inst/sec) elapsed = 0:0:00:11 / Wed Mar  2 01:16:28 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (508,18800), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(509,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (510,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(511,18800)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (522,18800), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(523,18800)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (523,18800), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(524,18800)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (527,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (527,18800), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(528,18800)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(528,18800)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (536,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (536,18800), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(537,18800)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(537,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (537,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(538,18800)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (542,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(543,18800)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (543,18800), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(544,18800)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (556,18800), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(557,18800)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (596,18800), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(597,18800)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(121,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (681,18800), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(682,18800)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (682,18800), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(683,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (688,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(689,18800)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (713,18800), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(714,18800)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (777,18800), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(778,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (794,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(795,18800)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (818,18800), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(819,18800)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (823,18800), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(824,18800)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (827,18800), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(828,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (849,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(850,18800)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (856,18800), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(857,18800)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (871,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(872,18800)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (960,18800), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(961,18800)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1021,18800), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1022,18800)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1105,18800), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1106,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1115,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1116,18800)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(74,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2110,18800), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2111,18800)
GPGPU-Sim uArch: cycles simulated: 21300  inst.: 3272611 (ipc=203.6) sim_rate=272717 (inst/sec) elapsed = 0:0:00:12 / Wed Mar  2 01:16:29 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2545,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2546,18800)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2562,18800), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2563,18800)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2784,18800), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2785,18800)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2836,18800), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2837,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2930,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2931,18800)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2978,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2979,18800)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3008,18800), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3009,18800)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3053,18800), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3054,18800)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3146,18800), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3147,18800)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3161,18800), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3162,18800)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3177,18800), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3178,18800)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3194,18800), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(3195,18800)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3283,18800), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3284,18800)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3338,18800), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3339,18800)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3340,18800), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(3341,18800)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3343,18800), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3344,18800)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3348,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3349,18800)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3350,18800), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3351,18800)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3392,18800), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3393,18800)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3486,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3486,18800), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3487,18800)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3487,18800)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3491,18800), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3492,18800)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3522,18800), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3523,18800)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(107,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3695,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3696,18800)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3785,18800), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3786,18800)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3851,18800), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3852,18800)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3888,18800), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3889,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3907,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3908,18800)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4054,18800), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4055,18800)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4095,18800), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4096,18800)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4178,18800), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4179,18800)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4222,18800), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4223,18800)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4371,18800), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4372,18800)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4375,18800), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4376,18800)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4444,18800), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4445,18800)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4450,18800), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4451,18800)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4452,18800), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4453,18800)
GPGPU-Sim uArch: cycles simulated: 23300  inst.: 3408679 (ipc=143.4) sim_rate=262206 (inst/sec) elapsed = 0:0:00:13 / Wed Mar  2 01:16:30 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4522,18800), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4523,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4551,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4552,18800)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4597,18800), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4598,18800)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4631,18800), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4632,18800)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4641,18800), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4642,18800)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4646,18800), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4647,18800)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4659,18800), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4660,18800)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4705,18800), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4706,18800)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4722,18800), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4723,18800)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4765,18800), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4766,18800)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4797,18800), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4798,18800)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(178,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4848,18800), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4849,18800)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4856,18800), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4857,18800)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4884,18800), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4885,18800)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4955,18800), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4956,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5020,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5021,18800)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5030,18800), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5031,18800)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5037,18800), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5038,18800)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5120,18800), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5121,18800)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5134,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5135,18800)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5360,18800), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5361,18800)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5385,18800), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5386,18800)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5397,18800), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5398,18800)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5405,18800), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5406,18800)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5423,18800), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5424,18800)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5554,18800), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5555,18800)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5621,18800), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5622,18800)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5631,18800), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5632,18800)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5820,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5821,18800)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5992,18800), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5993,18800)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5998,18800), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5999,18800)
GPGPU-Sim uArch: cycles simulated: 24800  inst.: 3529703 (ipc=127.7) sim_rate=252121 (inst/sec) elapsed = 0:0:00:14 / Wed Mar  2 01:16:31 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6001,18800), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6002,18800)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6023,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6024,18800)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6048,18800), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6049,18800)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6065,18800), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6066,18800)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6084,18800), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6085,18800)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(212,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6238,18800), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6239,18800)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6250,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(6251,18800)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6363,18800), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6364,18800)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6441,18800), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6442,18800)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6445,18800), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6446,18800)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6488,18800), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6489,18800)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6711,18800), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6712,18800)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7183,18800), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7184,18800)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7358,18800), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7359,18800)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7449,18800), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(7450,18800)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7510,18800), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7511,18800)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7551,18800), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7552,18800)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7570,18800), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7571,18800)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7793,18800), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7794,18800)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7882,18800), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7883,18800)
GPGPU-Sim uArch: cycles simulated: 26800  inst.: 3617726 (ipc=106.8) sim_rate=241181 (inst/sec) elapsed = 0:0:00:15 / Wed Mar  2 01:16:32 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8031,18800), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8032,18800)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8088,18800), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8089,18800)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8169,18800), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(8170,18800)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8366,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8367,18800)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(224,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (8898,18800), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(8899,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9012,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9013,18800)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9022,18800), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9023,18800)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9163,18800), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9164,18800)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9273,18800), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9274,18800)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9572,18800), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9573,18800)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9594,18800), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9595,18800)
GPGPU-Sim uArch: cycles simulated: 28800  inst.: 3674182 (ipc=91.1) sim_rate=229636 (inst/sec) elapsed = 0:0:00:16 / Wed Mar  2 01:16:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (10203,18800), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(10204,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10260,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(10261,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10271,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10272,18800)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10490,18800), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(10491,18800)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10950,18800), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(10951,18800)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10968,18800), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10969,18800)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11364,18800), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11365,18800)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11578,18800), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11579,18800)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (11874,18800), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(11875,18800)
GPGPU-Sim uArch: cycles simulated: 30800  inst.: 3717637 (ipc=79.5) sim_rate=218684 (inst/sec) elapsed = 0:0:00:17 / Wed Mar  2 01:16:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12104,18800), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12105,18800)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12156,18800), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12157,18800)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (12589,18800), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(12590,18800)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12605,18800), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(12606,18800)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(250,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (12759,18800), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(12760,18800)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13268,18800), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13269,18800)
GPGPU-Sim uArch: cycles simulated: 32300  inst.: 3754028 (ipc=73.4) sim_rate=208557 (inst/sec) elapsed = 0:0:00:18 / Wed Mar  2 01:16:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13742,18800), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13743,18800)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13776,18800), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13777,18800)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13806,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14021,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14052,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14539,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14633,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14791,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15160,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15231,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15318,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15324,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15488,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15957,18800), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 34800  inst.: 3782592 (ipc=63.7) sim_rate=199083 (inst/sec) elapsed = 0:0:00:19 / Wed Mar  2 01:16:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16175,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16204,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16388,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (16502,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16516,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16713,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16760,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (16888,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17057,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17064,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17289,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17365,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17480,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17485,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17487,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17539,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17564,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17606,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17744,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17967,18800), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 36800  inst.: 3799194 (ipc=57.5) sim_rate=189959 (inst/sec) elapsed = 0:0:00:20 / Wed Mar  2 01:16:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18198,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18231,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18318,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18369,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18461,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18565,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (18601,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18960,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18989,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19156,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19211,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19239,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19270,18800), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19371,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (19495,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19525,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19557,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (19575,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19699,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19794,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19876,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20127,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20139,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20183,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20207,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (20224,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20226,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20677,18800), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (20909,18800), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 39800  inst.: 3823928 (ipc=50.5) sim_rate=182091 (inst/sec) elapsed = 0:0:00:21 / Wed Mar  2 01:16:38 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21004,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21028,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21197,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (21329,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21421,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21557,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (21559,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21668,18800), 1 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(237,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21978,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21987,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22087,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22168,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22218,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22465,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22658,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22936,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22966,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23067,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23166,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23175,18800), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23399,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23415,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23418,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23469,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23506,18800), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23679,18800), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23852,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23903,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (24336,18800), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 24337
gpu_sim_insn = 1072907
gpu_ipc =      44.0854
gpu_tot_sim_cycle = 43137
gpu_tot_sim_insn = 3836505
gpu_tot_ipc =      88.9377
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6301
gpu_stall_icnt2sh    = 19361
gpu_total_sim_rate=182690

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147389
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0068
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 4051, Miss = 2228, Miss_rate = 0.550, Pending_hits = 454, Reservation_fails = 10186
	L1D_cache_core[1]: Access = 3549, Miss = 1880, Miss_rate = 0.530, Pending_hits = 442, Reservation_fails = 9428
	L1D_cache_core[2]: Access = 3328, Miss = 1792, Miss_rate = 0.538, Pending_hits = 466, Reservation_fails = 9683
	L1D_cache_core[3]: Access = 2984, Miss = 1473, Miss_rate = 0.494, Pending_hits = 389, Reservation_fails = 6228
	L1D_cache_core[4]: Access = 2904, Miss = 1448, Miss_rate = 0.499, Pending_hits = 405, Reservation_fails = 5887
	L1D_cache_core[5]: Access = 4223, Miss = 2283, Miss_rate = 0.541, Pending_hits = 457, Reservation_fails = 10509
	L1D_cache_core[6]: Access = 3077, Miss = 1594, Miss_rate = 0.518, Pending_hits = 462, Reservation_fails = 8646
	L1D_cache_core[7]: Access = 3878, Miss = 1999, Miss_rate = 0.515, Pending_hits = 422, Reservation_fails = 8263
	L1D_cache_core[8]: Access = 2904, Miss = 1488, Miss_rate = 0.512, Pending_hits = 424, Reservation_fails = 8444
	L1D_cache_core[9]: Access = 3661, Miss = 1892, Miss_rate = 0.517, Pending_hits = 432, Reservation_fails = 8189
	L1D_cache_core[10]: Access = 2811, Miss = 1467, Miss_rate = 0.522, Pending_hits = 424, Reservation_fails = 8487
	L1D_cache_core[11]: Access = 3058, Miss = 1512, Miss_rate = 0.494, Pending_hits = 405, Reservation_fails = 7788
	L1D_cache_core[12]: Access = 4115, Miss = 2209, Miss_rate = 0.537, Pending_hits = 467, Reservation_fails = 11034
	L1D_cache_core[13]: Access = 3577, Miss = 1854, Miss_rate = 0.518, Pending_hits = 450, Reservation_fails = 8699
	L1D_cache_core[14]: Access = 3796, Miss = 2044, Miss_rate = 0.538, Pending_hits = 467, Reservation_fails = 9244
	L1D_total_cache_accesses = 51916
	L1D_total_cache_misses = 27163
	L1D_total_cache_miss_rate = 0.5232
	L1D_total_cache_pending_hits = 6566
	L1D_total_cache_reservation_fails = 130715
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27001
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0178
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84371
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26521
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46344
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146387
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
303, 393, 150, 264, 393, 150, 544, 348, 350, 557, 305, 615, 419, 406, 604, 475, 524, 591, 264, 150, 150, 150, 309, 150, 421, 335, 589, 363, 363, 531, 419, 464, 490, 180, 367, 462, 434, 660, 490, 367, 703, 150, 150, 150, 641, 421, 393, 150, 
gpgpu_n_tot_thrd_icount = 8411328
gpgpu_n_tot_w_icount = 262854
gpgpu_n_stall_shd_mem = 139284
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11504
gpgpu_n_mem_write_global = 16193
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292104
gpgpu_n_store_insn = 17586
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537462
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 136009
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:217512	W0_Idle:110302	W0_Scoreboard:392290	W1:112634	W2:21609	W3:4617	W4:989	W5:28	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92032 {8:11504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 647816 {40:16192,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1564544 {136:11504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 129544 {8:16193,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 939 
averagemflatency = 313 
max_icnt2mem_latency = 655 
max_icnt2sh_latency = 43136 
mrq_lat_table:5212 	115 	236 	554 	342 	63 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9596 	15876 	2240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7233 	1066 	1451 	4298 	8341 	5346 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5170 	4580 	1709 	60 	0 	0 	0 	2 	9 	37 	927 	9107 	6111 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        16        20        21        16        19        21        26        27        20        22        27        24        17        17 
dram[1]:        16        11        24        14        23        16        22        20        18        21        20        22        25        23        16        12 
dram[2]:        16        24        22        16        22        18        22        16        22        18        20        22        22        22        14        16 
dram[3]:        25        16        17        18        16        23        24        17        30        18        20        22        27        20        15        12 
dram[4]:        23        18        14        20        20        16        14        21        24        27        22        22        22        23        11        14 
dram[5]:         8        10        13        24        22        22        16        18        16        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      1709      3615      5874      4029      5592      5651      3382      7096      7855      4112      6529      6778      4481      5039      3197      3335 
dram[1]:      2250      3463      5231      3481      7299      4319      4044      4219      5610      4206      7804      4669      2973      5125      5796      3944 
dram[2]:      3054      8327      3985      5006      3870      5569      4394      5378      6289      4838      4736      7928      9269      3691      2706      5810 
dram[3]:      2153      3394      4263      5290     10364      4674      4378      4541      4460      4481      5862      6645      3018      1847      8363      3003 
dram[4]:      6194      8160      3585      6606      3671      5468      4727      4350      4427      3720      4219      4003      2827      2865      3322      2747 
dram[5]:      2853      2630      4021      3561      3631      3844      3668      6307      4440      3475      4453      6379      2778      1963      5831      3653 
average row accesses per activate:
dram[0]:  7.444445  4.928571  4.052631  5.125000  4.388889  4.555555  3.307692  3.727273  3.478261  4.705883  4.363636  3.687500  6.285714  4.000000  3.333333  3.357143 
dram[1]:  4.375000  4.571429  7.400000  3.947368  5.933333  3.192308  4.823529  3.640000  3.560000  4.823529  4.285714  3.625000  5.428571  5.285714  6.000000  4.600000 
dram[2]:  5.066667  7.333333  3.523809  3.652174  4.500000  3.857143  4.150000  4.315790  4.350000  4.333333  5.700000  4.727273  3.461539  4.454545  5.500000  6.000000 
dram[3]:  4.052631  4.600000  3.583333  4.555555  4.400000  5.866667  6.500000  4.578948  3.913043  3.615385  4.384615  3.733333  4.625000  3.214286  4.181818  5.857143 
dram[4]:  4.750000  3.809524  5.230769  3.904762  3.863636  5.461538  3.666667  5.142857  3.615385  4.181818  3.823529  4.727273  3.461539  3.384615  3.727273  4.500000 
dram[5]:  4.625000  3.217391  4.722222  5.200000  3.619048  5.600000  3.692308  4.526316  3.259259  2.645161  5.166667  5.444445  4.333333  4.300000  5.375000  4.000000 
average row locality = 6524/1532 = 4.258486
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        40        47        53        49        52        55        54        53        50        38        51        44        44        40        47 
dram[1]:        41        37        43        46        56        53        51        60        57        54        48        48        38        37        42        46 
dram[2]:        44        36        47        53        44        51        51        54        52        60        45        46        45        48        44        42 
dram[3]:        46        39        54        52        38        55        49        55        60        65        46        47        37        45        46        41 
dram[4]:        43        50        39        52        56        44        58        42        61        60        54        42        45        44        41        36 
dram[5]:        45        48        52        49        47        52        66        54        58        54        51        41        39        43        43        44 
total reads: 4603
bank skew: 66/36 = 1.83
chip skew: 786/756 = 1.04
number of total write accesses:
dram[0]:        28        29        30        29        30        30        31        28        27        30        10         8         0         0         0         0 
dram[1]:        29        27        31        29        33        30        31        31        32        28        12        10         0         0         0         0 
dram[2]:        32        30        27        31        28        30        32        28        35        31        12         6         0         1         0         0 
dram[3]:        31        30        32        30        28        33        29        32        30        29        11         9         0         0         0         0 
dram[4]:        33        30        29        30        29        27        30        30        33        32        11        10         0         0         0         0 
dram[5]:        29        26        33        29        29        32        30        32        30        28        11         8         0         0         0         0 
total reads: 1921
min_bank_accesses = 0!
chip skew: 324/310 = 1.05
average mf latency per bank:
dram[0]:        484       469       531       508       592       554       582       647       719       774      1770      1861      2933      3110      3247      2658
dram[1]:        452       482       472       487       569       504       591       542       678       686      1595      1749      3693      3496      2620      2700
dram[2]:        495       547       545       470       541       467       599       645       683       636      1848      1815      3038      3098      2404      3124
dram[3]:        450       430       595       520       482       476       607       554       718       565      1636      1757      3421      2584      2712      2695
dram[4]:        602       445       658       579       695       535       720       605       786       627     26657      1782      3512      2998      3917      3243
dram[5]:        432       472       464       501       562       459       722       714       721       696      1550      1920      3019      3244      3062      2664
maximum mf latency per bank:
dram[0]:        626       611       646       691       710       678       703       700       701       743       656       702       781       572       664       590
dram[1]:        643       583       652       686       778       655       622       690       697       612       592       677       672       730       665       573
dram[2]:        617       660       718       699       661       666       660       654       723       717       611       617       616       697       660       655
dram[3]:        631       696       662       674       692       618       723       652       625       622       664       619       593       637       626       610
dram[4]:        798       590       696       631       934       655       834       632       939       666       800       685       793       581       792       606
dram[5]:        631       690       730       699       683       690       643       733       675       751       605       637       699       608       617       708

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56938 n_nop=55382 n_act=253 n_pre=237 n_req=1066 n_rd=756 n_write=310 bw_util=0.07489
n_activity=15082 dram_eff=0.2827
bk0: 39a 56248i bk1: 40a 56117i bk2: 47a 55990i bk3: 53a 55980i bk4: 49a 55923i bk5: 52a 55910i bk6: 55a 55735i bk7: 54a 55745i bk8: 53a 55794i bk9: 50a 55899i bk10: 38a 56418i bk11: 51a 56351i bk12: 44a 56638i bk13: 44a 56575i bk14: 40a 56532i bk15: 47a 56433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0714637
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56938 n_nop=55384 n_act=245 n_pre=229 n_req=1080 n_rd=757 n_write=323 bw_util=0.07587
n_activity=15229 dram_eff=0.2837
bk0: 41a 56017i bk1: 37a 56128i bk2: 43a 56144i bk3: 46a 55926i bk4: 56a 55931i bk5: 53a 55779i bk6: 51a 55905i bk7: 60a 55685i bk8: 57a 55670i bk9: 54a 55979i bk10: 48a 56317i bk11: 48a 56246i bk12: 38a 56662i bk13: 37a 56696i bk14: 42a 56681i bk15: 46a 56591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0641751
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56938 n_nop=55379 n_act=245 n_pre=229 n_req=1085 n_rd=762 n_write=323 bw_util=0.07622
n_activity=15099 dram_eff=0.2874
bk0: 44a 55931i bk1: 36a 56241i bk2: 47a 55954i bk3: 53a 55782i bk4: 44a 56080i bk5: 51a 55869i bk6: 51a 55795i bk7: 54a 55831i bk8: 52a 55775i bk9: 60a 55829i bk10: 45a 56417i bk11: 46a 56504i bk12: 45a 56528i bk13: 48a 56553i bk14: 44a 56663i bk15: 42a 56625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0633145
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56938 n_nop=55347 n_act=254 n_pre=238 n_req=1099 n_rd=775 n_write=324 bw_util=0.07721
n_activity=15726 dram_eff=0.2795
bk0: 46a 55943i bk1: 39a 55969i bk2: 54a 55766i bk3: 52a 55893i bk4: 38a 56067i bk5: 55a 55965i bk6: 49a 56167i bk7: 55a 55904i bk8: 60a 55676i bk9: 65a 55702i bk10: 46a 56337i bk11: 47a 56299i bk12: 37a 56668i bk13: 45a 56470i bk14: 46a 56544i bk15: 41a 56682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0661421
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56938 n_nop=55333 n_act=265 n_pre=249 n_req=1091 n_rd=767 n_write=324 bw_util=0.07664
n_activity=15951 dram_eff=0.2736
bk0: 43a 56013i bk1: 50a 55917i bk2: 39a 56048i bk3: 52a 55760i bk4: 56a 55787i bk5: 44a 56062i bk6: 58a 55843i bk7: 42a 56051i bk8: 61a 55735i bk9: 60a 55773i bk10: 54a 56224i bk11: 42a 56468i bk12: 45a 56527i bk13: 44a 56483i bk14: 41a 56616i bk15: 36a 56665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0762408
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56938 n_nop=55311 n_act=270 n_pre=254 n_req=1103 n_rd=786 n_write=317 bw_util=0.07749
n_activity=15395 dram_eff=0.2866
bk0: 45a 56030i bk1: 48a 55767i bk2: 52a 55945i bk3: 49a 56055i bk4: 47a 55824i bk5: 52a 55918i bk6: 66a 55565i bk7: 54a 55807i bk8: 58a 55624i bk9: 54a 55585i bk10: 51a 56343i bk11: 41a 56514i bk12: 39a 56636i bk13: 43a 56608i bk14: 43a 56672i bk15: 44a 56609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0742035

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1984, Miss = 365, Miss_rate = 0.184, Pending_hits = 11, Reservation_fails = 227
L2_cache_bank[1]: Access = 2023, Miss = 391, Miss_rate = 0.193, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1968, Miss = 376, Miss_rate = 0.191, Pending_hits = 11, Reservation_fails = 107
L2_cache_bank[3]: Access = 1899, Miss = 381, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1930, Miss = 372, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 1987, Miss = 390, Miss_rate = 0.196, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1922, Miss = 376, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1855, Miss = 399, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6334, Miss = 397, Miss_rate = 0.063, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 370, Miss_rate = 0.191, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 1993, Miss = 401, Miss_rate = 0.201, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 1941, Miss = 385, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 27772
L2_total_cache_misses = 4603
L2_total_cache_miss_rate = 0.1657
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 334
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2718
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14273
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1880
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=74058
icnt_total_pkts_simt_to_mem=43968
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.5859
	minimum = 6
	maximum = 471
Network latency average = 35.0024
	minimum = 6
	maximum = 367
Slowest packet = 9771
Flit latency average = 28.3024
	minimum = 6
	maximum = 366
Slowest flit = 74642
Fragmentation average = 0.0469305
	minimum = 0
	maximum = 191
Injected packet rate average = 0.0746158
	minimum = 0.0528414 (at node 8)
	maximum = 0.235649 (at node 23)
Accepted packet rate average = 0.0746158
	minimum = 0.0528414 (at node 8)
	maximum = 0.235649 (at node 23)
Injected flit rate average = 0.155251
	minimum = 0.0848913 (at node 8)
	maximum = 0.363849 (at node 23)
Accepted flit rate average= 0.155251
	minimum = 0.103546 (at node 22)
	maximum = 0.439249 (at node 23)
Injected packet length average = 2.08066
Accepted packet length average = 2.08066
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8952 (4 samples)
	minimum = 6 (4 samples)
	maximum = 146.25 (4 samples)
Network latency average = 15.1705 (4 samples)
	minimum = 6 (4 samples)
	maximum = 115 (4 samples)
Flit latency average = 12.6293 (4 samples)
	minimum = 6 (4 samples)
	maximum = 111.75 (4 samples)
Fragmentation average = 0.0117326 (4 samples)
	minimum = 0 (4 samples)
	maximum = 47.75 (4 samples)
Injected packet rate average = 0.0279471 (4 samples)
	minimum = 0.0171408 (4 samples)
	maximum = 0.0823402 (4 samples)
Accepted packet rate average = 0.0279471 (4 samples)
	minimum = 0.0171408 (4 samples)
	maximum = 0.0823402 (4 samples)
Injected flit rate average = 0.0618507 (4 samples)
	minimum = 0.0251533 (4 samples)
	maximum = 0.146353 (4 samples)
Accepted flit rate average = 0.0618507 (4 samples)
	minimum = 0.0357493 (4 samples)
	maximum = 0.162867 (4 samples)
Injected packet size average = 2.21313 (4 samples)
Accepted packet size average = 2.21313 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 182690 (inst/sec)
gpgpu_simulation_rate = 2054 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,43137)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,43137)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,43137)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,43137)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,43137)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,43137)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,43137)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(39,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(58,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(23,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 43637  inst.: 4139702 (ipc=606.4) sim_rate=188168 (inst/sec) elapsed = 0:0:00:22 / Wed Mar  2 01:16:39 2016
GPGPU-Sim uArch: cycles simulated: 44637  inst.: 4157141 (ipc=213.8) sim_rate=180745 (inst/sec) elapsed = 0:0:00:23 / Wed Mar  2 01:16:40 2016
GPGPU-Sim uArch: cycles simulated: 46137  inst.: 4170252 (ipc=111.2) sim_rate=173760 (inst/sec) elapsed = 0:0:00:24 / Wed Mar  2 01:16:41 2016
GPGPU-Sim uArch: cycles simulated: 48137  inst.: 4182971 (ipc=69.3) sim_rate=167318 (inst/sec) elapsed = 0:0:00:25 / Wed Mar  2 01:16:42 2016
GPGPU-Sim uArch: cycles simulated: 49637  inst.: 4195322 (ipc=55.2) sim_rate=161358 (inst/sec) elapsed = 0:0:00:26 / Wed Mar  2 01:16:43 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(4,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 51637  inst.: 4210264 (ipc=44.0) sim_rate=155935 (inst/sec) elapsed = 0:0:00:27 / Wed Mar  2 01:16:44 2016
GPGPU-Sim uArch: cycles simulated: 53137  inst.: 4222510 (ipc=38.6) sim_rate=150803 (inst/sec) elapsed = 0:0:00:28 / Wed Mar  2 01:16:45 2016
GPGPU-Sim uArch: cycles simulated: 55137  inst.: 4237866 (ipc=33.4) sim_rate=146133 (inst/sec) elapsed = 0:0:00:29 / Wed Mar  2 01:16:46 2016
GPGPU-Sim uArch: cycles simulated: 56637  inst.: 4248862 (ipc=30.5) sim_rate=141628 (inst/sec) elapsed = 0:0:00:30 / Wed Mar  2 01:16:47 2016
GPGPU-Sim uArch: cycles simulated: 58637  inst.: 4263309 (ipc=27.5) sim_rate=137526 (inst/sec) elapsed = 0:0:00:31 / Wed Mar  2 01:16:48 2016
GPGPU-Sim uArch: cycles simulated: 60637  inst.: 4278870 (ipc=25.3) sim_rate=133714 (inst/sec) elapsed = 0:0:00:32 / Wed Mar  2 01:16:49 2016
GPGPU-Sim uArch: cycles simulated: 62137  inst.: 4290117 (ipc=23.9) sim_rate=130003 (inst/sec) elapsed = 0:0:00:33 / Wed Mar  2 01:16:50 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(3,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 64137  inst.: 4304382 (ipc=22.3) sim_rate=126599 (inst/sec) elapsed = 0:0:00:34 / Wed Mar  2 01:16:51 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21678,43137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21679,43137)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21772,43137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21773,43137)
GPGPU-Sim uArch: cycles simulated: 65637  inst.: 4320597 (ipc=21.5) sim_rate=123445 (inst/sec) elapsed = 0:0:00:35 / Wed Mar  2 01:16:52 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22763,43137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22764,43137)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23604,43137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23605,43137)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24326,43137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24327,43137)
GPGPU-Sim uArch: cycles simulated: 67637  inst.: 4344508 (ipc=20.7) sim_rate=120680 (inst/sec) elapsed = 0:0:00:36 / Wed Mar  2 01:16:53 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24606,43137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24607,43137)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25312,43137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(25313,43137)
GPGPU-Sim uArch: cycles simulated: 69637  inst.: 4366563 (ipc=20.0) sim_rate=118015 (inst/sec) elapsed = 0:0:00:37 / Wed Mar  2 01:16:54 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27782,43137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27783,43137)
GPGPU-Sim uArch: cycles simulated: 71637  inst.: 4384471 (ipc=19.2) sim_rate=115380 (inst/sec) elapsed = 0:0:00:38 / Wed Mar  2 01:16:55 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29051,43137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(29052,43137)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29210,43137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29211,43137)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(99,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29667,43137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(29668,43137)
GPGPU-Sim uArch: cycles simulated: 73637  inst.: 4409639 (ipc=18.8) sim_rate=113067 (inst/sec) elapsed = 0:0:00:39 / Wed Mar  2 01:16:56 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31990,43137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(31991,43137)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32169,43137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(32170,43137)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32225,43137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(32226,43137)
GPGPU-Sim uArch: cycles simulated: 75637  inst.: 4433646 (ipc=18.4) sim_rate=110841 (inst/sec) elapsed = 0:0:00:40 / Wed Mar  2 01:16:57 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32666,43137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32667,43137)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33222,43137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33223,43137)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33314,43137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33315,43137)
GPGPU-Sim uArch: cycles simulated: 77137  inst.: 4459131 (ipc=18.3) sim_rate=108759 (inst/sec) elapsed = 0:0:00:41 / Wed Mar  2 01:16:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34214,43137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34215,43137)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34451,43137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34452,43137)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34705,43137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34706,43137)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34829,43137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34830,43137)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34831,43137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(34832,43137)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34887,43137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34888,43137)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (34966,43137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(34967,43137)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35226,43137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35227,43137)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(114,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35452,43137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(35453,43137)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35825,43137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35826,43137)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35946,43137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35947,43137)
GPGPU-Sim uArch: cycles simulated: 79137  inst.: 4504103 (ipc=18.5) sim_rate=107240 (inst/sec) elapsed = 0:0:00:42 / Wed Mar  2 01:16:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36650,43137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36651,43137)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36712,43137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36713,43137)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37148,43137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37149,43137)
GPGPU-Sim uArch: cycles simulated: 81137  inst.: 4535040 (ipc=18.4) sim_rate=105466 (inst/sec) elapsed = 0:0:00:43 / Wed Mar  2 01:17:00 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38629,43137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38630,43137)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39136,43137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39137,43137)
GPGPU-Sim uArch: cycles simulated: 83137  inst.: 4558020 (ipc=18.0) sim_rate=103591 (inst/sec) elapsed = 0:0:00:44 / Wed Mar  2 01:17:01 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40272,43137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(40273,43137)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40455,43137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(40456,43137)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40918,43137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(40919,43137)
GPGPU-Sim uArch: cycles simulated: 84637  inst.: 4579246 (ipc=17.9) sim_rate=101761 (inst/sec) elapsed = 0:0:00:45 / Wed Mar  2 01:17:02 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(108,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42497,43137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(42498,43137)
GPGPU-Sim uArch: cycles simulated: 86637  inst.: 4603628 (ipc=17.6) sim_rate=100078 (inst/sec) elapsed = 0:0:00:46 / Wed Mar  2 01:17:03 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44393,43137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(44394,43137)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (44894,43137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(44895,43137)
GPGPU-Sim uArch: cycles simulated: 88637  inst.: 4629880 (ipc=17.4) sim_rate=98508 (inst/sec) elapsed = 0:0:00:47 / Wed Mar  2 01:17:04 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45984,43137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(45985,43137)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (46795,43137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(46796,43137)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (47129,43137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(47130,43137)
GPGPU-Sim uArch: cycles simulated: 90637  inst.: 4653267 (ipc=17.2) sim_rate=96943 (inst/sec) elapsed = 0:0:00:48 / Wed Mar  2 01:17:05 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47979,43137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(47980,43137)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (48571,43137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(48572,43137)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (48577,43137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(48578,43137)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (48614,43137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(48615,43137)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(135,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (49455,43137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(49456,43137)
GPGPU-Sim uArch: cycles simulated: 92637  inst.: 4683908 (ipc=17.1) sim_rate=95589 (inst/sec) elapsed = 0:0:00:49 / Wed Mar  2 01:17:06 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (49592,43137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(49593,43137)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (49982,43137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(49983,43137)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (50827,43137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(50828,43137)
GPGPU-Sim uArch: cycles simulated: 94137  inst.: 4709281 (ipc=17.1) sim_rate=94185 (inst/sec) elapsed = 0:0:00:50 / Wed Mar  2 01:17:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (51026,43137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(51027,43137)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51601,43137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(51602,43137)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (51960,43137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(51961,43137)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (52083,43137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(52084,43137)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (52828,43137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(52829,43137)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (52894,43137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(52895,43137)
GPGPU-Sim uArch: cycles simulated: 96137  inst.: 4743928 (ipc=17.1) sim_rate=93018 (inst/sec) elapsed = 0:0:00:51 / Wed Mar  2 01:17:08 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (53242,43137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(53243,43137)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (53701,43137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(53702,43137)
GPGPU-Sim uArch: cycles simulated: 98137  inst.: 4770629 (ipc=17.0) sim_rate=91742 (inst/sec) elapsed = 0:0:00:52 / Wed Mar  2 01:17:09 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(132,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (56036,43137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(56037,43137)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (56411,43137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(56412,43137)
GPGPU-Sim uArch: cycles simulated: 99637  inst.: 4789610 (ipc=16.9) sim_rate=90370 (inst/sec) elapsed = 0:0:00:53 / Wed Mar  2 01:17:10 2016
GPGPU-Sim uArch: cycles simulated: 101637  inst.: 4812886 (ipc=16.7) sim_rate=89127 (inst/sec) elapsed = 0:0:00:54 / Wed Mar  2 01:17:11 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (59175,43137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(59176,43137)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (59179,43137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(59180,43137)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (59603,43137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(59604,43137)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (59701,43137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(59702,43137)
GPGPU-Sim uArch: cycles simulated: 103637  inst.: 4841791 (ipc=16.6) sim_rate=88032 (inst/sec) elapsed = 0:0:00:55 / Wed Mar  2 01:17:12 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (61801,43137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(61802,43137)
GPGPU-Sim uArch: cycles simulated: 105137  inst.: 4862109 (ipc=16.5) sim_rate=86823 (inst/sec) elapsed = 0:0:00:56 / Wed Mar  2 01:17:13 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(124,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (62532,43137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(62533,43137)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (63685,43137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(63686,43137)
GPGPU-Sim uArch: cycles simulated: 107137  inst.: 4892217 (ipc=16.5) sim_rate=85828 (inst/sec) elapsed = 0:0:00:57 / Wed Mar  2 01:17:14 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (64869,43137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(64870,43137)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (65516,43137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(65517,43137)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (65597,43137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(65598,43137)
GPGPU-Sim uArch: cycles simulated: 109137  inst.: 4917289 (ipc=16.4) sim_rate=84780 (inst/sec) elapsed = 0:0:00:58 / Wed Mar  2 01:17:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (67146,43137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(67147,43137)
GPGPU-Sim uArch: cycles simulated: 110637  inst.: 4937357 (ipc=16.3) sim_rate=83684 (inst/sec) elapsed = 0:0:00:59 / Wed Mar  2 01:17:16 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (67593,43137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(67594,43137)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(81,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (69225,43137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(69226,43137)
GPGPU-Sim uArch: cycles simulated: 112637  inst.: 4967846 (ipc=16.3) sim_rate=82797 (inst/sec) elapsed = 0:0:01:00 / Wed Mar  2 01:17:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (70300,43137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(70301,43137)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (70318,43137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(70319,43137)
GPGPU-Sim uArch: cycles simulated: 114637  inst.: 4997781 (ipc=16.2) sim_rate=81930 (inst/sec) elapsed = 0:0:01:01 / Wed Mar  2 01:17:18 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (71789,43137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(71790,43137)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (71961,43137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(71962,43137)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (72064,43137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(72065,43137)
GPGPU-Sim uArch: cycles simulated: 116137  inst.: 5022814 (ipc=16.3) sim_rate=81013 (inst/sec) elapsed = 0:0:01:02 / Wed Mar  2 01:17:19 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (73169,43137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(73170,43137)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (73654,43137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(73655,43137)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (73943,43137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(73944,43137)
GPGPU-Sim uArch: cycles simulated: 118137  inst.: 5054916 (ipc=16.2) sim_rate=80236 (inst/sec) elapsed = 0:0:01:03 / Wed Mar  2 01:17:20 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(167,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (75424,43137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(75425,43137)
GPGPU-Sim uArch: cycles simulated: 120137  inst.: 5080198 (ipc=16.2) sim_rate=79378 (inst/sec) elapsed = 0:0:01:04 / Wed Mar  2 01:17:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (78013,43137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(78014,43137)
GPGPU-Sim uArch: cycles simulated: 121637  inst.: 5095175 (ipc=16.0) sim_rate=78387 (inst/sec) elapsed = 0:0:01:05 / Wed Mar  2 01:17:22 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (78523,43137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(78524,43137)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (79105,43137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(79106,43137)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (79425,43137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(79426,43137)
GPGPU-Sim uArch: cycles simulated: 123637  inst.: 5127454 (ipc=16.0) sim_rate=77688 (inst/sec) elapsed = 0:0:01:06 / Wed Mar  2 01:17:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (81448,43137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(81449,43137)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(113,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (82448,43137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(82449,43137)
GPGPU-Sim uArch: cycles simulated: 125637  inst.: 5155629 (ipc=16.0) sim_rate=76949 (inst/sec) elapsed = 0:0:01:07 / Wed Mar  2 01:17:24 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (83238,43137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(83239,43137)
GPGPU-Sim uArch: cycles simulated: 127137  inst.: 5177197 (ipc=16.0) sim_rate=76135 (inst/sec) elapsed = 0:0:01:08 / Wed Mar  2 01:17:25 2016
GPGPU-Sim uArch: cycles simulated: 129137  inst.: 5203090 (ipc=15.9) sim_rate=75407 (inst/sec) elapsed = 0:0:01:09 / Wed Mar  2 01:17:26 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (87084,43137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(87085,43137)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (87897,43137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(87898,43137)
GPGPU-Sim uArch: cycles simulated: 131137  inst.: 5232118 (ipc=15.9) sim_rate=74744 (inst/sec) elapsed = 0:0:01:10 / Wed Mar  2 01:17:27 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(173,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (89222,43137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(89223,43137)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (89896,43137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(89897,43137)
GPGPU-Sim uArch: cycles simulated: 133137  inst.: 5259787 (ipc=15.8) sim_rate=74081 (inst/sec) elapsed = 0:0:01:11 / Wed Mar  2 01:17:28 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (91061,43137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(91062,43137)
GPGPU-Sim uArch: cycles simulated: 135137  inst.: 5286024 (ipc=15.8) sim_rate=73417 (inst/sec) elapsed = 0:0:01:12 / Wed Mar  2 01:17:29 2016
GPGPU-Sim uArch: cycles simulated: 136637  inst.: 5305666 (ipc=15.7) sim_rate=72680 (inst/sec) elapsed = 0:0:01:13 / Wed Mar  2 01:17:30 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (94663,43137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(94664,43137)
GPGPU-Sim uArch: cycles simulated: 138637  inst.: 5327422 (ipc=15.6) sim_rate=71992 (inst/sec) elapsed = 0:0:01:14 / Wed Mar  2 01:17:31 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (95721,43137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(95722,43137)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(182,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (97186,43137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(97187,43137)
GPGPU-Sim uArch: cycles simulated: 140637  inst.: 5352094 (ipc=15.5) sim_rate=71361 (inst/sec) elapsed = 0:0:01:15 / Wed Mar  2 01:17:32 2016
GPGPU-Sim uArch: cycles simulated: 142637  inst.: 5382745 (ipc=15.5) sim_rate=70825 (inst/sec) elapsed = 0:0:01:16 / Wed Mar  2 01:17:33 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (99656,43137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(99657,43137)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (100626,43137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(100627,43137)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (101021,43137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(101022,43137)
GPGPU-Sim uArch: cycles simulated: 144637  inst.: 5413930 (ipc=15.5) sim_rate=70310 (inst/sec) elapsed = 0:0:01:17 / Wed Mar  2 01:17:34 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (102443,43137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(102444,43137)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(179,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (103292,43137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(103293,43137)
GPGPU-Sim uArch: cycles simulated: 146637  inst.: 5441989 (ipc=15.5) sim_rate=69769 (inst/sec) elapsed = 0:0:01:18 / Wed Mar  2 01:17:35 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (104151,43137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(104152,43137)
GPGPU-Sim uArch: cycles simulated: 148137  inst.: 5460928 (ipc=15.5) sim_rate=69125 (inst/sec) elapsed = 0:0:01:19 / Wed Mar  2 01:17:36 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (105036,43137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(105037,43137)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (106606,43137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(106607,43137)
GPGPU-Sim uArch: cycles simulated: 150137  inst.: 5488760 (ipc=15.4) sim_rate=68609 (inst/sec) elapsed = 0:0:01:20 / Wed Mar  2 01:17:37 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (107002,43137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(107003,43137)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (107221,43137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(107222,43137)
GPGPU-Sim uArch: cycles simulated: 152137  inst.: 5516176 (ipc=15.4) sim_rate=68100 (inst/sec) elapsed = 0:0:01:21 / Wed Mar  2 01:17:38 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(137,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 154137  inst.: 5537657 (ipc=15.3) sim_rate=67532 (inst/sec) elapsed = 0:0:01:22 / Wed Mar  2 01:17:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (111679,43137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(111680,43137)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (112429,43137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(112430,43137)
GPGPU-Sim uArch: cycles simulated: 156137  inst.: 5562868 (ipc=15.3) sim_rate=67022 (inst/sec) elapsed = 0:0:01:23 / Wed Mar  2 01:17:40 2016
GPGPU-Sim uArch: cycles simulated: 157637  inst.: 5583821 (ipc=15.3) sim_rate=66474 (inst/sec) elapsed = 0:0:01:24 / Wed Mar  2 01:17:41 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (115900,43137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(115901,43137)
GPGPU-Sim uArch: cycles simulated: 159637  inst.: 5607282 (ipc=15.2) sim_rate=65968 (inst/sec) elapsed = 0:0:01:25 / Wed Mar  2 01:17:42 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(181,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 161637  inst.: 5629812 (ipc=15.1) sim_rate=65462 (inst/sec) elapsed = 0:0:01:26 / Wed Mar  2 01:17:43 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (119128,43137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(119129,43137)
GPGPU-Sim uArch: cycles simulated: 163637  inst.: 5655979 (ipc=15.1) sim_rate=65011 (inst/sec) elapsed = 0:0:01:27 / Wed Mar  2 01:17:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (121353,43137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(121354,43137)
GPGPU-Sim uArch: cycles simulated: 165637  inst.: 5681576 (ipc=15.1) sim_rate=64563 (inst/sec) elapsed = 0:0:01:28 / Wed Mar  2 01:17:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (123290,43137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(123291,43137)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (124274,43137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(124275,43137)
GPGPU-Sim uArch: cycles simulated: 167637  inst.: 5707796 (ipc=15.0) sim_rate=64132 (inst/sec) elapsed = 0:0:01:29 / Wed Mar  2 01:17:46 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(162,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 169637  inst.: 5733727 (ipc=15.0) sim_rate=63708 (inst/sec) elapsed = 0:0:01:30 / Wed Mar  2 01:17:47 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (127571,43137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(127572,43137)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (127653,43137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(127654,43137)
GPGPU-Sim uArch: cycles simulated: 171637  inst.: 5761969 (ipc=15.0) sim_rate=63318 (inst/sec) elapsed = 0:0:01:31 / Wed Mar  2 01:17:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (129222,43137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(129223,43137)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (129905,43137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(129906,43137)
GPGPU-Sim uArch: cycles simulated: 173637  inst.: 5790741 (ipc=15.0) sim_rate=62942 (inst/sec) elapsed = 0:0:01:32 / Wed Mar  2 01:17:49 2016
GPGPU-Sim uArch: cycles simulated: 175637  inst.: 5814751 (ipc=14.9) sim_rate=62524 (inst/sec) elapsed = 0:0:01:33 / Wed Mar  2 01:17:50 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(163,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (133358,43137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(133359,43137)
GPGPU-Sim uArch: cycles simulated: 177637  inst.: 5839962 (ipc=14.9) sim_rate=62127 (inst/sec) elapsed = 0:0:01:34 / Wed Mar  2 01:17:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (134734,43137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(134735,43137)
GPGPU-Sim uArch: cycles simulated: 179637  inst.: 5868376 (ipc=14.9) sim_rate=61772 (inst/sec) elapsed = 0:0:01:35 / Wed Mar  2 01:17:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (137253,43137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(137254,43137)
GPGPU-Sim uArch: cycles simulated: 181137  inst.: 5888476 (ipc=14.9) sim_rate=61338 (inst/sec) elapsed = 0:0:01:36 / Wed Mar  2 01:17:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (139379,43137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(139380,43137)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (139509,43137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(139510,43137)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (139542,43137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(139543,43137)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(213,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 183137  inst.: 5917955 (ipc=14.9) sim_rate=61009 (inst/sec) elapsed = 0:0:01:37 / Wed Mar  2 01:17:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (141393,43137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(141394,43137)
GPGPU-Sim uArch: cycles simulated: 185137  inst.: 5946622 (ipc=14.9) sim_rate=60679 (inst/sec) elapsed = 0:0:01:38 / Wed Mar  2 01:17:55 2016
GPGPU-Sim uArch: cycles simulated: 187137  inst.: 5973233 (ipc=14.8) sim_rate=60335 (inst/sec) elapsed = 0:0:01:39 / Wed Mar  2 01:17:56 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (144244,43137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(144245,43137)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (144881,43137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(144882,43137)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (145115,43137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(145116,43137)
GPGPU-Sim uArch: cycles simulated: 189137  inst.: 6004851 (ipc=14.9) sim_rate=60048 (inst/sec) elapsed = 0:0:01:40 / Wed Mar  2 01:17:57 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(207,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 190637  inst.: 6024987 (ipc=14.8) sim_rate=59653 (inst/sec) elapsed = 0:0:01:41 / Wed Mar  2 01:17:58 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (148333,43137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(148334,43137)
GPGPU-Sim uArch: cycles simulated: 192637  inst.: 6051915 (ipc=14.8) sim_rate=59332 (inst/sec) elapsed = 0:0:01:42 / Wed Mar  2 01:17:59 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (151226,43137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(151227,43137)
GPGPU-Sim uArch: cycles simulated: 194637  inst.: 6077273 (ipc=14.8) sim_rate=59002 (inst/sec) elapsed = 0:0:01:43 / Wed Mar  2 01:18:00 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (151968,43137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(151969,43137)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(206,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 196637  inst.: 6104599 (ipc=14.8) sim_rate=58698 (inst/sec) elapsed = 0:0:01:44 / Wed Mar  2 01:18:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (155118,43137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(155119,43137)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (155125,43137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(155126,43137)
GPGPU-Sim uArch: cycles simulated: 198637  inst.: 6135323 (ipc=14.8) sim_rate=58431 (inst/sec) elapsed = 0:0:01:45 / Wed Mar  2 01:18:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (155917,43137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(155918,43137)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (156954,43137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(156955,43137)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (157284,43137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(157285,43137)
GPGPU-Sim uArch: cycles simulated: 200637  inst.: 6166583 (ipc=14.8) sim_rate=58175 (inst/sec) elapsed = 0:0:01:46 / Wed Mar  2 01:18:03 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (157818,43137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(157819,43137)
GPGPU-Sim uArch: cycles simulated: 202137  inst.: 6189764 (ipc=14.8) sim_rate=57848 (inst/sec) elapsed = 0:0:01:47 / Wed Mar  2 01:18:04 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(138,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (160006,43137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(160007,43137)
GPGPU-Sim uArch: cycles simulated: 204137  inst.: 6216767 (ipc=14.8) sim_rate=57562 (inst/sec) elapsed = 0:0:01:48 / Wed Mar  2 01:18:05 2016
GPGPU-Sim uArch: cycles simulated: 206137  inst.: 6244988 (ipc=14.8) sim_rate=57293 (inst/sec) elapsed = 0:0:01:49 / Wed Mar  2 01:18:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (163690,43137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(163691,43137)
GPGPU-Sim uArch: cycles simulated: 208137  inst.: 6270715 (ipc=14.8) sim_rate=57006 (inst/sec) elapsed = 0:0:01:50 / Wed Mar  2 01:18:07 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (165114,43137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(165115,43137)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (165895,43137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(165896,43137)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(230,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 209637  inst.: 6294162 (ipc=14.8) sim_rate=56704 (inst/sec) elapsed = 0:0:01:51 / Wed Mar  2 01:18:08 2016
GPGPU-Sim uArch: cycles simulated: 211637  inst.: 6324346 (ipc=14.8) sim_rate=56467 (inst/sec) elapsed = 0:0:01:52 / Wed Mar  2 01:18:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (168533,43137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(168534,43137)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (170073,43137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(170074,43137)
GPGPU-Sim uArch: cycles simulated: 213637  inst.: 6354254 (ipc=14.8) sim_rate=56232 (inst/sec) elapsed = 0:0:01:53 / Wed Mar  2 01:18:10 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (170580,43137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(170581,43137)
GPGPU-Sim uArch: cycles simulated: 215637  inst.: 6384221 (ipc=14.8) sim_rate=56001 (inst/sec) elapsed = 0:0:01:54 / Wed Mar  2 01:18:11 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(208,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 217637  inst.: 6412640 (ipc=14.8) sim_rate=55762 (inst/sec) elapsed = 0:0:01:55 / Wed Mar  2 01:18:12 2016
GPGPU-Sim uArch: cycles simulated: 219637  inst.: 6439083 (ipc=14.7) sim_rate=55509 (inst/sec) elapsed = 0:0:01:56 / Wed Mar  2 01:18:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (176555,43137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(176556,43137)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (178191,43137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(178192,43137)
GPGPU-Sim uArch: cycles simulated: 221637  inst.: 6470408 (ipc=14.8) sim_rate=55302 (inst/sec) elapsed = 0:0:01:57 / Wed Mar  2 01:18:14 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (178778,43137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(178779,43137)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (179170,43137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(179171,43137)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(237,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (180270,43137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(180271,43137)
GPGPU-Sim uArch: cycles simulated: 223637  inst.: 6504048 (ipc=14.8) sim_rate=55119 (inst/sec) elapsed = 0:0:01:58 / Wed Mar  2 01:18:15 2016
GPGPU-Sim uArch: cycles simulated: 225137  inst.: 6527667 (ipc=14.8) sim_rate=54854 (inst/sec) elapsed = 0:0:01:59 / Wed Mar  2 01:18:16 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (183920,43137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(183921,43137)
GPGPU-Sim uArch: cycles simulated: 227137  inst.: 6558495 (ipc=14.8) sim_rate=54654 (inst/sec) elapsed = 0:0:02:00 / Wed Mar  2 01:18:17 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (184008,43137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(184009,43137)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(203,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 229137  inst.: 6590349 (ipc=14.8) sim_rate=54465 (inst/sec) elapsed = 0:0:02:01 / Wed Mar  2 01:18:18 2016
GPGPU-Sim uArch: cycles simulated: 231137  inst.: 6619648 (ipc=14.8) sim_rate=54259 (inst/sec) elapsed = 0:0:02:02 / Wed Mar  2 01:18:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (188069,43137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(188070,43137)
GPGPU-Sim uArch: cycles simulated: 233137  inst.: 6651030 (ipc=14.8) sim_rate=54073 (inst/sec) elapsed = 0:0:02:03 / Wed Mar  2 01:18:20 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(234,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 235137  inst.: 6677556 (ipc=14.8) sim_rate=53851 (inst/sec) elapsed = 0:0:02:04 / Wed Mar  2 01:18:21 2016
GPGPU-Sim uArch: cycles simulated: 237137  inst.: 6708829 (ipc=14.8) sim_rate=53670 (inst/sec) elapsed = 0:0:02:05 / Wed Mar  2 01:18:22 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (194800,43137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(194801,43137)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (195151,43137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(195152,43137)
GPGPU-Sim uArch: cycles simulated: 239137  inst.: 6738852 (ipc=14.8) sim_rate=53482 (inst/sec) elapsed = 0:0:02:06 / Wed Mar  2 01:18:23 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (196852,43137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(196853,43137)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (197210,43137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(197211,43137)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(187,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 241137  inst.: 6772374 (ipc=14.8) sim_rate=53325 (inst/sec) elapsed = 0:0:02:07 / Wed Mar  2 01:18:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (199771,43137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(199772,43137)
GPGPU-Sim uArch: cycles simulated: 243137  inst.: 6804416 (ipc=14.8) sim_rate=53159 (inst/sec) elapsed = 0:0:02:08 / Wed Mar  2 01:18:25 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (200538,43137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(200539,43137)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (201490,43137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(201491,43137)
GPGPU-Sim uArch: cycles simulated: 244637  inst.: 6827134 (ipc=14.8) sim_rate=52923 (inst/sec) elapsed = 0:0:02:09 / Wed Mar  2 01:18:26 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (201645,43137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(201646,43137)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (202428,43137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(202429,43137)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(232,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 246637  inst.: 6863907 (ipc=14.9) sim_rate=52799 (inst/sec) elapsed = 0:0:02:10 / Wed Mar  2 01:18:27 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (203883,43137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(203884,43137)
GPGPU-Sim uArch: cycles simulated: 248637  inst.: 6895886 (ipc=14.9) sim_rate=52640 (inst/sec) elapsed = 0:0:02:11 / Wed Mar  2 01:18:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (205624,43137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(205625,43137)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (207153,43137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(207154,43137)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (207203,43137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(207204,43137)
GPGPU-Sim uArch: cycles simulated: 250637  inst.: 6929168 (ipc=14.9) sim_rate=52493 (inst/sec) elapsed = 0:0:02:12 / Wed Mar  2 01:18:29 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(176,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 252637  inst.: 6959438 (ipc=14.9) sim_rate=52326 (inst/sec) elapsed = 0:0:02:13 / Wed Mar  2 01:18:30 2016
GPGPU-Sim uArch: cycles simulated: 254637  inst.: 6985158 (ipc=14.9) sim_rate=52128 (inst/sec) elapsed = 0:0:02:14 / Wed Mar  2 01:18:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (212471,43137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(212472,43137)
GPGPU-Sim uArch: cycles simulated: 256637  inst.: 7017235 (ipc=14.9) sim_rate=51979 (inst/sec) elapsed = 0:0:02:15 / Wed Mar  2 01:18:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (214150,43137), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 258637  inst.: 7043755 (ipc=14.9) sim_rate=51792 (inst/sec) elapsed = 0:0:02:16 / Wed Mar  2 01:18:33 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(206,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 260637  inst.: 7069070 (ipc=14.9) sim_rate=51599 (inst/sec) elapsed = 0:0:02:17 / Wed Mar  2 01:18:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (218919,43137), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 262637  inst.: 7092093 (ipc=14.8) sim_rate=51391 (inst/sec) elapsed = 0:0:02:18 / Wed Mar  2 01:18:35 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (219785,43137), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (220169,43137), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (220605,43137), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (220906,43137), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 264637  inst.: 7126146 (ipc=14.9) sim_rate=51267 (inst/sec) elapsed = 0:0:02:19 / Wed Mar  2 01:18:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (221726,43137), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (222324,43137), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(252,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 266637  inst.: 7156995 (ipc=14.9) sim_rate=51121 (inst/sec) elapsed = 0:0:02:20 / Wed Mar  2 01:18:37 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (224563,43137), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 268637  inst.: 7185822 (ipc=14.9) sim_rate=50963 (inst/sec) elapsed = 0:0:02:21 / Wed Mar  2 01:18:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (225899,43137), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (225984,43137), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 271137  inst.: 7221330 (ipc=14.8) sim_rate=50854 (inst/sec) elapsed = 0:0:02:22 / Wed Mar  2 01:18:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (229222,43137), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(215,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 273137  inst.: 7247299 (ipc=14.8) sim_rate=50680 (inst/sec) elapsed = 0:0:02:23 / Wed Mar  2 01:18:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (231111,43137), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 275137  inst.: 7277707 (ipc=14.8) sim_rate=50539 (inst/sec) elapsed = 0:0:02:24 / Wed Mar  2 01:18:41 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (234445,43137), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 277637  inst.: 7315914 (ipc=14.8) sim_rate=50454 (inst/sec) elapsed = 0:0:02:25 / Wed Mar  2 01:18:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (235676,43137), 4 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(210,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 279637  inst.: 7342724 (ipc=14.8) sim_rate=50292 (inst/sec) elapsed = 0:0:02:26 / Wed Mar  2 01:18:43 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (237636,43137), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 281637  inst.: 7369255 (ipc=14.8) sim_rate=50130 (inst/sec) elapsed = 0:0:02:27 / Wed Mar  2 01:18:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (239202,43137), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (239228,43137), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 284137  inst.: 7402154 (ipc=14.8) sim_rate=50014 (inst/sec) elapsed = 0:0:02:28 / Wed Mar  2 01:18:45 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (242763,43137), 4 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(209,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 286137  inst.: 7434756 (ipc=14.8) sim_rate=49897 (inst/sec) elapsed = 0:0:02:29 / Wed Mar  2 01:18:46 2016
GPGPU-Sim uArch: cycles simulated: 288637  inst.: 7469957 (ipc=14.8) sim_rate=49799 (inst/sec) elapsed = 0:0:02:30 / Wed Mar  2 01:18:47 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (245621,43137), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (245770,43137), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (247414,43137), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 290637  inst.: 7498103 (ipc=14.8) sim_rate=49656 (inst/sec) elapsed = 0:0:02:31 / Wed Mar  2 01:18:48 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (248797,43137), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (249210,43137), 3 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(215,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 293137  inst.: 7529292 (ipc=14.8) sim_rate=49534 (inst/sec) elapsed = 0:0:02:32 / Wed Mar  2 01:18:49 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (250101,43137), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (250269,43137), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (250382,43137), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (251538,43137), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (252056,43137), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (252436,43137), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 295637  inst.: 7565987 (ipc=14.8) sim_rate=49450 (inst/sec) elapsed = 0:0:02:33 / Wed Mar  2 01:18:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (253453,43137), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 298137  inst.: 7596419 (ipc=14.7) sim_rate=49327 (inst/sec) elapsed = 0:0:02:34 / Wed Mar  2 01:18:51 2016
GPGPU-Sim uArch: cycles simulated: 300137  inst.: 7621903 (ipc=14.7) sim_rate=49173 (inst/sec) elapsed = 0:0:02:35 / Wed Mar  2 01:18:52 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(250,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (258130,43137), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (258235,43137), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 302637  inst.: 7655308 (ipc=14.7) sim_rate=49072 (inst/sec) elapsed = 0:0:02:36 / Wed Mar  2 01:18:53 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (259814,43137), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (260264,43137), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (261432,43137), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 305137  inst.: 7685074 (ipc=14.7) sim_rate=48949 (inst/sec) elapsed = 0:0:02:37 / Wed Mar  2 01:18:54 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (262304,43137), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 307637  inst.: 7714311 (ipc=14.7) sim_rate=48824 (inst/sec) elapsed = 0:0:02:38 / Wed Mar  2 01:18:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (264801,43137), 3 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(252,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 310137  inst.: 7745582 (ipc=14.6) sim_rate=48714 (inst/sec) elapsed = 0:0:02:39 / Wed Mar  2 01:18:56 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (267401,43137), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (268165,43137), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (268910,43137), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 312637  inst.: 7777719 (ipc=14.6) sim_rate=48610 (inst/sec) elapsed = 0:0:02:40 / Wed Mar  2 01:18:57 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (269753,43137), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (269977,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (270500,43137), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (271477,43137), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (271648,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (271975,43137), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 315137  inst.: 7808226 (ipc=14.6) sim_rate=48498 (inst/sec) elapsed = 0:0:02:41 / Wed Mar  2 01:18:58 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(231,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (274318,43137), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 317637  inst.: 7836867 (ipc=14.6) sim_rate=48375 (inst/sec) elapsed = 0:0:02:42 / Wed Mar  2 01:18:59 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (276213,43137), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (276350,43137), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (277353,43137), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 320637  inst.: 7874216 (ipc=14.6) sim_rate=48308 (inst/sec) elapsed = 0:0:02:43 / Wed Mar  2 01:19:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (277588,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (277690,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (278363,43137), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (278484,43137), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (279023,43137), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (279357,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (279470,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (280150,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (280196,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (280405,43137), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 323637  inst.: 7909017 (ipc=14.5) sim_rate=48225 (inst/sec) elapsed = 0:0:02:44 / Wed Mar  2 01:19:01 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (280731,43137), 1 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(252,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (281298,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (282460,43137), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (282519,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (282551,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (283272,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (283318,43137), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 326637  inst.: 7938651 (ipc=14.5) sim_rate=48113 (inst/sec) elapsed = 0:0:02:45 / Wed Mar  2 01:19:02 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (283590,43137), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (283633,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (283949,43137), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (284470,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (285271,43137), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (285293,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (285580,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (286381,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (286642,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (287006,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (287908,43137), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (288229,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (288377,43137), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 331637  inst.: 7975347 (ipc=14.3) sim_rate=48044 (inst/sec) elapsed = 0:0:02:46 / Wed Mar  2 01:19:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (288530,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (288960,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (289069,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (289397,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (289569,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (290643,43137), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (291562,43137), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (292338,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (293867,43137), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 293868
gpu_sim_insn = 4146680
gpu_ipc =      14.1107
gpu_tot_sim_cycle = 337005
gpu_tot_sim_insn = 7983185
gpu_tot_ipc =      23.6886
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 602428
gpu_stall_icnt2sh    = 1670619
gpu_total_sim_rate=48091

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 474700
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 37742, Miss = 30472, Miss_rate = 0.807, Pending_hits = 2221, Reservation_fails = 251283
	L1D_cache_core[1]: Access = 36889, Miss = 29907, Miss_rate = 0.811, Pending_hits = 2234, Reservation_fails = 255196
	L1D_cache_core[2]: Access = 36595, Miss = 29802, Miss_rate = 0.814, Pending_hits = 2270, Reservation_fails = 247928
	L1D_cache_core[3]: Access = 35608, Miss = 28999, Miss_rate = 0.814, Pending_hits = 2103, Reservation_fails = 244356
	L1D_cache_core[4]: Access = 34628, Miss = 27965, Miss_rate = 0.808, Pending_hits = 2056, Reservation_fails = 243430
	L1D_cache_core[5]: Access = 38694, Miss = 31281, Miss_rate = 0.808, Pending_hits = 2201, Reservation_fails = 257165
	L1D_cache_core[6]: Access = 36601, Miss = 29838, Miss_rate = 0.815, Pending_hits = 2225, Reservation_fails = 251295
	L1D_cache_core[7]: Access = 37350, Miss = 30203, Miss_rate = 0.809, Pending_hits = 2220, Reservation_fails = 255148
	L1D_cache_core[8]: Access = 34069, Miss = 27552, Miss_rate = 0.809, Pending_hits = 2031, Reservation_fails = 238215
	L1D_cache_core[9]: Access = 36707, Miss = 29609, Miss_rate = 0.807, Pending_hits = 2216, Reservation_fails = 247911
	L1D_cache_core[10]: Access = 37297, Miss = 30659, Miss_rate = 0.822, Pending_hits = 2369, Reservation_fails = 253464
	L1D_cache_core[11]: Access = 35447, Miss = 28828, Miss_rate = 0.813, Pending_hits = 2112, Reservation_fails = 247889
	L1D_cache_core[12]: Access = 38434, Miss = 31081, Miss_rate = 0.809, Pending_hits = 2268, Reservation_fails = 255811
	L1D_cache_core[13]: Access = 36910, Miss = 30117, Miss_rate = 0.816, Pending_hits = 2206, Reservation_fails = 249721
	L1D_cache_core[14]: Access = 39711, Miss = 32272, Miss_rate = 0.813, Pending_hits = 2312, Reservation_fails = 258105
	L1D_total_cache_accesses = 552682
	L1D_total_cache_misses = 448585
	L1D_total_cache_miss_rate = 0.8117
	L1D_total_cache_pending_hits = 33044
	L1D_total_cache_reservation_fails = 3756917
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75322
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 223456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2369834
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74842
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 225129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1387083
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 473698
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1138, 1122, 1019, 1127, 1217, 1008, 1469, 1228, 1006, 1409, 1308, 1540, 1193, 1443, 1501, 1086, 1466, 1273, 789, 1170, 946, 907, 1217, 1215, 1245, 1417, 1525, 1148, 1400, 1280, 1495, 1462, 1488, 1290, 1421, 1077, 1415, 1529, 1202, 1359, 1357, 1108, 1142, 1002, 1762, 1357, 1239, 1131, 
gpgpu_n_tot_thrd_icount = 28143712
gpgpu_n_tot_w_icount = 879491
gpgpu_n_stall_shd_mem = 4100872
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 223456
gpgpu_n_mem_write_global = 226753
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 935657
gpgpu_n_store_insn = 338083
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 914542
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4097597
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6567371	W0_Idle:720272	W0_Scoreboard:1375048	W1:252006	W2:109607	W3:66204	W4:44401	W5:31794	W6:29365	W7:23926	W8:22286	W9:19915	W10:18031	W11:15678	W12:15514	W13:13148	W14:10955	W15:9323	W16:8282	W17:6699	W18:5685	W19:5350	W20:4233	W21:3592	W22:3226	W23:2045	W24:1913	W25:1194	W26:843	W27:274	W28:257	W29:104	W30:41	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1787648 {8:223456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9079496 {40:226632,72:35,136:86,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30390016 {136:223456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814024 {8:226753,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 120 
maxdqlatency = 0 
maxmflatency = 1064 
averagemflatency = 387 
max_icnt2mem_latency = 797 
max_icnt2sh_latency = 337004 
mrq_lat_table:20768 	300 	466 	1784 	1518 	169 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	60545 	317370 	72304 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21062 	9017 	30131 	155403 	103781 	129301 	1589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20224 	97342 	98104 	7743 	57 	1 	0 	2 	9 	37 	927 	9107 	19435 	44586 	99238 	53412 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        26        17        20        30        32        21        21        26        27        29        36        27        29        32        31 
dram[1]:        31        32        24        20        23        18        22        21        24        21        20        22        25        30        44        22 
dram[2]:        26        24        30        20        27        22        32        32        22        23        31        27        22        24        22        21 
dram[3]:        25        25        27        21        20        24        33        17        30        21        20        22        29        33        18        15 
dram[4]:        32        31        16        20        21        26        14        21        24        32        22        22        25        23        30        31 
dram[5]:        28        13        29        30        22        26        18        30        22        25        22        22        28        26        16        16 
maximum service time to same row:
dram[0]:     37883     46624     33962     38537     32070     40675     38717     32577     60172     57113     84881     97578     34935     66576     33584     33267 
dram[1]:     54336     79053     19847     30418     29209     34154     33435     92329     48308     63412     40524     74565     41956     79772    107437     41048 
dram[2]:     32953     44609     42451     59017     25377     42930     59619     49359     34385     20425     61462     93436     43746     44060     73978     35731 
dram[3]:     46588     83724     34792     55970     20981     40224     41600     38206     22862     36156     84557     57273     42494    120925     44542     68039 
dram[4]:     31197     40461     22050     20098     20301     75506     25420     20559     34511     46608     56743     57918     51738     27567     76654     47297 
dram[5]:     44298     33571     43334     41531     36882     22906     24497     51559     18316     27517     53800     37099     64027     78669     32989    100301 
average row accesses per activate:
dram[0]:  4.166667  3.774648  3.428571  3.691358  4.590164  5.000000  2.991304  2.934579  4.000000  4.297297  4.111111  4.480000  5.133333  3.951220  7.523809  5.758621 
dram[1]:  4.534483  4.825397  3.568421  3.040000  3.542553  2.632000  2.817518  3.524752  3.612903  4.113924  3.460526  3.515625  4.852941  4.555555  4.348837  5.875000 
dram[2]:  4.482759  4.542373  3.635135  3.587500  3.797297  4.213115  4.197183  4.151899  3.873418  3.600000  5.000000  3.982143  5.156250  5.387097  6.370370  5.187500 
dram[3]:  3.277108  3.532468  4.084507  3.628205  3.893333  4.741935  4.628572  3.730769  3.236364  3.470000  3.323529  3.524590  5.090909  4.309524  5.545455  3.560000 
dram[4]:  4.147059  4.164179  3.866667  3.285714  3.573171  4.785714  3.333333  4.396825  4.671429  4.782609  4.185185  4.333333  5.030303  3.833333  6.461538  6.280000 
dram[5]:  3.481928  2.897196  3.132653  3.058824  3.804878  4.411765  3.898876  3.860215  3.465347  3.247788  4.037037  3.500000  5.000000  5.121212  4.047619  3.739130 
average row locality = 25020/6434 = 3.888716
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       177       193       232       224       215       216       265       244       233       239       184       187       153       160       157       165 
dram[1]:       191       209       233       224       244       249       281       270       248       244       211       188       164       161       185       188 
dram[2]:       192       197       205       206       213       201       228       250       236       250       192       196       163       164       169       163 
dram[3]:       201       202       211       213       208       215       237       225       273       269       196       189       163       171       181       175 
dram[4]:       206       209       209       206       225       208       241       212       250       254       199       176       162       157       168       157 
dram[5]:       217       224       240       237       226       229       256       266       268       270       194       180       165       166       168       172 
total reads: 20005
bank skew: 281/153 = 1.84
chip skew: 3490/3225 = 1.08
number of total write accesses:
dram[0]:        48        75        80        75        65        69        79        70        75        79        38        37         1         2         1         2 
dram[1]:        72        95       106        80        89        80       105        86        88        81        52        37         1         3         2         0 
dram[2]:        68        71        64        81        68        56        70        78        70        74        23        27         2         3         3         3 
dram[3]:        71        70        79        70        84        79        87        66        83        78        30        26         5        10         2         3 
dram[4]:        76        70        81        70        68        60        69        65        77        76        27        19         4         4         0         0 
dram[5]:        72        86        67        75        86        71        91        93        82        97        24        23         0         3         2         0 
total reads: 5015
min_bank_accesses = 0!
chip skew: 977/761 = 1.28
average mf latency per bank:
dram[0]:       4424      3690      3722      3545      3803      3654      3116      3235      3432      3373      9605      9697     16526     15574     18861     18014
dram[1]:       3838      3488      3265      3784      3356      3541      2993      3188      3359      3510      8321     10265     15673     16374     16372     16556
dram[2]:       3908      3837      3868      3645      3749      4030      3406      3179      3660      3483     10219     10278     15611     15563     17459     18082
dram[3]:       3869      3707      3807      3882      3523      3486      3420      3534      3202      3051      9807     10434     15593     14444     17001     16907
dram[4]:       4758      3626      4884      3956      4875      3997      4620      3641      4310      3251     63318     11756     20463     16375     24457     19473
dram[5]:       3616      3567      3605      3747      3374      3743      2961      3076      3105      3038     10474     11467     15547     16032     17544     17892
maximum mf latency per bank:
dram[0]:        786       823       852       960       819       902       828       790       863       826       783       830       901       856       860       841
dram[1]:        825       791       813       850       871       871       846       852       793       892       878       904       820       859       794       841
dram[2]:        823       907       771       993       859       953       878       923       883      1000       922       947       856       810       910       879
dram[3]:        904       797       802       955       884       813       866       811       936       831       935       946      1064       895       807       863
dram[4]:        989       830       909       829      1037       826       964       782      1062       865      1055       872       969       894      1016       850
dram[5]:        839       821       889       900       843       772       800       845       867       823       909       952       870       905       813       843

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444843 n_nop=438793 n_act=1013 n_pre=997 n_req=4040 n_rd=3244 n_write=796 bw_util=0.03633
n_activity=62686 dram_eff=0.2578
bk0: 177a 442706i bk1: 193a 441947i bk2: 232a 441309i bk3: 224a 441642i bk4: 215a 442136i bk5: 216a 442180i bk6: 265a 440501i bk7: 244a 440638i bk8: 233a 441223i bk9: 239a 441444i bk10: 184a 442485i bk11: 187a 442789i bk12: 153a 443653i bk13: 160a 443486i bk14: 157a 444035i bk15: 165a 443814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0293205
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444843 n_nop=437932 n_act=1230 n_pre=1214 n_req=4467 n_rd=3490 n_write=977 bw_util=0.04017
n_activity=72435 dram_eff=0.2467
bk0: 191a 442247i bk1: 209a 441943i bk2: 233a 440943i bk3: 224a 441093i bk4: 244a 441053i bk5: 249a 440431i bk6: 281a 439506i bk7: 270a 440582i bk8: 248a 440722i bk9: 244a 441238i bk10: 211a 441813i bk11: 188a 442416i bk12: 164a 443559i bk13: 161a 443656i bk14: 185a 443473i bk15: 188a 443763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0338794
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444843 n_nop=438981 n_act=946 n_pre=930 n_req=3986 n_rd=3225 n_write=761 bw_util=0.03584
n_activity=59237 dram_eff=0.2692
bk0: 192a 442223i bk1: 197a 442199i bk2: 205a 441927i bk3: 206a 441458i bk4: 213a 441703i bk5: 201a 442125i bk6: 228a 441607i bk7: 250a 441221i bk8: 236a 441456i bk9: 250a 441148i bk10: 192a 442935i bk11: 196a 442589i bk12: 163a 443588i bk13: 164a 443618i bk14: 169a 443830i bk15: 163a 443695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0317011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444843 n_nop=438505 n_act=1091 n_pre=1075 n_req=4172 n_rd=3329 n_write=843 bw_util=0.03751
n_activity=66947 dram_eff=0.2493
bk0: 201a 441753i bk1: 202a 441704i bk2: 211a 441885i bk3: 213a 441714i bk4: 208a 441648i bk5: 215a 441964i bk6: 237a 441596i bk7: 225a 441689i bk8: 273a 440516i bk9: 269a 440861i bk10: 196a 442268i bk11: 189a 442509i bk12: 163a 443579i bk13: 171a 443391i bk14: 181a 443670i bk15: 175a 443401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0291114
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444843 n_nop=438950 n_act=952 n_pre=936 n_req=4005 n_rd=3239 n_write=766 bw_util=0.03601
n_activity=62676 dram_eff=0.2556
bk0: 206a 442023i bk1: 209a 442159i bk2: 209a 441870i bk3: 206a 441497i bk4: 225a 441454i bk5: 208a 442108i bk6: 241a 441298i bk7: 212a 441900i bk8: 250a 441700i bk9: 254a 441729i bk10: 199a 442629i bk11: 176a 443077i bk12: 162a 443626i bk13: 157a 443403i bk14: 168a 443917i bk15: 157a 443982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.028156
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444843 n_nop=438105 n_act=1202 n_pre=1186 n_req=4350 n_rd=3478 n_write=872 bw_util=0.03911
n_activity=71048 dram_eff=0.2449
bk0: 217a 441685i bk1: 224a 440677i bk2: 240a 441199i bk3: 237a 440898i bk4: 226a 441193i bk5: 229a 441842i bk6: 256a 440842i bk7: 266a 440737i bk8: 268a 440899i bk9: 270a 440289i bk10: 194a 442760i bk11: 180a 442733i bk12: 165a 443684i bk13: 166a 443766i bk14: 168a 443558i bk15: 172a 443487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.032906

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35285, Miss = 1616, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 290
L2_cache_bank[1]: Access = 35372, Miss = 1628, Miss_rate = 0.046, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 35369, Miss = 1757, Miss_rate = 0.050, Pending_hits = 18, Reservation_fails = 107
L2_cache_bank[3]: Access = 36140, Miss = 1733, Miss_rate = 0.048, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 34936, Miss = 1598, Miss_rate = 0.046, Pending_hits = 4, Reservation_fails = 40
L2_cache_bank[5]: Access = 35366, Miss = 1627, Miss_rate = 0.046, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[6]: Access = 35602, Miss = 1670, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 1
L2_cache_bank[7]: Access = 35466, Miss = 1659, Miss_rate = 0.047, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 59030, Miss = 1660, Miss_rate = 0.028, Pending_hits = 13, Reservation_fails = 94
L2_cache_bank[9]: Access = 35744, Miss = 1579, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 35973, Miss = 1734, Miss_rate = 0.048, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 36001, Miss = 1744, Miss_rate = 0.048, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 450284
L2_total_cache_misses = 20005
L2_total_cache_miss_rate = 0.0444
L2_total_cache_pending_hits = 120
L2_total_cache_reservation_fails = 532
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 206955
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 197
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3527
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.261
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1344378
icnt_total_pkts_simt_to_mem=677330
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.5787
	minimum = 6
	maximum = 705
Network latency average = 39.2426
	minimum = 6
	maximum = 525
Slowest packet = 65568
Flit latency average = 29.6384
	minimum = 6
	maximum = 525
Slowest flit = 160574
Fragmentation average = 0.0876164
	minimum = 0
	maximum = 372
Injected packet rate average = 0.106501
	minimum = 0.0889311 (at node 8)
	maximum = 0.179319 (at node 23)
Accepted packet rate average = 0.106501
	minimum = 0.0889311 (at node 8)
	maximum = 0.179319 (at node 23)
Injected flit rate average = 0.239927
	minimum = 0.133444 (at node 8)
	maximum = 0.419018 (at node 23)
Accepted flit rate average= 0.239927
	minimum = 0.165779 (at node 19)
	maximum = 0.309118 (at node 14)
Injected packet length average = 2.25281
Accepted packet length average = 2.25281
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.4319 (5 samples)
	minimum = 6 (5 samples)
	maximum = 258 (5 samples)
Network latency average = 19.9849 (5 samples)
	minimum = 6 (5 samples)
	maximum = 197 (5 samples)
Flit latency average = 16.0312 (5 samples)
	minimum = 6 (5 samples)
	maximum = 194.4 (5 samples)
Fragmentation average = 0.0269094 (5 samples)
	minimum = 0 (5 samples)
	maximum = 112.6 (5 samples)
Injected packet rate average = 0.0436579 (5 samples)
	minimum = 0.0314988 (5 samples)
	maximum = 0.101736 (5 samples)
Accepted packet rate average = 0.0436579 (5 samples)
	minimum = 0.0314988 (5 samples)
	maximum = 0.101736 (5 samples)
Injected flit rate average = 0.0974659 (5 samples)
	minimum = 0.0468115 (5 samples)
	maximum = 0.200886 (5 samples)
Accepted flit rate average = 0.0974659 (5 samples)
	minimum = 0.0617552 (5 samples)
	maximum = 0.192118 (5 samples)
Injected packet size average = 2.23249 (5 samples)
Accepted packet size average = 2.23249 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 48091 (inst/sec)
gpgpu_simulation_rate = 2030 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,337005)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,337005)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,337005)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,337005)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,337005)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,337005)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,337005)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(65,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(30,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(77,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(41,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 337505  inst.: 8320026 (ipc=673.7) sim_rate=49820 (inst/sec) elapsed = 0:0:02:47 / Wed Mar  2 01:19:04 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(1,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 338005  inst.: 8377542 (ipc=394.4) sim_rate=49866 (inst/sec) elapsed = 0:0:02:48 / Wed Mar  2 01:19:05 2016
GPGPU-Sim uArch: cycles simulated: 340005  inst.: 8438281 (ipc=151.7) sim_rate=49930 (inst/sec) elapsed = 0:0:02:49 / Wed Mar  2 01:19:06 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 342005  inst.: 8465097 (ipc=96.4) sim_rate=49794 (inst/sec) elapsed = 0:0:02:50 / Wed Mar  2 01:19:07 2016
GPGPU-Sim uArch: cycles simulated: 343505  inst.: 8484663 (ipc=77.2) sim_rate=49617 (inst/sec) elapsed = 0:0:02:51 / Wed Mar  2 01:19:08 2016
GPGPU-Sim uArch: cycles simulated: 345505  inst.: 8510943 (ipc=62.1) sim_rate=49482 (inst/sec) elapsed = 0:0:02:52 / Wed Mar  2 01:19:09 2016
GPGPU-Sim uArch: cycles simulated: 347505  inst.: 8535875 (ipc=52.6) sim_rate=49340 (inst/sec) elapsed = 0:0:02:53 / Wed Mar  2 01:19:10 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(33,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 349005  inst.: 8558318 (ipc=47.9) sim_rate=49185 (inst/sec) elapsed = 0:0:02:54 / Wed Mar  2 01:19:11 2016
GPGPU-Sim uArch: cycles simulated: 351005  inst.: 8584998 (ipc=43.0) sim_rate=49057 (inst/sec) elapsed = 0:0:02:55 / Wed Mar  2 01:19:12 2016
GPGPU-Sim uArch: cycles simulated: 353005  inst.: 8610533 (ipc=39.2) sim_rate=48923 (inst/sec) elapsed = 0:0:02:56 / Wed Mar  2 01:19:13 2016
GPGPU-Sim uArch: cycles simulated: 355005  inst.: 8636383 (ipc=36.3) sim_rate=48793 (inst/sec) elapsed = 0:0:02:57 / Wed Mar  2 01:19:14 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(4,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 356505  inst.: 8655297 (ipc=34.5) sim_rate=48625 (inst/sec) elapsed = 0:0:02:58 / Wed Mar  2 01:19:15 2016
GPGPU-Sim uArch: cycles simulated: 358505  inst.: 8680985 (ipc=32.5) sim_rate=48497 (inst/sec) elapsed = 0:0:02:59 / Wed Mar  2 01:19:16 2016
GPGPU-Sim uArch: cycles simulated: 360505  inst.: 8705830 (ipc=30.8) sim_rate=48365 (inst/sec) elapsed = 0:0:03:00 / Wed Mar  2 01:19:17 2016
GPGPU-Sim uArch: cycles simulated: 362505  inst.: 8732245 (ipc=29.4) sim_rate=48244 (inst/sec) elapsed = 0:0:03:01 / Wed Mar  2 01:19:18 2016
GPGPU-Sim uArch: cycles simulated: 364005  inst.: 8750727 (ipc=28.4) sim_rate=48080 (inst/sec) elapsed = 0:0:03:02 / Wed Mar  2 01:19:19 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(14,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 366005  inst.: 8774801 (ipc=27.3) sim_rate=47949 (inst/sec) elapsed = 0:0:03:03 / Wed Mar  2 01:19:20 2016
GPGPU-Sim uArch: cycles simulated: 368005  inst.: 8798808 (ipc=26.3) sim_rate=47819 (inst/sec) elapsed = 0:0:03:04 / Wed Mar  2 01:19:21 2016
GPGPU-Sim uArch: cycles simulated: 370005  inst.: 8823388 (ipc=25.5) sim_rate=47693 (inst/sec) elapsed = 0:0:03:05 / Wed Mar  2 01:19:22 2016
GPGPU-Sim uArch: cycles simulated: 372005  inst.: 8846678 (ipc=24.7) sim_rate=47562 (inst/sec) elapsed = 0:0:03:06 / Wed Mar  2 01:19:23 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(24,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 373505  inst.: 8863366 (ipc=24.1) sim_rate=47397 (inst/sec) elapsed = 0:0:03:07 / Wed Mar  2 01:19:24 2016
GPGPU-Sim uArch: cycles simulated: 375505  inst.: 8885250 (ipc=23.4) sim_rate=47261 (inst/sec) elapsed = 0:0:03:08 / Wed Mar  2 01:19:25 2016
GPGPU-Sim uArch: cycles simulated: 377505  inst.: 8908932 (ipc=22.9) sim_rate=47137 (inst/sec) elapsed = 0:0:03:09 / Wed Mar  2 01:19:26 2016
GPGPU-Sim uArch: cycles simulated: 379005  inst.: 8927048 (ipc=22.5) sim_rate=46984 (inst/sec) elapsed = 0:0:03:10 / Wed Mar  2 01:19:27 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(34,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 381005  inst.: 8950932 (ipc=22.0) sim_rate=46863 (inst/sec) elapsed = 0:0:03:11 / Wed Mar  2 01:19:28 2016
GPGPU-Sim uArch: cycles simulated: 382505  inst.: 8973062 (ipc=21.8) sim_rate=46734 (inst/sec) elapsed = 0:0:03:12 / Wed Mar  2 01:19:29 2016
GPGPU-Sim uArch: cycles simulated: 384505  inst.: 8996216 (ipc=21.3) sim_rate=46612 (inst/sec) elapsed = 0:0:03:13 / Wed Mar  2 01:19:30 2016
GPGPU-Sim uArch: cycles simulated: 386505  inst.: 9020046 (ipc=20.9) sim_rate=46495 (inst/sec) elapsed = 0:0:03:14 / Wed Mar  2 01:19:31 2016
GPGPU-Sim uArch: cycles simulated: 388005  inst.: 9040186 (ipc=20.7) sim_rate=46359 (inst/sec) elapsed = 0:0:03:15 / Wed Mar  2 01:19:32 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(35,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 390005  inst.: 9064177 (ipc=20.4) sim_rate=46245 (inst/sec) elapsed = 0:0:03:16 / Wed Mar  2 01:19:33 2016
GPGPU-Sim uArch: cycles simulated: 391505  inst.: 9082707 (ipc=20.2) sim_rate=46105 (inst/sec) elapsed = 0:0:03:17 / Wed Mar  2 01:19:34 2016
GPGPU-Sim uArch: cycles simulated: 393505  inst.: 9109318 (ipc=19.9) sim_rate=46006 (inst/sec) elapsed = 0:0:03:18 / Wed Mar  2 01:19:35 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(64,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 395505  inst.: 9141120 (ipc=19.8) sim_rate=45935 (inst/sec) elapsed = 0:0:03:19 / Wed Mar  2 01:19:36 2016
GPGPU-Sim uArch: cycles simulated: 397005  inst.: 9159500 (ipc=19.6) sim_rate=45797 (inst/sec) elapsed = 0:0:03:20 / Wed Mar  2 01:19:37 2016
GPGPU-Sim uArch: cycles simulated: 399005  inst.: 9187200 (ipc=19.4) sim_rate=45707 (inst/sec) elapsed = 0:0:03:21 / Wed Mar  2 01:19:38 2016
GPGPU-Sim uArch: cycles simulated: 401005  inst.: 9211670 (ipc=19.2) sim_rate=45602 (inst/sec) elapsed = 0:0:03:22 / Wed Mar  2 01:19:39 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(38,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 403005  inst.: 9238510 (ipc=19.0) sim_rate=45509 (inst/sec) elapsed = 0:0:03:23 / Wed Mar  2 01:19:40 2016
GPGPU-Sim uArch: cycles simulated: 404505  inst.: 9259094 (ipc=18.9) sim_rate=45387 (inst/sec) elapsed = 0:0:03:24 / Wed Mar  2 01:19:41 2016
GPGPU-Sim uArch: cycles simulated: 406505  inst.: 9285941 (ipc=18.7) sim_rate=45297 (inst/sec) elapsed = 0:0:03:25 / Wed Mar  2 01:19:42 2016
GPGPU-Sim uArch: cycles simulated: 408505  inst.: 9309632 (ipc=18.6) sim_rate=45192 (inst/sec) elapsed = 0:0:03:26 / Wed Mar  2 01:19:43 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(54,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 410505  inst.: 9333367 (ipc=18.4) sim_rate=45088 (inst/sec) elapsed = 0:0:03:27 / Wed Mar  2 01:19:44 2016
GPGPU-Sim uArch: cycles simulated: 412505  inst.: 9358292 (ipc=18.2) sim_rate=44991 (inst/sec) elapsed = 0:0:03:28 / Wed Mar  2 01:19:45 2016
GPGPU-Sim uArch: cycles simulated: 414505  inst.: 9382742 (ipc=18.1) sim_rate=44893 (inst/sec) elapsed = 0:0:03:29 / Wed Mar  2 01:19:46 2016
GPGPU-Sim uArch: cycles simulated: 416505  inst.: 9408139 (ipc=17.9) sim_rate=44800 (inst/sec) elapsed = 0:0:03:30 / Wed Mar  2 01:19:47 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(66,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 418505  inst.: 9433875 (ipc=17.8) sim_rate=44710 (inst/sec) elapsed = 0:0:03:31 / Wed Mar  2 01:19:48 2016
GPGPU-Sim uArch: cycles simulated: 420005  inst.: 9452998 (ipc=17.7) sim_rate=44589 (inst/sec) elapsed = 0:0:03:32 / Wed Mar  2 01:19:49 2016
GPGPU-Sim uArch: cycles simulated: 422005  inst.: 9477649 (ipc=17.6) sim_rate=44496 (inst/sec) elapsed = 0:0:03:33 / Wed Mar  2 01:19:50 2016
GPGPU-Sim uArch: cycles simulated: 424005  inst.: 9503244 (ipc=17.5) sim_rate=44407 (inst/sec) elapsed = 0:0:03:34 / Wed Mar  2 01:19:51 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(85,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 426005  inst.: 9526597 (ipc=17.3) sim_rate=44309 (inst/sec) elapsed = 0:0:03:35 / Wed Mar  2 01:19:52 2016
GPGPU-Sim uArch: cycles simulated: 427505  inst.: 9544789 (ipc=17.3) sim_rate=44188 (inst/sec) elapsed = 0:0:03:36 / Wed Mar  2 01:19:53 2016
GPGPU-Sim uArch: cycles simulated: 429505  inst.: 9569201 (ipc=17.1) sim_rate=44097 (inst/sec) elapsed = 0:0:03:37 / Wed Mar  2 01:19:54 2016
GPGPU-Sim uArch: cycles simulated: 431505  inst.: 9594666 (ipc=17.1) sim_rate=44012 (inst/sec) elapsed = 0:0:03:38 / Wed Mar  2 01:19:55 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(39,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 433505  inst.: 9622671 (ipc=17.0) sim_rate=43939 (inst/sec) elapsed = 0:0:03:39 / Wed Mar  2 01:19:56 2016
GPGPU-Sim uArch: cycles simulated: 435505  inst.: 9646948 (ipc=16.9) sim_rate=43849 (inst/sec) elapsed = 0:0:03:40 / Wed Mar  2 01:19:57 2016
GPGPU-Sim uArch: cycles simulated: 437505  inst.: 9671371 (ipc=16.8) sim_rate=43761 (inst/sec) elapsed = 0:0:03:41 / Wed Mar  2 01:19:58 2016
GPGPU-Sim uArch: cycles simulated: 439505  inst.: 9695448 (ipc=16.7) sim_rate=43673 (inst/sec) elapsed = 0:0:03:42 / Wed Mar  2 01:19:59 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(77,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 441505  inst.: 9720045 (ipc=16.6) sim_rate=43587 (inst/sec) elapsed = 0:0:03:43 / Wed Mar  2 01:20:00 2016
GPGPU-Sim uArch: cycles simulated: 443505  inst.: 9749342 (ipc=16.6) sim_rate=43523 (inst/sec) elapsed = 0:0:03:44 / Wed Mar  2 01:20:01 2016
GPGPU-Sim uArch: cycles simulated: 445505  inst.: 9772855 (ipc=16.5) sim_rate=43434 (inst/sec) elapsed = 0:0:03:45 / Wed Mar  2 01:20:02 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (110015,337005), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(110016,337005)
GPGPU-Sim uArch: cycles simulated: 447505  inst.: 9801148 (ipc=16.5) sim_rate=43367 (inst/sec) elapsed = 0:0:03:46 / Wed Mar  2 01:20:03 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(85,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (111609,337005), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(111610,337005)
GPGPU-Sim uArch: cycles simulated: 449505  inst.: 9830300 (ipc=16.4) sim_rate=43305 (inst/sec) elapsed = 0:0:03:47 / Wed Mar  2 01:20:04 2016
GPGPU-Sim uArch: cycles simulated: 451505  inst.: 9861303 (ipc=16.4) sim_rate=43251 (inst/sec) elapsed = 0:0:03:48 / Wed Mar  2 01:20:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114935,337005), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(114936,337005)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (115316,337005), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(115317,337005)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (116112,337005), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(116113,337005)
GPGPU-Sim uArch: cycles simulated: 453505  inst.: 9895331 (ipc=16.4) sim_rate=43211 (inst/sec) elapsed = 0:0:03:49 / Wed Mar  2 01:20:06 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(91,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (117899,337005), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(117900,337005)
GPGPU-Sim uArch: cycles simulated: 455005  inst.: 9918653 (ipc=16.4) sim_rate=43124 (inst/sec) elapsed = 0:0:03:50 / Wed Mar  2 01:20:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (118584,337005), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(118585,337005)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (119709,337005), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(119710,337005)
GPGPU-Sim uArch: cycles simulated: 457005  inst.: 9947698 (ipc=16.4) sim_rate=43063 (inst/sec) elapsed = 0:0:03:51 / Wed Mar  2 01:20:08 2016
GPGPU-Sim uArch: cycles simulated: 459005  inst.: 9978715 (ipc=16.4) sim_rate=43011 (inst/sec) elapsed = 0:0:03:52 / Wed Mar  2 01:20:09 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (123884,337005), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(123885,337005)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(45,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 461005  inst.: 10003845 (ipc=16.3) sim_rate=42934 (inst/sec) elapsed = 0:0:03:53 / Wed Mar  2 01:20:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (124103,337005), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(124104,337005)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (125139,337005), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(125140,337005)
GPGPU-Sim uArch: cycles simulated: 463005  inst.: 10036211 (ipc=16.3) sim_rate=42889 (inst/sec) elapsed = 0:0:03:54 / Wed Mar  2 01:20:11 2016
GPGPU-Sim uArch: cycles simulated: 464505  inst.: 10059930 (ipc=16.3) sim_rate=42808 (inst/sec) elapsed = 0:0:03:55 / Wed Mar  2 01:20:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (128327,337005), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(128328,337005)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (129157,337005), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(129158,337005)
GPGPU-Sim uArch: cycles simulated: 466505  inst.: 10090835 (ipc=16.3) sim_rate=42757 (inst/sec) elapsed = 0:0:03:56 / Wed Mar  2 01:20:13 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(61,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (131428,337005), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(131429,337005)
GPGPU-Sim uArch: cycles simulated: 468505  inst.: 10122374 (ipc=16.3) sim_rate=42710 (inst/sec) elapsed = 0:0:03:57 / Wed Mar  2 01:20:14 2016
GPGPU-Sim uArch: cycles simulated: 470505  inst.: 10149485 (ipc=16.2) sim_rate=42644 (inst/sec) elapsed = 0:0:03:58 / Wed Mar  2 01:20:15 2016
GPGPU-Sim uArch: cycles simulated: 472505  inst.: 10178049 (ipc=16.2) sim_rate=42585 (inst/sec) elapsed = 0:0:03:59 / Wed Mar  2 01:20:16 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (135787,337005), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(135788,337005)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(94,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 474505  inst.: 10205036 (ipc=16.2) sim_rate=42520 (inst/sec) elapsed = 0:0:04:00 / Wed Mar  2 01:20:17 2016
GPGPU-Sim uArch: cycles simulated: 476505  inst.: 10232577 (ipc=16.1) sim_rate=42458 (inst/sec) elapsed = 0:0:04:01 / Wed Mar  2 01:20:18 2016
GPGPU-Sim uArch: cycles simulated: 478505  inst.: 10256895 (ipc=16.1) sim_rate=42383 (inst/sec) elapsed = 0:0:04:02 / Wed Mar  2 01:20:19 2016
GPGPU-Sim uArch: cycles simulated: 480505  inst.: 10285499 (ipc=16.0) sim_rate=42327 (inst/sec) elapsed = 0:0:04:03 / Wed Mar  2 01:20:20 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (143628,337005), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(143629,337005)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(105,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (145082,337005), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(145083,337005)
GPGPU-Sim uArch: cycles simulated: 482505  inst.: 10311725 (ipc=16.0) sim_rate=42261 (inst/sec) elapsed = 0:0:04:04 / Wed Mar  2 01:20:21 2016
GPGPU-Sim uArch: cycles simulated: 484505  inst.: 10341999 (ipc=16.0) sim_rate=42212 (inst/sec) elapsed = 0:0:04:05 / Wed Mar  2 01:20:22 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (149160,337005), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(149161,337005)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (149167,337005), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(149168,337005)
GPGPU-Sim uArch: cycles simulated: 486505  inst.: 10370566 (ipc=16.0) sim_rate=42156 (inst/sec) elapsed = 0:0:04:06 / Wed Mar  2 01:20:23 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (149993,337005), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(149994,337005)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(71,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (151202,337005), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(151203,337005)
GPGPU-Sim uArch: cycles simulated: 488505  inst.: 10402214 (ipc=16.0) sim_rate=42114 (inst/sec) elapsed = 0:0:04:07 / Wed Mar  2 01:20:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (152031,337005), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(152032,337005)
GPGPU-Sim uArch: cycles simulated: 490505  inst.: 10433956 (ipc=16.0) sim_rate=42072 (inst/sec) elapsed = 0:0:04:08 / Wed Mar  2 01:20:25 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (154433,337005), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(154434,337005)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (154500,337005), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(154501,337005)
GPGPU-Sim uArch: cycles simulated: 492505  inst.: 10462851 (ipc=15.9) sim_rate=42019 (inst/sec) elapsed = 0:0:04:09 / Wed Mar  2 01:20:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (156809,337005), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(156810,337005)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(52,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (157062,337005), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(157063,337005)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (157374,337005), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(157375,337005)
GPGPU-Sim uArch: cycles simulated: 494505  inst.: 10494611 (ipc=15.9) sim_rate=41978 (inst/sec) elapsed = 0:0:04:10 / Wed Mar  2 01:20:27 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (158398,337005), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(158399,337005)
GPGPU-Sim uArch: cycles simulated: 496005  inst.: 10521309 (ipc=16.0) sim_rate=41917 (inst/sec) elapsed = 0:0:04:11 / Wed Mar  2 01:20:28 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (159122,337005), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(159123,337005)
GPGPU-Sim uArch: cycles simulated: 498005  inst.: 10553796 (ipc=16.0) sim_rate=41880 (inst/sec) elapsed = 0:0:04:12 / Wed Mar  2 01:20:29 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(71,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 500005  inst.: 10580199 (ipc=15.9) sim_rate=41818 (inst/sec) elapsed = 0:0:04:13 / Wed Mar  2 01:20:30 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (163457,337005), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(163458,337005)
GPGPU-Sim uArch: cycles simulated: 502005  inst.: 10605963 (ipc=15.9) sim_rate=41755 (inst/sec) elapsed = 0:0:04:14 / Wed Mar  2 01:20:31 2016
GPGPU-Sim uArch: cycles simulated: 504005  inst.: 10628086 (ipc=15.8) sim_rate=41678 (inst/sec) elapsed = 0:0:04:15 / Wed Mar  2 01:20:32 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (168871,337005), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(168872,337005)
GPGPU-Sim uArch: cycles simulated: 506005  inst.: 10649789 (ipc=15.8) sim_rate=41600 (inst/sec) elapsed = 0:0:04:16 / Wed Mar  2 01:20:33 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(118,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (170915,337005), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(170916,337005)
GPGPU-Sim uArch: cycles simulated: 508005  inst.: 10677616 (ipc=15.8) sim_rate=41547 (inst/sec) elapsed = 0:0:04:17 / Wed Mar  2 01:20:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (172412,337005), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(172413,337005)
GPGPU-Sim uArch: cycles simulated: 510005  inst.: 10707220 (ipc=15.7) sim_rate=41500 (inst/sec) elapsed = 0:0:04:18 / Wed Mar  2 01:20:35 2016
GPGPU-Sim uArch: cycles simulated: 512005  inst.: 10732234 (ipc=15.7) sim_rate=41437 (inst/sec) elapsed = 0:0:04:19 / Wed Mar  2 01:20:36 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (175614,337005), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(175615,337005)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (176058,337005), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(176059,337005)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (176724,337005), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(176725,337005)
GPGPU-Sim uArch: cycles simulated: 514005  inst.: 10766189 (ipc=15.7) sim_rate=41408 (inst/sec) elapsed = 0:0:04:20 / Wed Mar  2 01:20:37 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(124,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (177781,337005), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(177782,337005)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (178667,337005), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(178668,337005)
GPGPU-Sim uArch: cycles simulated: 516005  inst.: 10797770 (ipc=15.7) sim_rate=41370 (inst/sec) elapsed = 0:0:04:21 / Wed Mar  2 01:20:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (179012,337005), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(179013,337005)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (180183,337005), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(180184,337005)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (180349,337005), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(180350,337005)
GPGPU-Sim uArch: cycles simulated: 517505  inst.: 10822802 (ipc=15.7) sim_rate=41308 (inst/sec) elapsed = 0:0:04:22 / Wed Mar  2 01:20:39 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (182003,337005), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(182004,337005)
GPGPU-Sim uArch: cycles simulated: 519505  inst.: 10857431 (ipc=15.7) sim_rate=41283 (inst/sec) elapsed = 0:0:04:23 / Wed Mar  2 01:20:40 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (183071,337005), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(183072,337005)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(62,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (183934,337005), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(183935,337005)
GPGPU-Sim uArch: cycles simulated: 521505  inst.: 10888147 (ipc=15.7) sim_rate=41242 (inst/sec) elapsed = 0:0:04:24 / Wed Mar  2 01:20:41 2016
GPGPU-Sim uArch: cycles simulated: 523505  inst.: 10912943 (ipc=15.7) sim_rate=41180 (inst/sec) elapsed = 0:0:04:25 / Wed Mar  2 01:20:42 2016
GPGPU-Sim uArch: cycles simulated: 525005  inst.: 10933028 (ipc=15.7) sim_rate=41101 (inst/sec) elapsed = 0:0:04:26 / Wed Mar  2 01:20:43 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (188224,337005), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(188225,337005)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (189789,337005), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(189790,337005)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(135,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 527005  inst.: 10962060 (ipc=15.7) sim_rate=41056 (inst/sec) elapsed = 0:0:04:27 / Wed Mar  2 01:20:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (191019,337005), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(191020,337005)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (191121,337005), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(191122,337005)
GPGPU-Sim uArch: cycles simulated: 529005  inst.: 10989454 (ipc=15.7) sim_rate=41005 (inst/sec) elapsed = 0:0:04:28 / Wed Mar  2 01:20:45 2016
GPGPU-Sim uArch: cycles simulated: 531005  inst.: 11018264 (ipc=15.6) sim_rate=40960 (inst/sec) elapsed = 0:0:04:29 / Wed Mar  2 01:20:46 2016
GPGPU-Sim uArch: cycles simulated: 532505  inst.: 11039284 (ipc=15.6) sim_rate=40886 (inst/sec) elapsed = 0:0:04:30 / Wed Mar  2 01:20:47 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (196079,337005), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(196080,337005)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(127,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 534505  inst.: 11067684 (ipc=15.6) sim_rate=40840 (inst/sec) elapsed = 0:0:04:31 / Wed Mar  2 01:20:48 2016
GPGPU-Sim uArch: cycles simulated: 536505  inst.: 11103662 (ipc=15.6) sim_rate=40822 (inst/sec) elapsed = 0:0:04:32 / Wed Mar  2 01:20:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (200308,337005), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(200309,337005)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (201106,337005), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(201107,337005)
GPGPU-Sim uArch: cycles simulated: 538505  inst.: 11135756 (ipc=15.6) sim_rate=40790 (inst/sec) elapsed = 0:0:04:33 / Wed Mar  2 01:20:50 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (202425,337005), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(202426,337005)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(81,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 540005  inst.: 11158233 (ipc=15.6) sim_rate=40723 (inst/sec) elapsed = 0:0:04:34 / Wed Mar  2 01:20:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (204422,337005), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(204423,337005)
GPGPU-Sim uArch: cycles simulated: 542005  inst.: 11193629 (ipc=15.7) sim_rate=40704 (inst/sec) elapsed = 0:0:04:35 / Wed Mar  2 01:20:52 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (205199,337005), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(205200,337005)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (205247,337005), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(205248,337005)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (205435,337005), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(205436,337005)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (205493,337005), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(205494,337005)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (206246,337005), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(206247,337005)
GPGPU-Sim uArch: cycles simulated: 544005  inst.: 11235649 (ipc=15.7) sim_rate=40708 (inst/sec) elapsed = 0:0:04:36 / Wed Mar  2 01:20:53 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(79,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 545505  inst.: 11258151 (ipc=15.7) sim_rate=40643 (inst/sec) elapsed = 0:0:04:37 / Wed Mar  2 01:20:54 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (209217,337005), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(209218,337005)
GPGPU-Sim uArch: cycles simulated: 547505  inst.: 11284630 (ipc=15.7) sim_rate=40592 (inst/sec) elapsed = 0:0:04:38 / Wed Mar  2 01:20:55 2016
GPGPU-Sim uArch: cycles simulated: 549505  inst.: 11316004 (ipc=15.7) sim_rate=40559 (inst/sec) elapsed = 0:0:04:39 / Wed Mar  2 01:20:56 2016
GPGPU-Sim uArch: cycles simulated: 551005  inst.: 11338639 (ipc=15.7) sim_rate=40495 (inst/sec) elapsed = 0:0:04:40 / Wed Mar  2 01:20:57 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(135,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (215533,337005), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(215534,337005)
GPGPU-Sim uArch: cycles simulated: 553005  inst.: 11364079 (ipc=15.7) sim_rate=40441 (inst/sec) elapsed = 0:0:04:41 / Wed Mar  2 01:20:58 2016
GPGPU-Sim uArch: cycles simulated: 555005  inst.: 11390714 (ipc=15.6) sim_rate=40392 (inst/sec) elapsed = 0:0:04:42 / Wed Mar  2 01:20:59 2016
GPGPU-Sim uArch: cycles simulated: 557005  inst.: 11421606 (ipc=15.6) sim_rate=40359 (inst/sec) elapsed = 0:0:04:43 / Wed Mar  2 01:21:00 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(136,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 559005  inst.: 11451387 (ipc=15.6) sim_rate=40321 (inst/sec) elapsed = 0:0:04:44 / Wed Mar  2 01:21:01 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (222264,337005), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(222265,337005)
GPGPU-Sim uArch: cycles simulated: 561005  inst.: 11477158 (ipc=15.6) sim_rate=40270 (inst/sec) elapsed = 0:0:04:45 / Wed Mar  2 01:21:02 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (224368,337005), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(224369,337005)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (225571,337005), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(225572,337005)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (225940,337005), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(225941,337005)
GPGPU-Sim uArch: cycles simulated: 563005  inst.: 11511351 (ipc=15.6) sim_rate=40249 (inst/sec) elapsed = 0:0:04:46 / Wed Mar  2 01:21:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (226006,337005), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(226007,337005)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (227094,337005), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(227095,337005)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(153,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 564505  inst.: 11537015 (ipc=15.6) sim_rate=40198 (inst/sec) elapsed = 0:0:04:47 / Wed Mar  2 01:21:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (229026,337005), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(229027,337005)
GPGPU-Sim uArch: cycles simulated: 566505  inst.: 11569293 (ipc=15.6) sim_rate=40171 (inst/sec) elapsed = 0:0:04:48 / Wed Mar  2 01:21:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (231067,337005), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(231068,337005)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (231491,337005), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(231492,337005)
GPGPU-Sim uArch: cycles simulated: 568505  inst.: 11597065 (ipc=15.6) sim_rate=40128 (inst/sec) elapsed = 0:0:04:49 / Wed Mar  2 01:21:06 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (232894,337005), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(232895,337005)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(157,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 570505  inst.: 11632913 (ipc=15.6) sim_rate=40113 (inst/sec) elapsed = 0:0:04:50 / Wed Mar  2 01:21:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (234037,337005), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(234038,337005)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (234116,337005), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(234117,337005)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (234443,337005), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(234444,337005)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (234567,337005), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(234568,337005)
GPGPU-Sim uArch: cycles simulated: 572005  inst.: 11662801 (ipc=15.7) sim_rate=40078 (inst/sec) elapsed = 0:0:04:51 / Wed Mar  2 01:21:08 2016
GPGPU-Sim uArch: cycles simulated: 574005  inst.: 11693407 (ipc=15.7) sim_rate=40045 (inst/sec) elapsed = 0:0:04:52 / Wed Mar  2 01:21:09 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (237950,337005), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(237951,337005)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (238011,337005), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(238012,337005)
GPGPU-Sim uArch: cycles simulated: 576005  inst.: 11722333 (ipc=15.6) sim_rate=40007 (inst/sec) elapsed = 0:0:04:53 / Wed Mar  2 01:21:10 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(91,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 578005  inst.: 11750592 (ipc=15.6) sim_rate=39968 (inst/sec) elapsed = 0:0:04:54 / Wed Mar  2 01:21:11 2016
GPGPU-Sim uArch: cycles simulated: 580005  inst.: 11774547 (ipc=15.6) sim_rate=39913 (inst/sec) elapsed = 0:0:04:55 / Wed Mar  2 01:21:12 2016
GPGPU-Sim uArch: cycles simulated: 581505  inst.: 11797874 (ipc=15.6) sim_rate=39857 (inst/sec) elapsed = 0:0:04:56 / Wed Mar  2 01:21:13 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(165,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 583505  inst.: 11821089 (ipc=15.6) sim_rate=39801 (inst/sec) elapsed = 0:0:04:57 / Wed Mar  2 01:21:14 2016
GPGPU-Sim uArch: cycles simulated: 585505  inst.: 11847377 (ipc=15.6) sim_rate=39756 (inst/sec) elapsed = 0:0:04:58 / Wed Mar  2 01:21:15 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (249974,337005), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(249975,337005)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (250299,337005), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(250300,337005)
GPGPU-Sim uArch: cycles simulated: 587505  inst.: 11874441 (ipc=15.5) sim_rate=39713 (inst/sec) elapsed = 0:0:04:59 / Wed Mar  2 01:21:16 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (250687,337005), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(250688,337005)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (250829,337005), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(250830,337005)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (250844,337005), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(250845,337005)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (251398,337005), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(251399,337005)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (251491,337005), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(251492,337005)
GPGPU-Sim uArch: cycles simulated: 589505  inst.: 11912990 (ipc=15.6) sim_rate=39709 (inst/sec) elapsed = 0:0:05:00 / Wed Mar  2 01:21:17 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(171,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (252843,337005), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(252844,337005)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (254287,337005), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(254288,337005)
GPGPU-Sim uArch: cycles simulated: 591505  inst.: 11950067 (ipc=15.6) sim_rate=39701 (inst/sec) elapsed = 0:0:05:01 / Wed Mar  2 01:21:18 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (255019,337005), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(255020,337005)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (256165,337005), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(256166,337005)
GPGPU-Sim uArch: cycles simulated: 593505  inst.: 11976779 (ipc=15.6) sim_rate=39658 (inst/sec) elapsed = 0:0:05:02 / Wed Mar  2 01:21:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (256668,337005), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(256669,337005)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (257440,337005), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(257441,337005)
GPGPU-Sim uArch: cycles simulated: 595005  inst.: 12000456 (ipc=15.6) sim_rate=39605 (inst/sec) elapsed = 0:0:05:03 / Wed Mar  2 01:21:20 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(175,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 597005  inst.: 12028530 (ipc=15.6) sim_rate=39567 (inst/sec) elapsed = 0:0:05:04 / Wed Mar  2 01:21:21 2016
GPGPU-Sim uArch: cycles simulated: 599005  inst.: 12053441 (ipc=15.5) sim_rate=39519 (inst/sec) elapsed = 0:0:05:05 / Wed Mar  2 01:21:22 2016
GPGPU-Sim uArch: cycles simulated: 601005  inst.: 12077962 (ipc=15.5) sim_rate=39470 (inst/sec) elapsed = 0:0:05:06 / Wed Mar  2 01:21:23 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (265946,337005), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(265947,337005)
GPGPU-Sim uArch: cycles simulated: 603005  inst.: 12106437 (ipc=15.5) sim_rate=39434 (inst/sec) elapsed = 0:0:05:07 / Wed Mar  2 01:21:24 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(179,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (266457,337005), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(266458,337005)
GPGPU-Sim uArch: cycles simulated: 605005  inst.: 12141984 (ipc=15.5) sim_rate=39422 (inst/sec) elapsed = 0:0:05:08 / Wed Mar  2 01:21:25 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (268032,337005), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(268033,337005)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (269291,337005), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(269292,337005)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (269419,337005), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(269420,337005)
GPGPU-Sim uArch: cycles simulated: 606505  inst.: 12163619 (ipc=15.5) sim_rate=39364 (inst/sec) elapsed = 0:0:05:09 / Wed Mar  2 01:21:26 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (270601,337005), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(270602,337005)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (270696,337005), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(270697,337005)
GPGPU-Sim uArch: cycles simulated: 608505  inst.: 12196122 (ipc=15.5) sim_rate=39342 (inst/sec) elapsed = 0:0:05:10 / Wed Mar  2 01:21:27 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(148,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (272292,337005), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(272293,337005)
GPGPU-Sim uArch: cycles simulated: 610505  inst.: 12229104 (ipc=15.5) sim_rate=39321 (inst/sec) elapsed = 0:0:05:11 / Wed Mar  2 01:21:28 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (273812,337005), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(273813,337005)
GPGPU-Sim uArch: cycles simulated: 612505  inst.: 12258672 (ipc=15.5) sim_rate=39290 (inst/sec) elapsed = 0:0:05:12 / Wed Mar  2 01:21:29 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (275895,337005), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(275896,337005)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (275974,337005), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(275975,337005)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (276369,337005), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(276370,337005)
GPGPU-Sim uArch: cycles simulated: 614005  inst.: 12282368 (ipc=15.5) sim_rate=39240 (inst/sec) elapsed = 0:0:05:13 / Wed Mar  2 01:21:30 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (277503,337005), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(277504,337005)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (277763,337005), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(277764,337005)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(189,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 616005  inst.: 12311821 (ipc=15.5) sim_rate=39209 (inst/sec) elapsed = 0:0:05:14 / Wed Mar  2 01:21:31 2016
GPGPU-Sim uArch: cycles simulated: 618005  inst.: 12335495 (ipc=15.5) sim_rate=39160 (inst/sec) elapsed = 0:0:05:15 / Wed Mar  2 01:21:32 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (281043,337005), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(281044,337005)
GPGPU-Sim uArch: cycles simulated: 619505  inst.: 12352632 (ipc=15.5) sim_rate=39090 (inst/sec) elapsed = 0:0:05:16 / Wed Mar  2 01:21:33 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (282563,337005), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(282564,337005)
GPGPU-Sim uArch: cycles simulated: 621505  inst.: 12376342 (ipc=15.4) sim_rate=39042 (inst/sec) elapsed = 0:0:05:17 / Wed Mar  2 01:21:34 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (286007,337005), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(286008,337005)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(195,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (286115,337005), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(286116,337005)
GPGPU-Sim uArch: cycles simulated: 623505  inst.: 12399910 (ipc=15.4) sim_rate=38993 (inst/sec) elapsed = 0:0:05:18 / Wed Mar  2 01:21:35 2016
GPGPU-Sim uArch: cycles simulated: 625505  inst.: 12421262 (ipc=15.4) sim_rate=38938 (inst/sec) elapsed = 0:0:05:19 / Wed Mar  2 01:21:36 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (289002,337005), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(289003,337005)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (289318,337005), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(289319,337005)
GPGPU-Sim uArch: cycles simulated: 627505  inst.: 12451151 (ipc=15.4) sim_rate=38909 (inst/sec) elapsed = 0:0:05:20 / Wed Mar  2 01:21:37 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (291236,337005), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(291237,337005)
GPGPU-Sim uArch: cycles simulated: 629005  inst.: 12474180 (ipc=15.4) sim_rate=38860 (inst/sec) elapsed = 0:0:05:21 / Wed Mar  2 01:21:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (293189,337005), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(293190,337005)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(184,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 631005  inst.: 12497558 (ipc=15.4) sim_rate=38812 (inst/sec) elapsed = 0:0:05:22 / Wed Mar  2 01:21:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (294685,337005), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(294686,337005)
GPGPU-Sim uArch: cycles simulated: 633005  inst.: 12522986 (ipc=15.3) sim_rate=38770 (inst/sec) elapsed = 0:0:05:23 / Wed Mar  2 01:21:40 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (296126,337005), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(296127,337005)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (296170,337005), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(296171,337005)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (296673,337005), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(296674,337005)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (297968,337005), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(297969,337005)
GPGPU-Sim uArch: cycles simulated: 635005  inst.: 12559367 (ipc=15.4) sim_rate=38763 (inst/sec) elapsed = 0:0:05:24 / Wed Mar  2 01:21:41 2016
GPGPU-Sim uArch: cycles simulated: 637005  inst.: 12581917 (ipc=15.3) sim_rate=38713 (inst/sec) elapsed = 0:0:05:25 / Wed Mar  2 01:21:42 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(143,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (301281,337005), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(301282,337005)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (301588,337005), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(301589,337005)
GPGPU-Sim uArch: cycles simulated: 639005  inst.: 12606929 (ipc=15.3) sim_rate=38671 (inst/sec) elapsed = 0:0:05:26 / Wed Mar  2 01:21:43 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (302020,337005), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(302021,337005)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (302478,337005), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(302479,337005)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (302762,337005), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(302763,337005)
GPGPU-Sim uArch: cycles simulated: 641005  inst.: 12634637 (ipc=15.3) sim_rate=38638 (inst/sec) elapsed = 0:0:05:27 / Wed Mar  2 01:21:44 2016
GPGPU-Sim uArch: cycles simulated: 643005  inst.: 12662305 (ipc=15.3) sim_rate=38604 (inst/sec) elapsed = 0:0:05:28 / Wed Mar  2 01:21:45 2016
GPGPU-Sim uArch: cycles simulated: 644505  inst.: 12678107 (ipc=15.3) sim_rate=38535 (inst/sec) elapsed = 0:0:05:29 / Wed Mar  2 01:21:46 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(185,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (309331,337005), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(309332,337005)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (309717,337005), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(309718,337005)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (309733,337005), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(309734,337005)
GPGPU-Sim uArch: cycles simulated: 647005  inst.: 12710825 (ipc=15.3) sim_rate=38517 (inst/sec) elapsed = 0:0:05:30 / Wed Mar  2 01:21:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (310575,337005), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(310576,337005)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (311314,337005), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(311315,337005)
GPGPU-Sim uArch: cycles simulated: 648505  inst.: 12735525 (ipc=15.3) sim_rate=38475 (inst/sec) elapsed = 0:0:05:31 / Wed Mar  2 01:21:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (312901,337005), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(312902,337005)
GPGPU-Sim uArch: cycles simulated: 650505  inst.: 12765277 (ipc=15.3) sim_rate=38449 (inst/sec) elapsed = 0:0:05:32 / Wed Mar  2 01:21:49 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(178,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (315019,337005), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(315020,337005)
GPGPU-Sim uArch: cycles simulated: 652505  inst.: 12790703 (ipc=15.2) sim_rate=38410 (inst/sec) elapsed = 0:0:05:33 / Wed Mar  2 01:21:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (316482,337005), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(316483,337005)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (317044,337005), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(317045,337005)
GPGPU-Sim uArch: cycles simulated: 654505  inst.: 12820964 (ipc=15.2) sim_rate=38386 (inst/sec) elapsed = 0:0:05:34 / Wed Mar  2 01:21:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (317918,337005), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(317919,337005)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (318069,337005), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(318070,337005)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (318169,337005), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(318170,337005)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (319187,337005), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(319188,337005)
GPGPU-Sim uArch: cycles simulated: 656505  inst.: 12849811 (ipc=15.2) sim_rate=38357 (inst/sec) elapsed = 0:0:05:35 / Wed Mar  2 01:21:52 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(214,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 658505  inst.: 12873109 (ipc=15.2) sim_rate=38312 (inst/sec) elapsed = 0:0:05:36 / Wed Mar  2 01:21:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (322170,337005), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(322171,337005)
GPGPU-Sim uArch: cycles simulated: 660505  inst.: 12901339 (ipc=15.2) sim_rate=38282 (inst/sec) elapsed = 0:0:05:37 / Wed Mar  2 01:21:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (324613,337005), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(324614,337005)
GPGPU-Sim uArch: cycles simulated: 662005  inst.: 12917761 (ipc=15.2) sim_rate=38218 (inst/sec) elapsed = 0:0:05:38 / Wed Mar  2 01:21:55 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (325953,337005), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(325954,337005)
GPGPU-Sim uArch: cycles simulated: 664005  inst.: 12943976 (ipc=15.2) sim_rate=38182 (inst/sec) elapsed = 0:0:05:39 / Wed Mar  2 01:21:56 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (327051,337005), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(327052,337005)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (327997,337005), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(327998,337005)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(188,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 666005  inst.: 12974956 (ipc=15.2) sim_rate=38161 (inst/sec) elapsed = 0:0:05:40 / Wed Mar  2 01:21:57 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (330054,337005), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(330055,337005)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (330531,337005), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(330532,337005)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (330704,337005), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(330705,337005)
GPGPU-Sim uArch: cycles simulated: 668005  inst.: 13004852 (ipc=15.2) sim_rate=38137 (inst/sec) elapsed = 0:0:05:41 / Wed Mar  2 01:21:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (331079,337005), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(331080,337005)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (332069,337005), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(332070,337005)
GPGPU-Sim uArch: cycles simulated: 670005  inst.: 13042217 (ipc=15.2) sim_rate=38135 (inst/sec) elapsed = 0:0:05:42 / Wed Mar  2 01:21:59 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (333352,337005), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(333353,337005)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (333921,337005), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(333922,337005)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(170,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (334978,337005), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(334979,337005)
GPGPU-Sim uArch: cycles simulated: 672005  inst.: 13074490 (ipc=15.2) sim_rate=38118 (inst/sec) elapsed = 0:0:05:43 / Wed Mar  2 01:22:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (335114,337005), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(335115,337005)
GPGPU-Sim uArch: cycles simulated: 673505  inst.: 13100848 (ipc=15.2) sim_rate=38083 (inst/sec) elapsed = 0:0:05:44 / Wed Mar  2 01:22:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (336682,337005), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(336683,337005)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (337191,337005), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(337192,337005)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (338221,337005), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(338222,337005)
GPGPU-Sim uArch: cycles simulated: 675505  inst.: 13130692 (ipc=15.2) sim_rate=38059 (inst/sec) elapsed = 0:0:05:45 / Wed Mar  2 01:22:02 2016
GPGPU-Sim uArch: cycles simulated: 677505  inst.: 13155952 (ipc=15.2) sim_rate=38022 (inst/sec) elapsed = 0:0:05:46 / Wed Mar  2 01:22:03 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(228,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (340668,337005), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(340669,337005)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (341049,337005), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(341050,337005)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (341165,337005), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(341166,337005)
GPGPU-Sim uArch: cycles simulated: 679005  inst.: 13182807 (ipc=15.2) sim_rate=37990 (inst/sec) elapsed = 0:0:05:47 / Wed Mar  2 01:22:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (342569,337005), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(342570,337005)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (343041,337005), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(343042,337005)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (343411,337005), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(343412,337005)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (343842,337005), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(343843,337005)
GPGPU-Sim uArch: cycles simulated: 681005  inst.: 13216197 (ipc=15.2) sim_rate=37977 (inst/sec) elapsed = 0:0:05:48 / Wed Mar  2 01:22:05 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (345348,337005), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(345349,337005)
GPGPU-Sim uArch: cycles simulated: 683005  inst.: 13247189 (ipc=15.2) sim_rate=37957 (inst/sec) elapsed = 0:0:05:49 / Wed Mar  2 01:22:06 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(241,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (347852,337005), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(347853,337005)
GPGPU-Sim uArch: cycles simulated: 685005  inst.: 13273711 (ipc=15.2) sim_rate=37924 (inst/sec) elapsed = 0:0:05:50 / Wed Mar  2 01:22:07 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (348142,337005), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(348143,337005)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (348623,337005), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(348624,337005)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (349312,337005), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(349313,337005)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (349650,337005), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(349651,337005)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (349842,337005), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(349843,337005)
GPGPU-Sim uArch: cycles simulated: 687005  inst.: 13305678 (ipc=15.2) sim_rate=37907 (inst/sec) elapsed = 0:0:05:51 / Wed Mar  2 01:22:08 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (350689,337005), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(350690,337005)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (351120,337005), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 688505  inst.: 13327730 (ipc=15.2) sim_rate=37862 (inst/sec) elapsed = 0:0:05:52 / Wed Mar  2 01:22:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (351753,337005), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (351931,337005), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (351959,337005), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (352490,337005), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(193,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (353314,337005), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 690505  inst.: 13355088 (ipc=15.2) sim_rate=37833 (inst/sec) elapsed = 0:0:05:53 / Wed Mar  2 01:22:10 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (354437,337005), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (354876,337005), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 692505  inst.: 13380440 (ipc=15.2) sim_rate=37797 (inst/sec) elapsed = 0:0:05:54 / Wed Mar  2 01:22:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (355705,337005), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (355906,337005), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (357189,337005), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 694505  inst.: 13407226 (ipc=15.2) sim_rate=37766 (inst/sec) elapsed = 0:0:05:55 / Wed Mar  2 01:22:12 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (358579,337005), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (358722,337005), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 696505  inst.: 13433444 (ipc=15.2) sim_rate=37734 (inst/sec) elapsed = 0:0:05:56 / Wed Mar  2 01:22:13 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (359511,337005), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (359724,337005), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (360042,337005), 4 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(205,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (360332,337005), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (360493,337005), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (360544,337005), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (360887,337005), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (361036,337005), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (361214,337005), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (361505,337005), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (361544,337005), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 699005  inst.: 13463791 (ipc=15.1) sim_rate=37713 (inst/sec) elapsed = 0:0:05:57 / Wed Mar  2 01:22:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (362772,337005), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (363176,337005), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (363814,337005), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 701005  inst.: 13488086 (ipc=15.1) sim_rate=37676 (inst/sec) elapsed = 0:0:05:58 / Wed Mar  2 01:22:15 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (364113,337005), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (364480,337005), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (365027,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (365028,337005), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (365176,337005), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (365923,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (365941,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (366344,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (366413,337005), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 703505  inst.: 13515378 (ipc=15.1) sim_rate=37647 (inst/sec) elapsed = 0:0:05:59 / Wed Mar  2 01:22:16 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (366512,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (366860,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (367445,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (367611,337005), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (367649,337005), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (368257,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (368269,337005), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (368327,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (368513,337005), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (368701,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (368790,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (368930,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (368978,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (368983,337005), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (369083,337005), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (369142,337005), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (369167,337005), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(247,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (369309,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (369485,337005), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 706505  inst.: 13543744 (ipc=15.0) sim_rate=37621 (inst/sec) elapsed = 0:0:06:00 / Wed Mar  2 01:22:17 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (369521,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (369540,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (369816,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (369819,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (369954,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (370170,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (370388,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (370415,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (370549,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (370716,337005), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (370899,337005), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (370994,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (370996,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (371013,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (371123,337005), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (371386,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (371421,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (371463,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (371659,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (371721,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (372051,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (372203,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (372347,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (372360,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (372366,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (372636,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (372837,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (372891,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (373045,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (373425,337005), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (373431,337005), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (374241,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (374499,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (374532,337005), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (375307,337005), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 375308
gpu_sim_insn = 5582361
gpu_ipc =      14.8741
gpu_tot_sim_cycle = 712313
gpu_tot_sim_insn = 13565546
gpu_tot_ipc =      19.0444
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1813750
gpu_stall_icnt2sh    = 4441061
gpu_total_sim_rate=37682

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 788339
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 77914, Miss = 65425, Miss_rate = 0.840, Pending_hits = 4476, Reservation_fails = 572462
	L1D_cache_core[1]: Access = 76713, Miss = 64617, Miss_rate = 0.842, Pending_hits = 4394, Reservation_fails = 580099
	L1D_cache_core[2]: Access = 77288, Miss = 65222, Miss_rate = 0.844, Pending_hits = 4494, Reservation_fails = 570613
	L1D_cache_core[3]: Access = 76156, Miss = 64315, Miss_rate = 0.845, Pending_hits = 4349, Reservation_fails = 561932
	L1D_cache_core[4]: Access = 74824, Miss = 62819, Miss_rate = 0.840, Pending_hits = 4290, Reservation_fails = 565205
	L1D_cache_core[5]: Access = 78976, Miss = 66347, Miss_rate = 0.840, Pending_hits = 4379, Reservation_fails = 578556
	L1D_cache_core[6]: Access = 77485, Miss = 65413, Miss_rate = 0.844, Pending_hits = 4448, Reservation_fails = 575785
	L1D_cache_core[7]: Access = 76817, Miss = 64478, Miss_rate = 0.839, Pending_hits = 4426, Reservation_fails = 574266
	L1D_cache_core[8]: Access = 74255, Miss = 62521, Miss_rate = 0.842, Pending_hits = 4221, Reservation_fails = 561136
	L1D_cache_core[9]: Access = 77295, Miss = 64928, Miss_rate = 0.840, Pending_hits = 4436, Reservation_fails = 573273
	L1D_cache_core[10]: Access = 77738, Miss = 65841, Miss_rate = 0.847, Pending_hits = 4590, Reservation_fails = 578532
	L1D_cache_core[11]: Access = 76675, Miss = 64629, Miss_rate = 0.843, Pending_hits = 4373, Reservation_fails = 574042
	L1D_cache_core[12]: Access = 79012, Miss = 66307, Miss_rate = 0.839, Pending_hits = 4516, Reservation_fails = 577288
	L1D_cache_core[13]: Access = 76826, Miss = 64858, Miss_rate = 0.844, Pending_hits = 4366, Reservation_fails = 573806
	L1D_cache_core[14]: Access = 81334, Miss = 68480, Miss_rate = 0.842, Pending_hits = 4569, Reservation_fails = 585056
	L1D_total_cache_accesses = 1159308
	L1D_total_cache_misses = 976200
	L1D_total_cache_miss_rate = 0.8421
	L1D_total_cache_pending_hits = 66327
	L1D_total_cache_reservation_fails = 8602051
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117414
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 570708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6178433
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2423618
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 787337
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1984, 1934, 1854, 1973, 2107, 1786, 2332, 2202, 1869, 2315, 2236, 2402, 2116, 2310, 2397, 1842, 2496, 2135, 1629, 1987, 1948, 1741, 2074, 1987, 1990, 2245, 2326, 1999, 2262, 2019, 2386, 2194, 2277, 2005, 2367, 1948, 2311, 2183, 1902, 2124, 2096, 1640, 1876, 1517, 2439, 1906, 1866, 1719, 
gpgpu_n_tot_thrd_icount = 46744832
gpgpu_n_tot_w_icount = 1460776
gpgpu_n_stall_shd_mem = 9403034
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 570708
gpgpu_n_mem_write_global = 407969
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1818711
gpgpu_n_store_insn = 664027
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332545
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9399759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15656822	W0_Idle:807499	W0_Scoreboard:2758797	W1:352234	W2:166172	W3:107036	W4:76149	W5:58800	W6:54723	W7:47292	W8:43618	W9:40650	W10:37429	W11:33344	W12:31975	W13:26650	W14:22592	W15:20175	W16:16657	W17:14513	W18:13649	W19:12771	W20:12196	W21:12637	W22:12901	W23:13921	W24:13403	W25:11628	W26:9687	W27:6947	W28:4090	W29:1868	W30:511	W31:238	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4565664 {8:570708,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16338472 {40:407707,72:85,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77616288 {136:570708,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3263752 {8:407969,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 180 
maxdqlatency = 0 
maxmflatency = 1139 
averagemflatency = 398 
max_icnt2mem_latency = 901 
max_icnt2sh_latency = 710813 
mrq_lat_table:43840 	618 	881 	3973 	3662 	448 	44 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117282 	680372 	180995 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	64211 	26235 	72965 	313774 	236393 	261248 	3926 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33941 	266087 	253373 	17218 	103 	1 	0 	2 	9 	37 	927 	9107 	19435 	44586 	99238 	169875 	64753 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	1345 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        28        17        20        30        32        32        32        36        36        29        36        33        32        32        37 
dram[1]:        31        32        27        28        23        18        30        26        33        36        29        22        38        32        44        47 
dram[2]:        50        34        30        34        27        24        32        32        37        30        31        27        36        40        46        33 
dram[3]:        25        25        44        42        22        25        33        28        30        23        20        22        32        33        35        35 
dram[4]:        32        31        36        33        28        30        33        32        33        35        26        22        34        40        36        34 
dram[5]:        35        24        47        44        22        26        30        30        22        25        22        23        32        32        32        33 
maximum service time to same row:
dram[0]:     65672     47285     38231     38537     55760     59748     42374     45641     70723     57113     84881     97578     84463     73171     66172     95536 
dram[1]:     65194     79053     63387     51130     67153     57208     54509     92329     48308     63412     40524     74565     58732     81979    107437     93610 
dram[2]:     35471     44609     42451     59017     48697     59852     59619     49359     58275     45683     62293     93436     44275     54921    136767     99574 
dram[3]:     46588     83724     95406     57192     58057     40224     41600     38206     44519     42128     84557     57273     44475    120925     70238     70046 
dram[4]:     57108     45765     46822     84669     67897     79522     83706     65524     49312     49327     56743     57918    112050     94851     76654     92568 
dram[5]:     75956     62000    116486     78884    133819     49547     43263     51559     66073     51326     56621     37846     64027     81699    134694    138120 
average row accesses per activate:
dram[0]:  3.859060  3.627027  3.306931  3.709302  4.169231  4.257812  3.170732  3.365482  4.492647  4.794326  3.686131  3.418919  4.971428  4.615385  7.555555  5.916667 
dram[1]:  4.180645  4.254658  3.670213  3.807909  3.633136  2.873240  2.975708  3.316514  3.330097  3.888889  3.440476  3.458599  4.294117  4.329545  5.787879  8.347826 
dram[2]:  3.650273  3.745665  3.981013  4.101266  3.606452  4.269231  4.267123  4.421052  4.090322  3.873494  3.447205  3.094445  5.084507  5.300000  7.826087  6.527273 
dram[3]:  3.203883  3.414508  4.333333  3.625000  3.539877  4.372263  3.770492  3.300000  3.558252  3.188940  2.752427  2.722488  4.119565  5.040541  6.596491  4.947369 
dram[4]:  4.054794  4.200000  4.364964  4.026667  3.688312  3.901408  3.482353  3.828767  4.624114  4.198758  4.048000  3.514925  4.840000  4.697369  8.317073  9.500000 
dram[5]:  3.535519  3.211009  3.325123  3.476191  3.564417  3.444444  3.987952  3.722222  3.414141  3.456410  3.621622  3.221557  4.972603  5.260870  5.716667  5.375000 
average row locality = 53477/13834 = 3.865621
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       420       463       467       457       414       414       502       496       468       492       409       419       334       343       339       353 
dram[1]:       449       461       465       467       455       466       550       551       505       505       438       422       355       359       380       384 
dram[2]:       458       453       445       450       422       421       476       507       484       496       448       458       350       354       357       355 
dram[3]:       460       455       461       460       422       434       511       480       534       517       449       442       354       347       374       373 
dram[4]:       419       422       430       429       430       422       465       442       493       513       419       387       344       338       341       323 
dram[5]:       452       473       489       475       429       440       496       506       508       501       434       430       346       347       341       344 
total reads: 41637
bank skew: 551/323 = 1.71
chip skew: 7212/6617 = 1.09
number of total write accesses:
dram[0]:       155       208       201       181       128       131       148       167       143       184        96        87        14        17         1         2 
dram[1]:       199       224       225       207       159       146       185       172       181       195       140       121        10        22         2         0 
dram[2]:       210       195       184       198       137       134       147       165       150       147       107        99        11        17         3         4 
dram[3]:       200       204       215       207       155       165       179       147       199       175       118       127        25        26         2         3 
dram[4]:       173       166       168       175       138       132       127       117       159       163        87        84        19        19         0         0 
dram[5]:       195       227       186       182       152       149       166       164       168       173       102       108        17        16         2         0 
total reads: 11840
min_bank_accesses = 0!
chip skew: 2188/1727 = 1.27
average mf latency per bank:
dram[0]:       3309      2887      3298      3457      4123      4085      3654      3453      3483      3231      7884      8143     17753     17144     24420     23988
dram[1]:       3001      2962      3290      3466      3822      3921      3373      3480      3342      3276      6941      8008     17185     17036     22677     23172
dram[2]:       2987      3029      3448      3339      4139      4149      3725      3521      3548      3623      7350      7878     17231     17746     23396     24364
dram[3]:       3086      2925      3236      3281      3876      3770      3516      3751      3045      3104      7173      7190     16416     16965     22720     22840
dram[4]:       4246      3333      4702      3591      5305      4160      5326      4142      4510      3179     49949      9058     22999     18211     33324     26541
dram[5]:       3018      2919      3139      3449      3785      3954      3346      3532      3147      3334      7700      8037     16743     17980     24041     25106
maximum mf latency per bank:
dram[0]:        955       869       852       960       928       992       879       953       863       905       841       841       955       928       940      1037
dram[1]:        992       924       938      1010       953       961       951       907       862       915       878       991       981      1016       977       977
dram[2]:        877       907       960       993       932       953       878      1013       883      1000       955       994       862      1095       951       943
dram[3]:       1139      1116       904       973      1038       862      1094       901       936       974       935       946      1064      1074       930       909
dram[4]:        989       957      1112       878      1065      1002      1061       904      1102       913      1120       941      1068      1015      1116       930
dram[5]:        975       920      1126       900       920       842       841       889       898       964       934       953       870      1037       882      1039

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940249 n_nop=927246 n_act=2183 n_pre=2167 n_req=8653 n_rd=6790 n_write=1863 bw_util=0.03681
n_activity=135524 dram_eff=0.2554
bk0: 420a 934227i bk1: 463a 932519i bk2: 467a 932209i bk3: 457a 933268i bk4: 414a 934951i bk5: 414a 934767i bk6: 502a 932540i bk7: 496a 932113i bk8: 468a 933803i bk9: 492a 933394i bk10: 409a 934676i bk11: 419a 934712i bk12: 334a 937313i bk13: 343a 937309i bk14: 339a 938508i bk15: 353a 938131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0325393
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940249 n_nop=925817 n_act=2524 n_pre=2508 n_req=9400 n_rd=7212 n_write=2188 bw_util=0.03999
n_activity=151688 dram_eff=0.2479
bk0: 449a 933606i bk1: 461a 933201i bk2: 465a 932324i bk3: 467a 932766i bk4: 455a 933583i bk5: 466a 932609i bk6: 550a 930918i bk7: 551a 931478i bk8: 505a 931903i bk9: 505a 932246i bk10: 438a 933516i bk11: 422a 933930i bk12: 355a 937093i bk13: 359a 937115i bk14: 380a 937814i bk15: 384a 938530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0346525
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940249 n_nop=927105 n_act=2159 n_pre=2143 n_req=8842 n_rd=6934 n_write=1908 bw_util=0.03762
n_activity=136436 dram_eff=0.2592
bk0: 458a 932799i bk1: 453a 933128i bk2: 445a 933559i bk3: 450a 933178i bk4: 422a 934120i bk5: 421a 934566i bk6: 476a 933846i bk7: 507a 933232i bk8: 484a 933699i bk9: 496a 933390i bk10: 448a 934068i bk11: 458a 933516i bk12: 350a 937364i bk13: 354a 937314i bk14: 357a 938339i bk15: 355a 938266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.034343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940249 n_nop=925947 n_act=2549 n_pre=2533 n_req=9220 n_rd=7073 n_write=2147 bw_util=0.03922
n_activity=151369 dram_eff=0.2436
bk0: 460a 932270i bk1: 455a 932401i bk2: 461a 933242i bk3: 460a 932606i bk4: 422a 933711i bk5: 434a 934311i bk6: 511a 932604i bk7: 480a 933036i bk8: 534a 931832i bk9: 517a 931775i bk10: 449a 932762i bk11: 442a 932588i bk12: 354a 936533i bk13: 347a 937317i bk14: 374a 938022i bk15: 373a 937782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0372199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940249 n_nop=927977 n_act=1972 n_pre=1956 n_req=8344 n_rd=6617 n_write=1727 bw_util=0.0355
n_activity=131175 dram_eff=0.2544
bk0: 419a 934180i bk1: 422a 934341i bk2: 430a 934511i bk3: 429a 933799i bk4: 430a 933793i bk5: 422a 934343i bk6: 465a 933633i bk7: 442a 933899i bk8: 493a 933622i bk9: 513a 933295i bk10: 419a 934959i bk11: 387a 935120i bk12: 344a 937224i bk13: 338a 937287i bk14: 341a 938537i bk15: 323a 938686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0331699
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940249 n_nop=926353 n_act=2447 n_pre=2431 n_req=9018 n_rd=7011 n_write=2007 bw_util=0.03836
n_activity=145486 dram_eff=0.2479
bk0: 452a 932963i bk1: 473a 931383i bk2: 489a 932228i bk3: 475a 932456i bk4: 429a 933440i bk5: 440a 933537i bk6: 496a 932930i bk7: 506a 932747i bk8: 508a 932206i bk9: 501a 932114i bk10: 434a 934473i bk11: 430a 933801i bk12: 346a 937277i bk13: 347a 937596i bk14: 341a 938133i bk15: 344a 938095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0370232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77707, Miss = 3353, Miss_rate = 0.043, Pending_hits = 22, Reservation_fails = 296
L2_cache_bank[1]: Access = 78148, Miss = 3437, Miss_rate = 0.044, Pending_hits = 16, Reservation_fails = 1
L2_cache_bank[2]: Access = 77596, Miss = 3597, Miss_rate = 0.046, Pending_hits = 22, Reservation_fails = 108
L2_cache_bank[3]: Access = 78879, Miss = 3615, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 1
L2_cache_bank[4]: Access = 77349, Miss = 3440, Miss_rate = 0.044, Pending_hits = 9, Reservation_fails = 40
L2_cache_bank[5]: Access = 78605, Miss = 3494, Miss_rate = 0.044, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[6]: Access = 78222, Miss = 3565, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[7]: Access = 78362, Miss = 3508, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 117509, Miss = 3341, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 210
L2_cache_bank[9]: Access = 78868, Miss = 3276, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 94
L2_cache_bank[10]: Access = 78309, Miss = 3495, Miss_rate = 0.045, Pending_hits = 14, Reservation_fails = 73
L2_cache_bank[11]: Access = 79198, Miss = 3516, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 978752
L2_total_cache_misses = 41637
L2_total_cache_miss_rate = 0.0425
L2_total_cache_pending_hits = 165
L2_total_cache_reservation_fails = 825
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 535738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 483
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6691
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3261854
icnt_total_pkts_simt_to_mem=1387337
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.4435
	minimum = 6
	maximum = 767
Network latency average = 40.4552
	minimum = 6
	maximum = 650
Slowest packet = 925480
Flit latency average = 27.7529
	minimum = 6
	maximum = 645
Slowest flit = 2789965
Fragmentation average = 0.10268
	minimum = 0
	maximum = 460
Injected packet rate average = 0.104303
	minimum = 0.0914849 (at node 7)
	maximum = 0.155816 (at node 23)
Accepted packet rate average = 0.104303
	minimum = 0.0914849 (at node 7)
	maximum = 0.155816 (at node 23)
Injected flit rate average = 0.259292
	minimum = 0.123445 (at node 7)
	maximum = 0.458042 (at node 23)
Accepted flit rate average= 0.259292
	minimum = 0.149187 (at node 17)
	maximum = 0.352694 (at node 14)
Injected packet length average = 2.48594
Accepted packet length average = 2.48594
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6005 (6 samples)
	minimum = 6 (6 samples)
	maximum = 342.833 (6 samples)
Network latency average = 23.3966 (6 samples)
	minimum = 6 (6 samples)
	maximum = 272.5 (6 samples)
Flit latency average = 17.9848 (6 samples)
	minimum = 6 (6 samples)
	maximum = 269.5 (6 samples)
Fragmentation average = 0.0395378 (6 samples)
	minimum = 0 (6 samples)
	maximum = 170.5 (6 samples)
Injected packet rate average = 0.0537654 (6 samples)
	minimum = 0.0414965 (6 samples)
	maximum = 0.110749 (6 samples)
Accepted packet rate average = 0.0537654 (6 samples)
	minimum = 0.0414965 (6 samples)
	maximum = 0.110749 (6 samples)
Injected flit rate average = 0.124437 (6 samples)
	minimum = 0.0595838 (6 samples)
	maximum = 0.243745 (6 samples)
Accepted flit rate average = 0.124437 (6 samples)
	minimum = 0.0763271 (6 samples)
	maximum = 0.21888 (6 samples)
Injected packet size average = 2.31444 (6 samples)
Accepted packet size average = 2.31444 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 0 sec (360 sec)
gpgpu_simulation_rate = 37682 (inst/sec)
gpgpu_simulation_rate = 1978 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,712313)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,712313)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,712313)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,712313)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,712313)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,712313)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,712313)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(55,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(27,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(80,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 712813  inst.: 13871406 (ipc=611.7) sim_rate=38424 (inst/sec) elapsed = 0:0:06:01 / Wed Mar  2 01:22:18 2016
GPGPU-Sim uArch: cycles simulated: 713313  inst.: 13888224 (ipc=322.7) sim_rate=38365 (inst/sec) elapsed = 0:0:06:02 / Wed Mar  2 01:22:19 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(23,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 715313  inst.: 13912526 (ipc=115.7) sim_rate=38326 (inst/sec) elapsed = 0:0:06:03 / Wed Mar  2 01:22:20 2016
GPGPU-Sim uArch: cycles simulated: 716813  inst.: 13929200 (ipc=80.8) sim_rate=38267 (inst/sec) elapsed = 0:0:06:04 / Wed Mar  2 01:22:21 2016
GPGPU-Sim uArch: cycles simulated: 718813  inst.: 13949772 (ipc=59.1) sim_rate=38218 (inst/sec) elapsed = 0:0:06:05 / Wed Mar  2 01:22:22 2016
GPGPU-Sim uArch: cycles simulated: 720813  inst.: 13971131 (ipc=47.7) sim_rate=38172 (inst/sec) elapsed = 0:0:06:06 / Wed Mar  2 01:22:23 2016
GPGPU-Sim uArch: cycles simulated: 722313  inst.: 13988038 (ipc=42.2) sim_rate=38114 (inst/sec) elapsed = 0:0:06:07 / Wed Mar  2 01:22:24 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 724313  inst.: 14011057 (ipc=37.1) sim_rate=38073 (inst/sec) elapsed = 0:0:06:08 / Wed Mar  2 01:22:25 2016
GPGPU-Sim uArch: cycles simulated: 725813  inst.: 14029408 (ipc=34.4) sim_rate=38020 (inst/sec) elapsed = 0:0:06:09 / Wed Mar  2 01:22:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14700,712313), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14701,712313)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14856,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14857,712313)
GPGPU-Sim uArch: cycles simulated: 727813  inst.: 14058861 (ipc=31.8) sim_rate=37996 (inst/sec) elapsed = 0:0:06:10 / Wed Mar  2 01:22:27 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15581,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15582,712313)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15629,712313), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15630,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15706,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15707,712313)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15825,712313), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(15826,712313)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16091,712313), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16092,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16202,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16203,712313)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16502,712313), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16503,712313)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16871,712313), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16872,712313)
GPGPU-Sim uArch: cycles simulated: 729813  inst.: 14102897 (ipc=30.7) sim_rate=38013 (inst/sec) elapsed = 0:0:06:11 / Wed Mar  2 01:22:28 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(46,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17628,712313), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17629,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17974,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(17975,712313)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18022,712313), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18023,712313)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18119,712313), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18120,712313)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18517,712313), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18518,712313)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18995,712313), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18996,712313)
GPGPU-Sim uArch: cycles simulated: 731313  inst.: 14132366 (ipc=29.8) sim_rate=37990 (inst/sec) elapsed = 0:0:06:12 / Wed Mar  2 01:22:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20373,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20374,712313)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20472,712313), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20473,712313)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20558,712313), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20559,712313)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20841,712313), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20842,712313)
GPGPU-Sim uArch: cycles simulated: 733313  inst.: 14168991 (ipc=28.7) sim_rate=37986 (inst/sec) elapsed = 0:0:06:13 / Wed Mar  2 01:22:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21441,712313), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21442,712313)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22166,712313), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22167,712313)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22761,712313), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22762,712313)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(112,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 735313  inst.: 14203249 (ipc=27.7) sim_rate=37976 (inst/sec) elapsed = 0:0:06:14 / Wed Mar  2 01:22:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23277,712313), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23278,712313)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23308,712313), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23309,712313)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23598,712313), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23599,712313)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24044,712313), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24045,712313)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24762,712313), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24763,712313)
GPGPU-Sim uArch: cycles simulated: 737313  inst.: 14246011 (ipc=27.2) sim_rate=37989 (inst/sec) elapsed = 0:0:06:15 / Wed Mar  2 01:22:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25756,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(25757,712313)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25791,712313), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25792,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25943,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25944,712313)
GPGPU-Sim uArch: cycles simulated: 738813  inst.: 14282391 (ipc=27.1) sim_rate=37985 (inst/sec) elapsed = 0:0:06:16 / Wed Mar  2 01:22:33 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26522,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(26523,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (26559,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(26560,712313)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(90,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (27243,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(27244,712313)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27360,712313), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27361,712313)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (27987,712313), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(27988,712313)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28060,712313), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28061,712313)
GPGPU-Sim uArch: cycles simulated: 740813  inst.: 14333338 (ipc=26.9) sim_rate=38019 (inst/sec) elapsed = 0:0:06:17 / Wed Mar  2 01:22:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (28753,712313), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(28754,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (29062,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(29063,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (29180,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(29181,712313)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (29692,712313), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(29693,712313)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (29760,712313), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(29761,712313)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30011,712313), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30012,712313)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30129,712313), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30130,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30164,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(30165,712313)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (30255,712313), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(30256,712313)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(131,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 742813  inst.: 14393637 (ipc=27.2) sim_rate=38078 (inst/sec) elapsed = 0:0:06:18 / Wed Mar  2 01:22:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30611,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30612,712313)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30748,712313), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30749,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (30771,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(30772,712313)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30955,712313), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30956,712313)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (31156,712313), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(31157,712313)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31159,712313), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31160,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31259,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31260,712313)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (31330,712313), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(31331,712313)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31336,712313), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31337,712313)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31627,712313), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(31628,712313)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31667,712313), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(31668,712313)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31907,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31908,712313)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32261,712313), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(32262,712313)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32322,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(32323,712313)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32467,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(32468,712313)
GPGPU-Sim uArch: cycles simulated: 744813  inst.: 14471349 (ipc=27.9) sim_rate=38182 (inst/sec) elapsed = 0:0:06:19 / Wed Mar  2 01:22:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (32623,712313), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(32624,712313)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (32721,712313), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(32722,712313)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32769,712313), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(32770,712313)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(153,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (32901,712313), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(32902,712313)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32942,712313), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32943,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33195,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33196,712313)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (33329,712313), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(33330,712313)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33330,712313), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(33331,712313)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33499,712313), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(33500,712313)
GPGPU-Sim uArch: cycles simulated: 746313  inst.: 14527507 (ipc=28.3) sim_rate=38230 (inst/sec) elapsed = 0:0:06:20 / Wed Mar  2 01:22:37 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34238,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34239,712313)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (34320,712313), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(34321,712313)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (34488,712313), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(34489,712313)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (34508,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(34509,712313)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34511,712313), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(34512,712313)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (34595,712313), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(34596,712313)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34668,712313), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34669,712313)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34691,712313), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34692,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34743,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(34744,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34901,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(34902,712313)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (34942,712313), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(34943,712313)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34962,712313), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34963,712313)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(162,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (35064,712313), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(35065,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (35195,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(35196,712313)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (35284,712313), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(35285,712313)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (35332,712313), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(35333,712313)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35407,712313), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35408,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (35482,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(35483,712313)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (35524,712313), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(35525,712313)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35788,712313), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35789,712313)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35847,712313), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35848,712313)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (35907,712313), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(35908,712313)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (35987,712313), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(35988,712313)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (35992,712313), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(35993,712313)
GPGPU-Sim uArch: cycles simulated: 748313  inst.: 14628831 (ipc=29.5) sim_rate=38395 (inst/sec) elapsed = 0:0:06:21 / Wed Mar  2 01:22:38 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (36070,712313), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(36071,712313)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36192,712313), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36193,712313)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36276,712313), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36277,712313)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36347,712313), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36348,712313)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36352,712313), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(36353,712313)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36502,712313), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36503,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (36561,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(36562,712313)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (36621,712313), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(36622,712313)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36622,712313), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36623,712313)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (36638,712313), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(36639,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (36643,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(36644,712313)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(185,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36689,712313), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36690,712313)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36700,712313), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(36701,712313)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (36825,712313), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(36826,712313)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37029,712313), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37030,712313)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37098,712313), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37099,712313)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (37362,712313), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(37363,712313)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (37403,712313), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(37404,712313)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37407,712313), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37408,712313)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (37425,712313), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(37426,712313)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37499,712313), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37500,712313)
GPGPU-Sim uArch: cycles simulated: 749813  inst.: 14725504 (ipc=30.9) sim_rate=38548 (inst/sec) elapsed = 0:0:06:22 / Wed Mar  2 01:22:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37519,712313), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37520,712313)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37751,712313), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(37752,712313)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (37759,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(37760,712313)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37768,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37769,712313)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (37804,712313), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(37805,712313)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37810,712313), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37811,712313)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37972,712313), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37973,712313)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37989,712313), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37990,712313)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(173,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38146,712313), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(38147,712313)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38210,712313), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38211,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38215,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(38216,712313)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38300,712313), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(38301,712313)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38348,712313), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(38349,712313)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (38368,712313), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(38369,712313)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38459,712313), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(38460,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38468,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38469,712313)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38525,712313), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38526,712313)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (38566,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(38567,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38689,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(38690,712313)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (38716,712313), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(38717,712313)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (38769,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(38770,712313)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38810,712313), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(38811,712313)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38838,712313), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38839,712313)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38858,712313), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38859,712313)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (38888,712313), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(38889,712313)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38934,712313), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38935,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38954,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38955,712313)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38958,712313), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38959,712313)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38965,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38965,712313), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(38966,712313)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(38966,712313)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38995,712313), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38996,712313)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39060,712313), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39061,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39080,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39081,712313)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(233,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39143,712313), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(39144,712313)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39146,712313), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39147,712313)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39168,712313), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39169,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39202,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(39203,712313)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39245,712313), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39246,712313)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39303,712313), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(39304,712313)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (39327,712313), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(39328,712313)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39395,712313), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(39396,712313)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39402,712313), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(39403,712313)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39472,712313), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(39473,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39478,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39479,712313)
GPGPU-Sim uArch: cycles simulated: 751813  inst.: 14903664 (ipc=33.9) sim_rate=38912 (inst/sec) elapsed = 0:0:06:23 / Wed Mar  2 01:22:40 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39536,712313), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(39537,712313)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39593,712313), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39594,712313)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39618,712313), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(39619,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39639,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39640,712313)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39650,712313), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(39651,712313)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39657,712313), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39658,712313)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39661,712313), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(39662,712313)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39680,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39714,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (39716,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39728,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39817,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39848,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39876,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39915,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39951,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (39985,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40025,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40102,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40125,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40133,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40153,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40171,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40236,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40263,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40274,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (40295,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40295,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40301,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40306,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40309,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40330,712313), 4 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(159,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40338,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40354,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (40355,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40361,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40490,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40531,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40552,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40608,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40689,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (40696,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40701,712313), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40710,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40711,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40817,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40841,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40851,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40854,712313), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40885,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41026,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41027,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41045,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41127,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (41166,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41231,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41250,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (41271,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (41295,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (41303,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (41311,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41319,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (41339,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (41344,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41344,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41351,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (41353,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (41360,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41363,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41375,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41396,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (41411,712313), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (41425,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41470,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41520,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (41535,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (41535,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41542,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41557,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41646,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (41667,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41733,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41749,712313), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (41756,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (41873,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (41910,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (41941,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (41950,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41958,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41960,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 754313  inst.: 14965807 (ipc=33.3) sim_rate=38973 (inst/sec) elapsed = 0:0:06:24 / Wed Mar  2 01:22:41 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42059,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (42370,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (42408,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42492,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (42691,712313), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42835,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (43001,712313), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 43002
gpu_sim_insn = 1400745
gpu_ipc =      32.5740
gpu_tot_sim_cycle = 755315
gpu_tot_sim_insn = 14966291
gpu_tot_ipc =      19.8146
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1946486
gpu_stall_icnt2sh    = 4770812
gpu_total_sim_rate=38974

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 897566
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 82790, Miss = 68877, Miss_rate = 0.832, Pending_hits = 4687, Reservation_fails = 601407
	L1D_cache_core[1]: Access = 81424, Miss = 68023, Miss_rate = 0.835, Pending_hits = 4588, Reservation_fails = 610830
	L1D_cache_core[2]: Access = 81923, Miss = 68565, Miss_rate = 0.837, Pending_hits = 4695, Reservation_fails = 601484
	L1D_cache_core[3]: Access = 80787, Miss = 67579, Miss_rate = 0.837, Pending_hits = 4582, Reservation_fails = 589518
	L1D_cache_core[4]: Access = 79569, Miss = 66271, Miss_rate = 0.833, Pending_hits = 4490, Reservation_fails = 596081
	L1D_cache_core[5]: Access = 83878, Miss = 69746, Miss_rate = 0.832, Pending_hits = 4616, Reservation_fails = 605409
	L1D_cache_core[6]: Access = 82230, Miss = 68711, Miss_rate = 0.836, Pending_hits = 4665, Reservation_fails = 602915
	L1D_cache_core[7]: Access = 81788, Miss = 67884, Miss_rate = 0.830, Pending_hits = 4676, Reservation_fails = 599684
	L1D_cache_core[8]: Access = 79044, Miss = 65909, Miss_rate = 0.834, Pending_hits = 4442, Reservation_fails = 590337
	L1D_cache_core[9]: Access = 81885, Miss = 68265, Miss_rate = 0.834, Pending_hits = 4637, Reservation_fails = 602456
	L1D_cache_core[10]: Access = 82628, Miss = 69303, Miss_rate = 0.839, Pending_hits = 4805, Reservation_fails = 607670
	L1D_cache_core[11]: Access = 81335, Miss = 68130, Miss_rate = 0.838, Pending_hits = 4544, Reservation_fails = 606249
	L1D_cache_core[12]: Access = 83634, Miss = 69628, Miss_rate = 0.833, Pending_hits = 4714, Reservation_fails = 606418
	L1D_cache_core[13]: Access = 81719, Miss = 68355, Miss_rate = 0.836, Pending_hits = 4562, Reservation_fails = 604335
	L1D_cache_core[14]: Access = 86098, Miss = 71863, Miss_rate = 0.835, Pending_hits = 4774, Reservation_fails = 613228
	L1D_total_cache_accesses = 1230732
	L1D_total_cache_misses = 1027109
	L1D_total_cache_miss_rate = 0.8346
	L1D_total_cache_pending_hits = 69477
	L1D_total_cache_reservation_fails = 9038021
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127051
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 617677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6610247
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126571
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2427774
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 896564
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2242, 2216, 2229, 2376, 2484, 2072, 2551, 2438, 2038, 2520, 2586, 2763, 2406, 2682, 2697, 2230, 2713, 2434, 1835, 2270, 2198, 1991, 2167, 2303, 2154, 2622, 2523, 2288, 2392, 2300, 2533, 2508, 2565, 2228, 2667, 2096, 2616, 2405, 2135, 2289, 2228, 1755, 2065, 1772, 2683, 2117, 1992, 1952, 
gpgpu_n_tot_thrd_icount = 52681440
gpgpu_n_tot_w_icount = 1646295
gpgpu_n_stall_shd_mem = 9877952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 617677
gpgpu_n_mem_write_global = 412552
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1966247
gpgpu_n_store_insn = 678613
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9874677
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16387780	W0_Idle:820038	W0_Scoreboard:3089145	W1:414987	W2:194280	W3:123500	W4:87520	W5:68138	W6:62975	W7:51814	W8:47714	W9:42474	W10:38980	W11:34648	W12:32931	W13:27242	W14:23283	W15:20832	W16:17115	W17:15025	W18:13857	W19:13037	W20:12522	W21:12916	W22:12923	W23:14055	W24:13403	W25:11650	W26:9728	W27:6958	W28:4131	W29:1868	W30:511	W31:238	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4941416 {8:617677,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16521792 {40:412290,72:85,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84004072 {136:617677,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3300416 {8:412552,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 180 
maxdqlatency = 0 
maxmflatency = 1139 
averagemflatency = 397 
max_icnt2mem_latency = 901 
max_icnt2sh_latency = 752587 
mrq_lat_table:51040 	773 	1065 	4571 	4383 	658 	109 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129198 	711601 	189398 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	81891 	29595 	77509 	323502 	246922 	266819 	4066 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36212 	293181 	270469 	17726 	103 	1 	0 	2 	9 	37 	927 	9107 	19435 	44586 	99238 	169875 	69336 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	1420 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        28        17        20        30        32        32        32        36        36        29        36        33        32        32        37 
dram[1]:        31        32        37        28        23        18        30        26        33        36        29        22        38        32        44        47 
dram[2]:        50        34        30        34        27        24        32        32        37        30        31        27        36        40        46        33 
dram[3]:        25        25        44        42        22        25        33        28        30        23        20        22        32        33        35        35 
dram[4]:        32        31        36        33        28        30        33        32        33        35        26        22        34        40        36        34 
dram[5]:        35        24        47        44        22        26        30        30        22        25        22        23        32        32        32        33 
maximum service time to same row:
dram[0]:     65672     47285     38231     38537     55760     59748     42374     45641     70723     57113     84881     97578     84463     73171     66172     95536 
dram[1]:     65194     79053     63387     51130     67153     57208     54509     92329     48308     63412     40524     74565     58732     81979    107437     93610 
dram[2]:     35471     44609     42451     59017     48697     59852     59619     49359     58275     45683     62293     93436     44275     54921    136767     99574 
dram[3]:     46588     83724     95406     57192     58057     40224     41600     38206     44519     42128     84557     57273     44475    120925     70238     70046 
dram[4]:     57108     45765     46822     84669     67897     79522     83706     65524     49312     49327     56743     57918    112050     94851     76654     92568 
dram[5]:     75956     62000    116486     78884    133819     49547     43263     51559     66073     51326     56621     37846     64027     81699    134694    138120 
average row accesses per activate:
dram[0]:  3.575269  3.544601  3.221739  3.457944  4.175676  4.485507  3.423424  3.405286  4.266272  4.564706  3.433333  3.094527  4.070796  3.808000  6.916667  5.706666 
dram[1]:  3.869110  3.777778  3.532110  3.472727  3.630208  3.048673  3.003623  3.327869  3.297071  3.765258  3.395122  3.324742  3.589552  3.869231  5.543210  7.285714 
dram[2]:  3.490741  3.536585  3.548544  4.081522  3.609468  4.163399  4.144509  4.412791  3.972826  3.906736  3.325000  2.952586  4.490741  4.690000  6.522388  6.042253 
dram[3]:  3.111111  3.285714  3.954315  3.555024  3.323232  4.329114  3.748815  3.416268  3.422594  3.103175  2.614786  2.599237  3.848485  4.359649  6.189189  5.149426 
dram[4]:  4.063219  4.078313  3.743315  3.809783  3.725146  3.907975  3.601064  4.012423  4.429412  3.968912  3.522727  3.265193  4.133333  3.901639  8.708333  9.214286 
dram[5]:  3.451163  3.136719  3.075099  3.168776  3.606557  3.471503  4.065217  3.652174  3.199170  3.259574  3.321429  3.033019  4.263158  4.330357  6.369231  6.115942 
average row locality = 62614/16828 = 3.720822
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       492       531       527       531       477       481       602       590       550       568       498       508       431       442       414       426 
dram[1]:       521       542       525       535       526       538       628       629       583       587       534       508       454       462       447       459 
dram[2]:       524       513       514       523       468       494       553       581       555       578       541       563       456       442       434       425 
dram[3]:       534       533       533       518       491       509       598       559       600       588       530       532       471       455       456       445 
dram[4]:       511       494       504       502       490       492       538       520       569       579       510       485       456       439       418       387 
dram[5]:       532       551       570       543       500       513       572       580       583       570       525       515       455       454       412       422 
total reads: 49253
bank skew: 629/387 = 1.63
chip skew: 8478/7894 = 1.07
number of total write accesses:
dram[0]:       173       224       214       209       141       138       158       183       171       208       120       114        29        34         1         2 
dram[1]:       218       240       245       229       171       151       201       183       205       215       162       137        27        41         2         0 
dram[2]:       230       212       217       228       142       143       164       178       176       176       124       122        29        27         3         4 
dram[3]:       222       226       246       225       167       175       193       155       218       194       142       149        37        42         2         3 
dram[4]:       196       183       196       199       147       145       139       126       184       187       110       106        40        37         0         0 
dram[5]:       210       252       208       208       160       157       176       176       188       196       126       128        31        31         2         0 
total reads: 13361
min_bank_accesses = 0!
chip skew: 2427/1995 = 1.22
average mf latency per bank:
dram[0]:       2975      2667      3057      3071      3711      3686      3222      3054      3054      2904      6683      6825     14144     13624     21513     21230
dram[1]:       2740      2703      3023      3142      3450      3568      3061      3169      2998      2949      5968      6932     13726     13535     20673     20805
dram[2]:       2742      2795      3065      2965      3861      3736      3307      3189      3171      3183      6346      6626     13573     14812     20879     21858
dram[3]:       2812      2633      2926      3050      3522      3426      3166      3387      2813      2837      6294      6229     13100     13546     20508     20767
dram[4]:       3733      3017      4175      3195      4870      3735      4784      3688      4025      2888     41562      7480     17834     14520     29387     23945
dram[5]:       2741      2646      2834      3118      3417      3567      3043      3211      2858      3028      6532      6912     13175     14220     21469     21946
maximum mf latency per bank:
dram[0]:        955       869       852       960       928       992       879       953       863       905       908       841       955       928       940      1037
dram[1]:        992       924       938      1010       953       961       951       907       862       915       878       991       981      1016       977       977
dram[2]:        877       907       960       993       932       953       878      1013       883      1000       955       994       862      1095       951       943
dram[3]:       1139      1116       904       973      1038       862      1094       901       936       974       935       946      1064      1074       930       909
dram[4]:        989       957      1112       878      1065      1002      1061       904      1102       913      1120       941      1068      1015      1116       930
dram[5]:        975       920      1126       900       920       842       841       889       898       964       934       953       870      1037       882      1039

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=997011 n_nop=981498 n_act=2671 n_pre=2655 n_req=10187 n_rd=8068 n_write=2119 bw_util=0.04087
n_activity=157068 dram_eff=0.2594
bk0: 492a 989368i bk1: 531a 988158i bk2: 527a 987895i bk3: 531a 988386i bk4: 477a 990904i bk5: 481a 991081i bk6: 602a 988365i bk7: 590a 987768i bk8: 550a 989119i bk9: 568a 988752i bk10: 498a 989881i bk11: 508a 989444i bk12: 431a 992436i bk13: 442a 992156i bk14: 414a 994613i bk15: 426a 994249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0389294
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=997011 n_nop=980056 n_act=3033 n_pre=3017 n_req=10905 n_rd=8478 n_write=2427 bw_util=0.04375
n_activity=174424 dram_eff=0.2501
bk0: 521a 989164i bk1: 542a 988449i bk2: 525a 988006i bk3: 535a 987979i bk4: 526a 989418i bk5: 538a 988795i bk6: 628a 986557i bk7: 629a 987310i bk8: 583a 987447i bk9: 587a 987778i bk10: 534a 988960i bk11: 508a 989360i bk12: 454a 992108i bk13: 462a 992246i bk14: 447a 993978i bk15: 459a 994643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0390497
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=997011 n_nop=981422 n_act=2633 n_pre=2617 n_req=10339 n_rd=8164 n_write=2175 bw_util=0.04148
n_activity=157670 dram_eff=0.2623
bk0: 524a 988308i bk1: 513a 988734i bk2: 514a 988526i bk3: 523a 988573i bk4: 468a 990390i bk5: 494a 990420i bk6: 553a 989496i bk7: 581a 989083i bk8: 555a 989291i bk9: 578a 988986i bk10: 541a 989416i bk11: 563a 988383i bk12: 456a 992626i bk13: 442a 992877i bk14: 434a 994320i bk15: 425a 994443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0416104
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=997011 n_nop=980133 n_act=3073 n_pre=3057 n_req=10748 n_rd=8352 n_write=2396 bw_util=0.04312
n_activity=174222 dram_eff=0.2468
bk0: 534a 987669i bk1: 533a 987738i bk2: 533a 988408i bk3: 518a 988472i bk4: 491a 989257i bk5: 509a 990314i bk6: 598a 988244i bk7: 559a 989016i bk8: 600a 987361i bk9: 588a 987210i bk10: 530a 987747i bk11: 532a 987541i bk12: 471a 991833i bk13: 455a 992604i bk14: 456a 994103i bk15: 445a 994061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0426384
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=997011 n_nop=982246 n_act=2446 n_pre=2430 n_req=9889 n_rd=7894 n_write=1995 bw_util=0.03967
n_activity=152897 dram_eff=0.2587
bk0: 511a 989772i bk1: 494a 989851i bk2: 504a 989349i bk3: 502a 989076i bk4: 490a 989761i bk5: 492a 990188i bk6: 538a 989391i bk7: 520a 990067i bk8: 569a 989018i bk9: 579a 988600i bk10: 510a 989954i bk11: 485a 990122i bk12: 456a 992246i bk13: 439a 992132i bk14: 418a 994791i bk15: 387a 995022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0433415
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=997011 n_nop=980537 n_act=2972 n_pre=2956 n_req=10546 n_rd=8297 n_write=2249 bw_util=0.04231
n_activity=169369 dram_eff=0.2491
bk0: 532a 988639i bk1: 551a 986865i bk2: 570a 987201i bk3: 543a 987520i bk4: 500a 989383i bk5: 513a 989500i bk6: 572a 988970i bk7: 580a 988592i bk8: 583a 987547i bk9: 570a 987391i bk10: 525a 989572i bk11: 515a 989032i bk12: 455a 992461i bk13: 454a 992753i bk14: 412a 994520i bk15: 422a 994481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0406625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81954, Miss = 3991, Miss_rate = 0.049, Pending_hits = 22, Reservation_fails = 296
L2_cache_bank[1]: Access = 82373, Miss = 4077, Miss_rate = 0.049, Pending_hits = 16, Reservation_fails = 1
L2_cache_bank[2]: Access = 81809, Miss = 4218, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 108
L2_cache_bank[3]: Access = 83090, Miss = 4260, Miss_rate = 0.051, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[4]: Access = 81568, Miss = 4045, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 40
L2_cache_bank[5]: Access = 82770, Miss = 4119, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[6]: Access = 82561, Miss = 4213, Miss_rate = 0.051, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[7]: Access = 82758, Miss = 4139, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 122334, Miss = 3996, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 337
L2_cache_bank[9]: Access = 83175, Miss = 3898, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 103
L2_cache_bank[10]: Access = 82489, Miss = 4149, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 73
L2_cache_bank[11]: Access = 83423, Miss = 4148, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 1030304
L2_total_cache_misses = 49253
L2_total_cache_miss_rate = 0.0478
L2_total_cache_pending_hits = 168
L2_total_cache_reservation_fails = 961
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 619
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405463
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3501282
icnt_total_pkts_simt_to_mem=1443472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.546
	minimum = 6
	maximum = 525
Network latency average = 32.3189
	minimum = 6
	maximum = 500
Slowest packet = 1967113
Flit latency average = 20.7168
	minimum = 6
	maximum = 500
Slowest flit = 4737752
Fragmentation average = 0.0326854
	minimum = 0
	maximum = 405
Injected packet rate average = 0.0888021
	minimum = 0.0770894 (at node 3)
	maximum = 0.112204 (at node 23)
Accepted packet rate average = 0.0888021
	minimum = 0.0770894 (at node 3)
	maximum = 0.112204 (at node 23)
Injected flit rate average = 0.254564
	minimum = 0.0841356 (at node 12)
	maximum = 0.483536 (at node 23)
Accepted flit rate average= 0.254564
	minimum = 0.104809 (at node 20)
	maximum = 0.385168 (at node 11)
Injected packet length average = 2.86665
Accepted packet length average = 2.86665
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.0213 (7 samples)
	minimum = 6 (7 samples)
	maximum = 368.857 (7 samples)
Network latency average = 24.6712 (7 samples)
	minimum = 6 (7 samples)
	maximum = 305 (7 samples)
Flit latency average = 18.3751 (7 samples)
	minimum = 6 (7 samples)
	maximum = 302.429 (7 samples)
Fragmentation average = 0.0385589 (7 samples)
	minimum = 0 (7 samples)
	maximum = 204 (7 samples)
Injected packet rate average = 0.0587707 (7 samples)
	minimum = 0.0465812 (7 samples)
	maximum = 0.110957 (7 samples)
Accepted packet rate average = 0.0587707 (7 samples)
	minimum = 0.0465812 (7 samples)
	maximum = 0.110957 (7 samples)
Injected flit rate average = 0.143026 (7 samples)
	minimum = 0.0630912 (7 samples)
	maximum = 0.278001 (7 samples)
Accepted flit rate average = 0.143026 (7 samples)
	minimum = 0.080396 (7 samples)
	maximum = 0.242636 (7 samples)
Injected packet size average = 2.43364 (7 samples)
Accepted packet size average = 2.43364 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 24 sec (384 sec)
gpgpu_simulation_rate = 38974 (inst/sec)
gpgpu_simulation_rate = 1966 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,755315)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,755315)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,755315)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,755315)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,755315)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,755315)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,755315)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(32,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(36,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (395,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(396,755315)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(90,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (479,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(480,755315)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (487,755315), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(488,755315)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (492,755315), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(493,755315)
GPGPU-Sim uArch: cycles simulated: 755815  inst.: 15248194 (ipc=563.8) sim_rate=39605 (inst/sec) elapsed = 0:0:06:25 / Wed Mar  2 01:22:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (503,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(504,755315)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (510,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (510,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (510,755315), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(511,755315)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(511,755315)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(512,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (513,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(514,755315)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (518,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(519,755315)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (520,755315), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(521,755315)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (524,755315), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(525,755315)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (530,755315), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(531,755315)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (535,755315), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(536,755315)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (537,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(538,755315)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (539,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (539,755315), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(540,755315)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(541,755315)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (541,755315), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(542,755315)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (543,755315), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(544,755315)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (546,755315), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(547,755315)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (547,755315), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(548,755315)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (553,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (553,755315), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(554,755315)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(554,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (559,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(560,755315)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (566,755315), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(567,755315)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (568,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (568,755315), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(569,755315)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(569,755315)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (583,755315), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(584,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (585,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(586,755315)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (586,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (586,755315), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(587,755315)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(588,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (599,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(600,755315)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (600,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (600,755315), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(601,755315)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(602,755315)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (603,755315), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(604,755315)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(117,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (677,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(678,755315)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (776,755315), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(777,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (787,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(788,755315)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (793,755315), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(794,755315)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (800,755315), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(801,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (806,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(807,755315)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (809,755315), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(810,755315)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (825,755315), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(826,755315)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (829,755315), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(830,755315)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (847,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (847,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (847,755315), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(848,755315)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(848,755315)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(848,755315)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (851,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(852,755315)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (860,755315), 5 CTAs running
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(132,0,0) tid=(40,0,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(861,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (868,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(869,755315)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (869,755315), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(870,755315)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (874,755315), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(875,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (889,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(890,755315)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (906,755315), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(907,755315)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (907,755315), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(908,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (912,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(913,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (923,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(924,755315)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (924,755315), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(925,755315)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (927,755315), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(928,755315)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (944,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(945,755315)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (945,755315), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(946,755315)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (956,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(957,755315)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (973,755315), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(974,755315)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (990,755315), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(991,755315)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (992,755315), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(993,755315)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1000,755315), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1001,755315)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1013,755315), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1014,755315)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1031,755315), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1032,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1038,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1039,755315)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1042,755315), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1043,755315)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1055,755315), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1056,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1058,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1059,755315)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(152,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1087,755315), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1088,755315)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1090,755315), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1091,755315)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1105,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1106,755315)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1109,755315), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1110,755315)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1120,755315), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1121,755315)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1124,755315), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1125,755315)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1129,755315), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1130,755315)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1142,755315), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1143,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1147,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1148,755315)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1152,755315), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1153,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1154,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1155,755315)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1167,755315), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1168,755315)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1174,755315), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1175,755315)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1180,755315), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1181,755315)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1187,755315), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1188,755315)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1190,755315), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1191,755315)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1191,755315), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1192,755315)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1192,755315), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1193,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1204,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1205,755315)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1211,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1212,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1213,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1214,755315)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1240,755315), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1241,755315)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1242,755315), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1243,755315)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1263,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1263,755315), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1264,755315)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1264,755315)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1282,755315), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1283,755315)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1283,755315), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1284,755315)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(179,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1296,755315), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1297,755315)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1303,755315), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1304,755315)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1305,755315), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1306,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1310,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1311,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1316,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1317,755315)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1322,755315), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1323,755315)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1325,755315), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1326,755315)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1326,755315), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1327,755315)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1335,755315), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1336,755315)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1350,755315), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1351,755315)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1363,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1363,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1364,755315)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1364,755315)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1364,755315), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1365,755315)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1376,755315), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1377,755315)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1402,755315), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1403,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1405,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1406,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1415,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1416,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1416,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1417,755315)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1417,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1417,755315), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1418,755315)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1418,755315)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1429,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1429,755315), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1430,755315)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1430,755315)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1443,755315), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1444,755315)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1447,755315), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1448,755315)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1456,755315), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1457,755315)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1459,755315), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1460,755315)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1463,755315), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1464,755315)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1466,755315), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1467,755315)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1480,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1480,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1480,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1481,755315)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1481,755315)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1481,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1483,755315), 5 CTAs running
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(207,0,0) tid=(220,0,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1484,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1485,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1486,755315)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1486,755315), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1487,755315)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1487,755315), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1488,755315)
GPGPU-Sim uArch: cycles simulated: 756815  inst.: 15701415 (ipc=490.1) sim_rate=40677 (inst/sec) elapsed = 0:0:06:26 / Wed Mar  2 01:22:43 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1503,755315), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1504,755315)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1513,755315), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1514,755315)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1545,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1546,755315)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1554,755315), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1555,755315)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1561,755315), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1562,755315)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1564,755315), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1565,755315)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1570,755315), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1571,755315)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1573,755315), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1574,755315)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1594,755315), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1595,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1595,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1596,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1598,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1599,755315)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1619,755315), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1620,755315)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1620,755315), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1621,755315)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1625,755315), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1626,755315)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1626,755315), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1627,755315)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1636,755315), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1637,755315)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1641,755315), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1642,755315)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1644,755315), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1645,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1647,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1648,755315)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1648,755315), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1649,755315)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1659,755315), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1660,755315)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1662,755315), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1663,755315)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(214,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1671,755315), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1672,755315)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1672,755315), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1673,755315)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1686,755315), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1687,755315)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1700,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1700,755315), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1701,755315)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1701,755315)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1704,755315), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1705,755315)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1705,755315), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1706,755315)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1710,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1710,755315), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1711,755315)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1711,755315)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1720,755315), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1721,755315)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1730,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1738,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1742,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1743,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1744,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1749,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1756,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1759,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1763,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1770,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1772,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1781,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1791,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1791,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1798,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1798,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1798,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1806,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1812,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1814,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1819,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1825,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1825,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1844,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1848,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1855,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1856,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1857,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1858,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1864,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1865,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1880,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1881,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1884,755315), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1888,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1894,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1899,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1906,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1923,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1924,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1928,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1940,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1945,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1945,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1946,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1949,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1949,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1953,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1959,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1963,755315), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1967,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1968,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1970,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1981,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1984,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1988,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(252,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2029,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2029,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2068,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2088,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2093,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2114,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2138,755315), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2138,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2165,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2173,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2176,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2195,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2219,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2223,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2240,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2276,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2299,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2352,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2411,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2520,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2534,755315), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2542,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2550,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2623,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2681,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2690,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2758,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2765,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2796,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2842,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2906,755315), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2918,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (3015,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3034,755315), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3035
gpu_sim_insn = 925710
gpu_ipc =     305.0115
gpu_tot_sim_cycle = 758350
gpu_tot_sim_insn = 15892001
gpu_tot_ipc =      20.9560
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1946486
gpu_stall_icnt2sh    = 4771276
gpu_total_sim_rate=41170

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 920130
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 83000, Miss = 68950, Miss_rate = 0.831, Pending_hits = 4789, Reservation_fails = 601407
	L1D_cache_core[1]: Access = 81630, Miss = 68089, Miss_rate = 0.834, Pending_hits = 4702, Reservation_fails = 610830
	L1D_cache_core[2]: Access = 82145, Miss = 68634, Miss_rate = 0.836, Pending_hits = 4815, Reservation_fails = 601484
	L1D_cache_core[3]: Access = 80979, Miss = 67651, Miss_rate = 0.835, Pending_hits = 4672, Reservation_fails = 589518
	L1D_cache_core[4]: Access = 79839, Miss = 66389, Miss_rate = 0.832, Pending_hits = 4569, Reservation_fails = 596081
	L1D_cache_core[5]: Access = 84104, Miss = 69818, Miss_rate = 0.830, Pending_hits = 4742, Reservation_fails = 605409
	L1D_cache_core[6]: Access = 82440, Miss = 68794, Miss_rate = 0.834, Pending_hits = 4743, Reservation_fails = 602915
	L1D_cache_core[7]: Access = 82063, Miss = 67989, Miss_rate = 0.828, Pending_hits = 4796, Reservation_fails = 599684
	L1D_cache_core[8]: Access = 79328, Miss = 66033, Miss_rate = 0.832, Pending_hits = 4526, Reservation_fails = 590337
	L1D_cache_core[9]: Access = 82173, Miss = 68384, Miss_rate = 0.832, Pending_hits = 4739, Reservation_fails = 602456
	L1D_cache_core[10]: Access = 82846, Miss = 69370, Miss_rate = 0.837, Pending_hits = 4932, Reservation_fails = 607670
	L1D_cache_core[11]: Access = 81567, Miss = 68217, Miss_rate = 0.836, Pending_hits = 4638, Reservation_fails = 606249
	L1D_cache_core[12]: Access = 83868, Miss = 69707, Miss_rate = 0.831, Pending_hits = 4842, Reservation_fails = 606418
	L1D_cache_core[13]: Access = 81987, Miss = 68473, Miss_rate = 0.835, Pending_hits = 4642, Reservation_fails = 604335
	L1D_cache_core[14]: Access = 86358, Miss = 71967, Miss_rate = 0.833, Pending_hits = 4872, Reservation_fails = 613228
	L1D_total_cache_accesses = 1234327
	L1D_total_cache_misses = 1028465
	L1D_total_cache_miss_rate = 0.8332
	L1D_total_cache_pending_hits = 71019
	L1D_total_cache_reservation_fails = 9038021
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131470
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6610247
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 130990
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2427774
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 919128
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2332, 2306, 2319, 2466, 2574, 2162, 2641, 2528, 2128, 2610, 2676, 2853, 2496, 2772, 2787, 2320, 2728, 2449, 1850, 2285, 2213, 2080, 2182, 2318, 2225, 2652, 2553, 2318, 2422, 2360, 2563, 2538, 2580, 2243, 2682, 2111, 2631, 2516, 2150, 2304, 2306, 1770, 2080, 1787, 2698, 2132, 2007, 2052, 
gpgpu_n_tot_thrd_icount = 53894464
gpgpu_n_tot_w_icount = 1684202
gpgpu_n_stall_shd_mem = 9878131
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618913
gpgpu_n_mem_write_global = 412769
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2033156
gpgpu_n_store_insn = 678878
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615643
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9874856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16388620	W0_Idle:826424	W0_Scoreboard:3121912	W1:421120	W2:195112	W3:123648	W4:87531	W5:68201	W6:62975	W7:51814	W8:47714	W9:42474	W10:38980	W11:34648	W12:32931	W13:27242	W14:23283	W15:20832	W16:17115	W17:15025	W18:13857	W19:13037	W20:12522	W21:12916	W22:12923	W23:14055	W24:13403	W25:11650	W26:9728	W27:6958	W28:4131	W29:1868	W30:511	W31:238	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4951304 {8:618913,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16530472 {40:412507,72:85,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84172168 {136:618913,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3302152 {8:412769,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 180 
maxdqlatency = 0 
maxmflatency = 1139 
averagemflatency = 397 
max_icnt2mem_latency = 901 
max_icnt2sh_latency = 757374 
mrq_lat_table:51175 	778 	1071 	4587 	4407 	659 	109 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130478 	711774 	189398 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83329 	29610 	77509 	323502 	246922 	266819 	4066 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37011 	293591 	270496 	17726 	103 	1 	0 	2 	9 	37 	927 	9107 	19435 	44586 	99238 	169875 	69553 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	1420 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        28        17        20        30        32        32        32        36        36        29        36        33        32        32        37 
dram[1]:        31        32        37        28        23        18        30        26        33        36        29        22        38        32        44        47 
dram[2]:        50        34        30        34        27        24        32        32        37        30        31        27        36        40        46        33 
dram[3]:        25        25        44        42        22        25        33        28        30        23        20        22        32        33        35        35 
dram[4]:        32        31        36        33        28        30        33        32        33        35        26        22        34        40        36        34 
dram[5]:        35        24        47        44        22        26        30        30        22        25        22        23        32        32        32        33 
maximum service time to same row:
dram[0]:     65672     47285     38231     38537     55760     59748     42374     45641     70723     57113     84881     97578     84463     73171     66172     95536 
dram[1]:     65194     79053     63387     51130     67153     57208     54509     92329     48308     63412     40524     74565     58732     81979    107437     93610 
dram[2]:     35471     44609     42451     59017     48697     59852     59619     49359     58275     45683     62293     93436     44275     54921    136767     99574 
dram[3]:     46588     83724     95406     57192     58057     40224     41600     38206     44519     42128     84557     57273     44475    120925     70238     70046 
dram[4]:     57108     45765     46822     84669     67897     79522     83706     65524     49312     49327     56743     57918    112050     94851     76654     92568 
dram[5]:     75956     62000    116486     78884    133819     49547     43263     51559     66073     51326     56621     37846     64027     81699    134694    138120 
average row accesses per activate:
dram[0]:  3.575269  3.544601  3.212121  3.451163  4.154362  4.411347  3.423424  3.378261  4.266272  4.549707  3.464088  3.133005  4.043859  3.793651  6.819672  5.706666 
dram[1]:  3.869110  3.777778  3.536697  3.466063  3.630208  3.048673  3.003623  3.327869  3.287500  3.757009  3.402913  3.319797  3.589552  3.869231  5.543210  7.285714 
dram[2]:  3.479263  3.536585  3.548544  4.070270  3.609468  4.163399  4.126437  4.393064  3.956757  3.876923  3.320197  2.970085  4.427273  4.617647  6.522388  5.972222 
dram[3]:  3.111111  3.266094  3.954315  3.555024  3.323232  4.329114  3.748815  3.404762  3.412500  3.094862  2.640927  2.617424  3.827068  4.330435  6.189189  5.149426 
dram[4]:  4.063219  4.059880  3.728723  3.809783  3.725146  3.890244  3.601064  4.012423  4.389535  3.953608  3.519553  3.289618  4.107438  3.901639  8.708333  9.046512 
dram[5]:  3.439815  3.136719  3.075099  3.159664  3.606557  3.471503  4.048649  3.626794  3.199170  3.258475  3.380711  3.051163  4.263158  4.330357  6.369231  6.115942 
average row locality = 62801/16902 = 3.715596
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       492       531       527       531       478       483       602       594       550       569       507       522       432       444       415       426 
dram[1]:       521       542       525       537       526       538       628       629       584       589       539       517       454       462       447       459 
dram[2]:       524       513       514       523       468       494       554       582       556       580       549       573       458       444       434       426 
dram[3]:       534       534       533       518       491       509       598       560       601       589       542       542       472       456       456       445 
dram[4]:       511       495       504       502       490       492       538       520       571       580       520       496       457       439       418       389 
dram[5]:       533       551       570       543       500       513       573       582       583       573       540       528       455       454       412       422 
total reads: 49426
bank skew: 629/389 = 1.62
chip skew: 8497/7922 = 1.07
number of total write accesses:
dram[0]:       173       224       215       211       141       139       158       183       171       209       120       114        29        34         1         2 
dram[1]:       218       240       246       229       171       151       201       183       205       215       162       137        27        41         2         0 
dram[2]:       231       212       217       230       142       143       164       178       176       176       125       122        29        27         3         4 
dram[3]:       222       227       246       225       167       175       193       155       218       194       142       149        37        42         2         3 
dram[4]:       196       183       197       199       147       146       139       126       184       187       110       106        40        37         0         0 
dram[5]:       210       252       208       209       160       157       176       176       188       196       126       128        31        31         2         0 
total reads: 13375
min_bank_accesses = 0!
chip skew: 2428/1997 = 1.22
average mf latency per bank:
dram[0]:       2975      2667      3053      3063      3705      3669      3222      3040      3055      2898      6596      6686     14129     13583     21473     21239
dram[1]:       2741      2703      3020      3134      3450      3568      3061      3169      2995      2944      5934      6847     13738     13547     20685     20814
dram[2]:       2739      2796      3065      2958      3861      3737      3303      3185      3168      3176      6269      6540     13532     14764     20892     21818
dram[3]:       2812      2627      2926      3050      3522      3427      3166      3382      2810      2834      6195      6149     13086     13532     20515     20778
dram[4]:       3734      3014      4169      3195      4870      3731      4784      3689      4016      2885     40913      7354     17813     14535     29393     23836
dram[5]:       2737      2646      2835      3114      3417      3567      3039      3204      2859      3017      6396      6786     13190     14232     21479     21956
maximum mf latency per bank:
dram[0]:        955       869       852       960       928       992       879       953       863       905       908       841       955       928       940      1037
dram[1]:        992       924       938      1010       953       961       951       907       862       915       878       991       981      1016       977       977
dram[2]:        877       907       960       993       932       953       878      1013       883      1000       955       994       862      1095       951       943
dram[3]:       1139      1116       904       973      1038       862      1094       901       936       974       935       946      1064      1074       930       909
dram[4]:        989       957      1112       878      1065      1002      1061       904      1102       913      1120       941      1068      1015      1116       930
dram[5]:        975       920      1126       900       920       842       841       889       898       964       934       953       870      1037       882      1039

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001016 n_nop=985431 n_act=2687 n_pre=2671 n_req=10227 n_rd=8103 n_write=2124 bw_util=0.04087
n_activity=157640 dram_eff=0.2595
bk0: 492a 993373i bk1: 531a 992168i bk2: 527a 991864i bk3: 531a 992342i bk4: 478a 994887i bk5: 483a 995010i bk6: 602a 992367i bk7: 594a 991694i bk8: 550a 993119i bk9: 569a 992718i bk10: 507a 993845i bk11: 522a 993353i bk12: 432a 996408i bk13: 444a 996129i bk14: 415a 998588i bk15: 426a 998251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0388415
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001016 n_nop=984027 n_act=3040 n_pre=3024 n_req=10925 n_rd=8497 n_write=2428 bw_util=0.04366
n_activity=174738 dram_eff=0.2501
bk0: 521a 993170i bk1: 542a 992455i bk2: 525a 991970i bk3: 537a 991958i bk4: 526a 993422i bk5: 538a 992799i bk6: 628a 990562i bk7: 629a 991316i bk8: 584a 991428i bk9: 589a 991756i bk10: 539a 992933i bk11: 517a 993268i bk12: 454a 996107i bk13: 462a 996248i bk14: 447a 997983i bk15: 459a 998648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0390194
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001016 n_nop=985361 n_act=2650 n_pre=2634 n_req=10371 n_rd=8192 n_write=2179 bw_util=0.04144
n_activity=158299 dram_eff=0.2621
bk0: 524a 992271i bk1: 513a 992737i bk2: 514a 992532i bk3: 523a 992497i bk4: 468a 994394i bk5: 494a 994427i bk6: 554a 993478i bk7: 582a 993065i bk8: 556a 993274i bk9: 580a 992945i bk10: 549a 993319i bk11: 573a 992296i bk12: 458a 996576i bk13: 444a 996828i bk14: 434a 998319i bk15: 426a 998420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0417576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001016 n_nop=984087 n_act=3084 n_pre=3068 n_req=10777 n_rd=8380 n_write=2397 bw_util=0.04306
n_activity=174711 dram_eff=0.2467
bk0: 534a 991675i bk1: 534a 991674i bk2: 533a 992412i bk3: 518a 992476i bk4: 491a 993261i bk5: 509a 994318i bk6: 598a 992248i bk7: 560a 992996i bk8: 601a 991342i bk9: 589a 991183i bk10: 542a 991686i bk11: 542a 991461i bk12: 472a 995810i bk13: 456a 996581i bk14: 456a 998106i bk15: 445a 998066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0426756
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001016 n_nop=986195 n_act=2459 n_pre=2443 n_req=9919 n_rd=7922 n_write=1997 bw_util=0.03964
n_activity=153418 dram_eff=0.2586
bk0: 511a 993777i bk1: 495a 993830i bk2: 504a 993307i bk3: 502a 993081i bk4: 490a 993766i bk5: 492a 994155i bk6: 538a 993395i bk7: 520a 994073i bk8: 571a 992975i bk9: 580a 992576i bk10: 520a 993864i bk11: 496a 994039i bk12: 457a 996224i bk13: 439a 996134i bk14: 418a 998797i bk15: 389a 999001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.043331
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001016 n_nop=984486 n_act=2982 n_pre=2966 n_req=10582 n_rd=8332 n_write=2250 bw_util=0.04229
n_activity=169850 dram_eff=0.2492
bk0: 533a 992617i bk1: 551a 990868i bk2: 570a 991206i bk3: 543a 991486i bk4: 500a 993386i bk5: 513a 993506i bk6: 573a 992952i bk7: 582a 992546i bk8: 583a 991551i bk9: 573a 991368i bk10: 540a 993531i bk11: 528a 992939i bk12: 455a 996463i bk13: 454a 996757i bk14: 412a 998524i bk15: 422a 998485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0405858

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82071, Miss = 4003, Miss_rate = 0.049, Pending_hits = 22, Reservation_fails = 296
L2_cache_bank[1]: Access = 82499, Miss = 4100, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 1
L2_cache_bank[2]: Access = 81932, Miss = 4224, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 108
L2_cache_bank[3]: Access = 83206, Miss = 4273, Miss_rate = 0.051, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[4]: Access = 81693, Miss = 4057, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 40
L2_cache_bank[5]: Access = 82899, Miss = 4135, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[6]: Access = 82670, Miss = 4227, Miss_rate = 0.051, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[7]: Access = 82881, Miss = 4153, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 122445, Miss = 4009, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 337
L2_cache_bank[9]: Access = 83308, Miss = 3913, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 103
L2_cache_bank[10]: Access = 82614, Miss = 4166, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 73
L2_cache_bank[11]: Access = 83539, Miss = 4166, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 1031757
L2_total_cache_misses = 49426
L2_total_cache_miss_rate = 0.0479
L2_total_cache_pending_hits = 168
L2_total_cache_reservation_fails = 961
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 619
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405679
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3507679
icnt_total_pkts_simt_to_mem=1445142
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.84652
	minimum = 6
	maximum = 44
Network latency average = 9.37577
	minimum = 6
	maximum = 39
Slowest packet = 2060994
Flit latency average = 8.19115
	minimum = 6
	maximum = 35
Slowest flit = 4950484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0354628
	minimum = 0.0230643 (at node 1)
	maximum = 0.0441516 (at node 8)
Accepted packet rate average = 0.0354628
	minimum = 0.0230643 (at node 1)
	maximum = 0.0441516 (at node 8)
Injected flit rate average = 0.0984441
	minimum = 0.0250412 (at node 10)
	maximum = 0.194069 (at node 24)
Accepted flit rate average= 0.0984441
	minimum = 0.0411862 (at node 21)
	maximum = 0.186491 (at node 8)
Injected packet length average = 2.77598
Accepted packet length average = 2.77598
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.3745 (8 samples)
	minimum = 6 (8 samples)
	maximum = 328.25 (8 samples)
Network latency average = 22.7593 (8 samples)
	minimum = 6 (8 samples)
	maximum = 271.75 (8 samples)
Flit latency average = 17.1021 (8 samples)
	minimum = 6 (8 samples)
	maximum = 269 (8 samples)
Fragmentation average = 0.033739 (8 samples)
	minimum = 0 (8 samples)
	maximum = 178.5 (8 samples)
Injected packet rate average = 0.0558572 (8 samples)
	minimum = 0.0436416 (8 samples)
	maximum = 0.102606 (8 samples)
Accepted packet rate average = 0.0558572 (8 samples)
	minimum = 0.0436416 (8 samples)
	maximum = 0.102606 (8 samples)
Injected flit rate average = 0.137454 (8 samples)
	minimum = 0.0583349 (8 samples)
	maximum = 0.26751 (8 samples)
Accepted flit rate average = 0.137454 (8 samples)
	minimum = 0.0754947 (8 samples)
	maximum = 0.235618 (8 samples)
Injected packet size average = 2.46081 (8 samples)
Accepted packet size average = 2.46081 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 26 sec (386 sec)
gpgpu_simulation_rate = 41170 (inst/sec)
gpgpu_simulation_rate = 1964 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,758350)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,758350)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,758350)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,758350)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,758350)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,758350)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,758350)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(43,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(45,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (372,758350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(373,758350)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (373,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,758350), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(374,758350)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,758350)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (376,758350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,758350)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,758350)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(377,758350)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (378,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,758350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(379,758350)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,758350)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(30,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (385,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (385,758350), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(386,758350)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(386,758350)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (387,758350), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(388,758350)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,758350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,758350)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,758350)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,758350)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,758350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,758350)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (394,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (394,758350), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(395,758350)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(395,758350)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,758350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,758350)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (400,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,758350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(401,758350)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,758350)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (405,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (405,758350), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(406,758350)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(407,758350)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (411,758350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,758350)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(412,758350)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,758350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,758350)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (418,758350), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(419,758350)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (420,758350), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(421,758350)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (423,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (423,758350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(424,758350)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(424,758350)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,758350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,758350)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (432,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (432,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (432,758350), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(433,758350)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(434,758350)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(435,758350)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,758350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,758350)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (439,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (439,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (439,758350), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(440,758350)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(441,758350)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(442,758350)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,758350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,758350)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (447,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (447,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (447,758350), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(448,758350)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(449,758350)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,758350)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,758350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,758350)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,758350)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (452,758350), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(453,758350)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,758350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,758350)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,758350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,758350)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (471,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (471,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,758350), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(472,758350)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,758350)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,758350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,758350)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(473,758350)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (474,758350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(475,758350)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (475,758350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(476,758350)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (482,758350), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(483,758350)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (485,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (485,758350), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(486,758350)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (486,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (486,758350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,758350)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(487,758350)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(487,758350)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (488,758350), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(489,758350)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (490,758350), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(491,758350)
GPGPU-Sim uArch: cycles simulated: 758850  inst.: 16254529 (ipc=725.1) sim_rate=41893 (inst/sec) elapsed = 0:0:06:28 / Wed Mar  2 01:22:45 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(105,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (513,758350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(514,758350)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (533,758350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(534,758350)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (536,758350), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(537,758350)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (557,758350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(558,758350)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (564,758350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(565,758350)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (566,758350), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(567,758350)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (570,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (570,758350), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(571,758350)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (571,758350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(572,758350)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(572,758350)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (572,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (572,758350), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(573,758350)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(574,758350)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (576,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (576,758350), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(577,758350)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(578,758350)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (578,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (578,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (578,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (578,758350), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(579,758350)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(579,758350)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (579,758350), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(580,758350)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,758350)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(580,758350)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (583,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (583,758350), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(584,758350)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (584,758350), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(585,758350)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(585,758350)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (589,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (589,758350), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(590,758350)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (590,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (590,758350), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(591,758350)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(591,758350)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(592,758350)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (598,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (598,758350), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(599,758350)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (599,758350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(600,758350)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(600,758350)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (604,758350), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(605,758350)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (606,758350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(607,758350)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (612,758350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(613,758350)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(160,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(106,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (769,758350), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(770,758350)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (771,758350), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(772,758350)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (773,758350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(774,758350)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (778,758350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(779,758350)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (779,758350), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(780,758350)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (781,758350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(782,758350)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (782,758350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(783,758350)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (792,758350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(793,758350)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (793,758350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(794,758350)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (795,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (795,758350), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(796,758350)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(797,758350)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (799,758350), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(800,758350)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (802,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (802,758350), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(803,758350)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(804,758350)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (809,758350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(810,758350)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (810,758350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(811,758350)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (812,758350), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(813,758350)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (815,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (815,758350), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(816,758350)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(817,758350)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (819,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (819,758350), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(820,758350)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(821,758350)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (824,758350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(825,758350)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (825,758350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(826,758350)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (831,758350), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(832,758350)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (838,758350), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(839,758350)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (845,758350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(846,758350)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (852,758350), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(853,758350)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (853,758350), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(854,758350)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (863,758350), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(864,758350)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (871,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (871,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (871,758350), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(872,758350)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (872,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (872,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (872,758350), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(873,758350)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(873,758350)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (873,758350), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(874,758350)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(874,758350)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(874,758350)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(875,758350)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (876,758350), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(877,758350)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (879,758350), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(880,758350)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(191,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (885,758350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(886,758350)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,758350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,758350)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (889,758350), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(890,758350)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (897,758350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(898,758350)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (902,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (902,758350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(903,758350)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(903,758350)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (905,758350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(906,758350)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (909,758350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(910,758350)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (917,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (917,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (917,758350), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(918,758350)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(918,758350)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(919,758350)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (919,758350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(920,758350)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (925,758350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(926,758350)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (928,758350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(929,758350)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (929,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (929,758350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(930,758350)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(930,758350)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (934,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (934,758350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(935,758350)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(935,758350)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (936,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (936,758350), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(937,758350)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(937,758350)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (938,758350), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(939,758350)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (942,758350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(943,758350)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (956,758350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(957,758350)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (961,758350), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(962,758350)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (992,758350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(993,758350)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(226,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 759350  inst.: 16625921 (ipc=733.9) sim_rate=42740 (inst/sec) elapsed = 0:0:06:29 / Wed Mar  2 01:22:46 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1010,758350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1011,758350)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1011,758350), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1012,758350)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1014,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1014,758350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1015,758350)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1015,758350)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1022,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1022,758350), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1023,758350)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1023,758350)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1028,758350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1029,758350)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1040,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1040,758350), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1041,758350)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1042,758350)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1046,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1046,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1046,758350), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1047,758350)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1047,758350)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1047,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1047,758350), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1048,758350)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1048,758350)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1049,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1050,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1054,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1057,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1057,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1060,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1060,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1061,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1065,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1071,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1071,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1071,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1079,758350), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(254,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1133,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1137,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1146,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1146,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1149,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1150,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1150,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1154,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1156,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1164,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1169,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1178,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1181,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1182,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1184,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1184,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1187,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1190,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1196,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1199,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1202,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1204,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1210,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1211,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1214,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1221,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1222,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1223,758350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1233,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1237,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1242,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1247,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1251,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1253,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1257,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1258,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1263,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1269,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1273,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1276,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1277,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1278,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1281,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1283,758350), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1283,758350), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1285,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1291,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1291,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1294,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1296,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1302,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1302,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1304,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1306,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1306,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1306,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1308,758350), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1309,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1311,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1312,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1312,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1323,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1327,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1330,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1349,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1353,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1355,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1358,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1360,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1366,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1379,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1395,758350), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1418,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1424,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1429,758350), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1430
gpu_sim_insn = 917504
gpu_ipc =     641.6112
gpu_tot_sim_cycle = 759780
gpu_tot_sim_insn = 16809505
gpu_tot_ipc =      22.1242
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1946486
gpu_stall_icnt2sh    = 4771571
gpu_total_sim_rate=43212

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 938562
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 83136, Miss = 68984, Miss_rate = 0.830, Pending_hits = 4891, Reservation_fails = 601407
	L1D_cache_core[1]: Access = 81766, Miss = 68123, Miss_rate = 0.833, Pending_hits = 4804, Reservation_fails = 610830
	L1D_cache_core[2]: Access = 82281, Miss = 68666, Miss_rate = 0.835, Pending_hits = 4911, Reservation_fails = 601484
	L1D_cache_core[3]: Access = 81115, Miss = 67684, Miss_rate = 0.834, Pending_hits = 4771, Reservation_fails = 589518
	L1D_cache_core[4]: Access = 79983, Miss = 66425, Miss_rate = 0.830, Pending_hits = 4677, Reservation_fails = 596081
	L1D_cache_core[5]: Access = 84240, Miss = 69852, Miss_rate = 0.829, Pending_hits = 4844, Reservation_fails = 605409
	L1D_cache_core[6]: Access = 82576, Miss = 68826, Miss_rate = 0.833, Pending_hits = 4839, Reservation_fails = 602915
	L1D_cache_core[7]: Access = 82207, Miss = 68019, Miss_rate = 0.827, Pending_hits = 4886, Reservation_fails = 599684
	L1D_cache_core[8]: Access = 79464, Miss = 66067, Miss_rate = 0.831, Pending_hits = 4628, Reservation_fails = 590337
	L1D_cache_core[9]: Access = 82317, Miss = 68417, Miss_rate = 0.831, Pending_hits = 4838, Reservation_fails = 602456
	L1D_cache_core[10]: Access = 82982, Miss = 69400, Miss_rate = 0.836, Pending_hits = 5022, Reservation_fails = 607670
	L1D_cache_core[11]: Access = 81703, Miss = 68251, Miss_rate = 0.835, Pending_hits = 4740, Reservation_fails = 606249
	L1D_cache_core[12]: Access = 83996, Miss = 69737, Miss_rate = 0.830, Pending_hits = 4932, Reservation_fails = 606418
	L1D_cache_core[13]: Access = 82115, Miss = 68505, Miss_rate = 0.834, Pending_hits = 4738, Reservation_fails = 604335
	L1D_cache_core[14]: Access = 86494, Miss = 71999, Miss_rate = 0.832, Pending_hits = 4968, Reservation_fails = 613228
	L1D_total_cache_accesses = 1236375
	L1D_total_cache_misses = 1028955
	L1D_total_cache_miss_rate = 0.8322
	L1D_total_cache_pending_hits = 72489
	L1D_total_cache_reservation_fails = 9038021
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 135566
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6610247
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135086
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2427774
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 937560
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2377, 2351, 2364, 2511, 2619, 2207, 2686, 2573, 2173, 2655, 2721, 2898, 2541, 2817, 2832, 2365, 2773, 2494, 1895, 2330, 2258, 2125, 2227, 2363, 2270, 2697, 2598, 2363, 2467, 2405, 2608, 2583, 2625, 2288, 2727, 2156, 2676, 2561, 2195, 2349, 2336, 1800, 2110, 1817, 2728, 2162, 2037, 2082, 
gpgpu_n_tot_thrd_icount = 54877504
gpgpu_n_tot_w_icount = 1714922
gpgpu_n_stall_shd_mem = 9878131
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619403
gpgpu_n_mem_write_global = 412769
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2098692
gpgpu_n_store_insn = 678878
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1746715
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9874856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16389511	W0_Idle:826897	W0_Scoreboard:3130486	W1:421120	W2:195112	W3:123648	W4:87531	W5:68201	W6:62975	W7:51814	W8:47714	W9:42474	W10:38980	W11:34648	W12:32931	W13:27242	W14:23283	W15:20832	W16:17115	W17:15025	W18:13857	W19:13037	W20:12522	W21:12916	W22:12923	W23:14055	W24:13403	W25:11650	W26:9728	W27:6958	W28:4131	W29:1868	W30:511	W31:238	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4955224 {8:619403,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16530472 {40:412507,72:85,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84238808 {136:619403,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3302152 {8:412769,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 180 
maxdqlatency = 0 
maxmflatency = 1139 
averagemflatency = 397 
max_icnt2mem_latency = 901 
max_icnt2sh_latency = 757374 
mrq_lat_table:51175 	778 	1071 	4587 	4407 	659 	109 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130968 	711774 	189398 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83819 	29610 	77509 	323502 	246922 	266819 	4066 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37336 	293745 	270507 	17726 	103 	1 	0 	2 	9 	37 	927 	9107 	19435 	44586 	99238 	169875 	69553 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	1420 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        28        17        20        30        32        32        32        36        36        29        36        33        32        32        37 
dram[1]:        31        32        37        28        23        18        30        26        33        36        29        22        38        32        44        47 
dram[2]:        50        34        30        34        27        24        32        32        37        30        31        27        36        40        46        33 
dram[3]:        25        25        44        42        22        25        33        28        30        23        20        22        32        33        35        35 
dram[4]:        32        31        36        33        28        30        33        32        33        35        26        22        34        40        36        34 
dram[5]:        35        24        47        44        22        26        30        30        22        25        22        23        32        32        32        33 
maximum service time to same row:
dram[0]:     65672     47285     38231     38537     55760     59748     42374     45641     70723     57113     84881     97578     84463     73171     66172     95536 
dram[1]:     65194     79053     63387     51130     67153     57208     54509     92329     48308     63412     40524     74565     58732     81979    107437     93610 
dram[2]:     35471     44609     42451     59017     48697     59852     59619     49359     58275     45683     62293     93436     44275     54921    136767     99574 
dram[3]:     46588     83724     95406     57192     58057     40224     41600     38206     44519     42128     84557     57273     44475    120925     70238     70046 
dram[4]:     57108     45765     46822     84669     67897     79522     83706     65524     49312     49327     56743     57918    112050     94851     76654     92568 
dram[5]:     75956     62000    116486     78884    133819     49547     43263     51559     66073     51326     56621     37846     64027     81699    134694    138120 
average row accesses per activate:
dram[0]:  3.575269  3.544601  3.212121  3.451163  4.154362  4.411347  3.423424  3.378261  4.266272  4.549707  3.464088  3.133005  4.043859  3.793651  6.819672  5.706666 
dram[1]:  3.869110  3.777778  3.536697  3.466063  3.630208  3.048673  3.003623  3.327869  3.287500  3.757009  3.402913  3.319797  3.589552  3.869231  5.543210  7.285714 
dram[2]:  3.479263  3.536585  3.548544  4.070270  3.609468  4.163399  4.126437  4.393064  3.956757  3.876923  3.320197  2.970085  4.427273  4.617647  6.522388  5.972222 
dram[3]:  3.111111  3.266094  3.954315  3.555024  3.323232  4.329114  3.748815  3.404762  3.412500  3.094862  2.640927  2.617424  3.827068  4.330435  6.189189  5.149426 
dram[4]:  4.063219  4.059880  3.728723  3.809783  3.725146  3.890244  3.601064  4.012423  4.389535  3.953608  3.519553  3.289618  4.107438  3.901639  8.708333  9.046512 
dram[5]:  3.439815  3.136719  3.075099  3.159664  3.606557  3.471503  4.048649  3.626794  3.199170  3.258475  3.380711  3.051163  4.263158  4.330357  6.369231  6.115942 
average row locality = 62801/16902 = 3.715596
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       492       531       527       531       478       483       602       594       550       569       507       522       432       444       415       426 
dram[1]:       521       542       525       537       526       538       628       629       584       589       539       517       454       462       447       459 
dram[2]:       524       513       514       523       468       494       554       582       556       580       549       573       458       444       434       426 
dram[3]:       534       534       533       518       491       509       598       560       601       589       542       542       472       456       456       445 
dram[4]:       511       495       504       502       490       492       538       520       571       580       520       496       457       439       418       389 
dram[5]:       533       551       570       543       500       513       573       582       583       573       540       528       455       454       412       422 
total reads: 49426
bank skew: 629/389 = 1.62
chip skew: 8497/7922 = 1.07
number of total write accesses:
dram[0]:       173       224       215       211       141       139       158       183       171       209       120       114        29        34         1         2 
dram[1]:       218       240       246       229       171       151       201       183       205       215       162       137        27        41         2         0 
dram[2]:       231       212       217       230       142       143       164       178       176       176       125       122        29        27         3         4 
dram[3]:       222       227       246       225       167       175       193       155       218       194       142       149        37        42         2         3 
dram[4]:       196       183       197       199       147       146       139       126       184       187       110       106        40        37         0         0 
dram[5]:       210       252       208       209       160       157       176       176       188       196       126       128        31        31         2         0 
total reads: 13375
min_bank_accesses = 0!
chip skew: 2428/1997 = 1.22
average mf latency per bank:
dram[0]:       2975      2667      3053      3063      3705      3669      3222      3040      3055      2898      6600      6691     14135     13588     21473     21239
dram[1]:       2741      2703      3020      3134      3450      3568      3061      3169      2995      2944      5938      6852     13745     13553     20685     20814
dram[2]:       2739      2796      3065      2958      3861      3737      3303      3185      3168      3176      6274      6545     13538     14770     20892     21818
dram[3]:       2812      2627      2926      3050      3522      3427      3166      3382      2810      2834      6199      6154     13091     13537     20515     20778
dram[4]:       3734      3014      4169      3195      4870      3731      4784      3689      4016      2885     40918      7359     17820     14541     29393     23836
dram[5]:       2737      2646      2835      3114      3417      3567      3039      3204      2859      3017      6402      6791     13196     14238     21479     21956
maximum mf latency per bank:
dram[0]:        955       869       852       960       928       992       879       953       863       905       908       841       955       928       940      1037
dram[1]:        992       924       938      1010       953       961       951       907       862       915       878       991       981      1016       977       977
dram[2]:        877       907       960       993       932       953       878      1013       883      1000       955       994       862      1095       951       943
dram[3]:       1139      1116       904       973      1038       862      1094       901       936       974       935       946      1064      1074       930       909
dram[4]:        989       957      1112       878      1065      1002      1061       904      1102       913      1120       941      1068      1015      1116       930
dram[5]:        975       920      1126       900       920       842       841       889       898       964       934       953       870      1037       882      1039

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002903 n_nop=987318 n_act=2687 n_pre=2671 n_req=10227 n_rd=8103 n_write=2124 bw_util=0.04079
n_activity=157640 dram_eff=0.2595
bk0: 492a 995260i bk1: 531a 994055i bk2: 527a 993751i bk3: 531a 994229i bk4: 478a 996774i bk5: 483a 996897i bk6: 602a 994254i bk7: 594a 993581i bk8: 550a 995006i bk9: 569a 994605i bk10: 507a 995732i bk11: 522a 995240i bk12: 432a 998295i bk13: 444a 998016i bk14: 415a 1000475i bk15: 426a 1000138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0387685
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002903 n_nop=985914 n_act=3040 n_pre=3024 n_req=10925 n_rd=8497 n_write=2428 bw_util=0.04357
n_activity=174738 dram_eff=0.2501
bk0: 521a 995057i bk1: 542a 994342i bk2: 525a 993857i bk3: 537a 993845i bk4: 526a 995309i bk5: 538a 994686i bk6: 628a 992449i bk7: 629a 993203i bk8: 584a 993315i bk9: 589a 993643i bk10: 539a 994820i bk11: 517a 995155i bk12: 454a 997994i bk13: 462a 998135i bk14: 447a 999870i bk15: 459a 1000535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0389459
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002903 n_nop=987248 n_act=2650 n_pre=2634 n_req=10371 n_rd=8192 n_write=2179 bw_util=0.04136
n_activity=158299 dram_eff=0.2621
bk0: 524a 994158i bk1: 513a 994624i bk2: 514a 994419i bk3: 523a 994384i bk4: 468a 996281i bk5: 494a 996314i bk6: 554a 995365i bk7: 582a 994952i bk8: 556a 995161i bk9: 580a 994832i bk10: 549a 995206i bk11: 573a 994183i bk12: 458a 998463i bk13: 444a 998715i bk14: 434a 1000206i bk15: 426a 1000307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.041679
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002903 n_nop=985974 n_act=3084 n_pre=3068 n_req=10777 n_rd=8380 n_write=2397 bw_util=0.04298
n_activity=174711 dram_eff=0.2467
bk0: 534a 993562i bk1: 534a 993561i bk2: 533a 994299i bk3: 518a 994363i bk4: 491a 995148i bk5: 509a 996205i bk6: 598a 994135i bk7: 560a 994883i bk8: 601a 993229i bk9: 589a 993070i bk10: 542a 993573i bk11: 542a 993348i bk12: 472a 997697i bk13: 456a 998468i bk14: 456a 999993i bk15: 445a 999953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0425953
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002903 n_nop=988082 n_act=2459 n_pre=2443 n_req=9919 n_rd=7922 n_write=1997 bw_util=0.03956
n_activity=153418 dram_eff=0.2586
bk0: 511a 995664i bk1: 495a 995717i bk2: 504a 995194i bk3: 502a 994968i bk4: 490a 995653i bk5: 492a 996042i bk6: 538a 995282i bk7: 520a 995960i bk8: 571a 994862i bk9: 580a 994463i bk10: 520a 995751i bk11: 496a 995926i bk12: 457a 998111i bk13: 439a 998021i bk14: 418a 1000684i bk15: 389a 1000888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0432494
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002903 n_nop=986373 n_act=2982 n_pre=2966 n_req=10582 n_rd=8332 n_write=2250 bw_util=0.04221
n_activity=169850 dram_eff=0.2492
bk0: 533a 994504i bk1: 551a 992755i bk2: 570a 993093i bk3: 543a 993373i bk4: 500a 995273i bk5: 513a 995393i bk6: 573a 994839i bk7: 582a 994433i bk8: 583a 993438i bk9: 573a 993255i bk10: 540a 995418i bk11: 528a 994826i bk12: 455a 998350i bk13: 454a 998644i bk14: 412a 1000411i bk15: 422a 1000372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0405094

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82112, Miss = 4003, Miss_rate = 0.049, Pending_hits = 22, Reservation_fails = 296
L2_cache_bank[1]: Access = 82539, Miss = 4100, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 1
L2_cache_bank[2]: Access = 81974, Miss = 4224, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 108
L2_cache_bank[3]: Access = 83248, Miss = 4273, Miss_rate = 0.051, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[4]: Access = 81733, Miss = 4057, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 40
L2_cache_bank[5]: Access = 82939, Miss = 4135, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[6]: Access = 82708, Miss = 4227, Miss_rate = 0.051, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[7]: Access = 82921, Miss = 4153, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 122489, Miss = 4009, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 337
L2_cache_bank[9]: Access = 83347, Miss = 3913, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 103
L2_cache_bank[10]: Access = 82656, Miss = 4166, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 73
L2_cache_bank[11]: Access = 83581, Miss = 4166, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 1032247
L2_total_cache_misses = 49426
L2_total_cache_miss_rate = 0.0479
L2_total_cache_pending_hits = 168
L2_total_cache_reservation_fails = 961
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 619
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405679
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3510129
icnt_total_pkts_simt_to_mem=1445632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.90204
	minimum = 6
	maximum = 38
Network latency average = 9.18673
	minimum = 6
	maximum = 33
Slowest packet = 2063748
Flit latency average = 7.72211
	minimum = 6
	maximum = 29
Slowest flit = 4953326
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.025382
	minimum = 0.020979 (at node 7)
	maximum = 0.0307692 (at node 23)
Accepted packet rate average = 0.025382
	minimum = 0.020979 (at node 7)
	maximum = 0.0307692 (at node 23)
Injected flit rate average = 0.0761461
	minimum = 0.020979 (at node 7)
	maximum = 0.153846 (at node 23)
Accepted flit rate average= 0.0761461
	minimum = 0.0265734 (at node 21)
	maximum = 0.125874 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.5442 (9 samples)
	minimum = 6 (9 samples)
	maximum = 296 (9 samples)
Network latency average = 21.2512 (9 samples)
	minimum = 6 (9 samples)
	maximum = 245.222 (9 samples)
Flit latency average = 16.0599 (9 samples)
	minimum = 6 (9 samples)
	maximum = 242.333 (9 samples)
Fragmentation average = 0.0299902 (9 samples)
	minimum = 0 (9 samples)
	maximum = 158.667 (9 samples)
Injected packet rate average = 0.052471 (9 samples)
	minimum = 0.0411235 (9 samples)
	maximum = 0.0946245 (9 samples)
Accepted packet rate average = 0.052471 (9 samples)
	minimum = 0.0411235 (9 samples)
	maximum = 0.0946245 (9 samples)
Injected flit rate average = 0.130642 (9 samples)
	minimum = 0.0541843 (9 samples)
	maximum = 0.25488 (9 samples)
Accepted flit rate average = 0.130642 (9 samples)
	minimum = 0.070059 (9 samples)
	maximum = 0.223424 (9 samples)
Injected packet size average = 2.48979 (9 samples)
Accepted packet size average = 2.48979 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 29 sec (389 sec)
gpgpu_simulation_rate = 43212 (inst/sec)
gpgpu_simulation_rate = 1953 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 387572.812500 (ms)
Result stored in result.txt
