
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.520817                       # Number of seconds simulated
sim_ticks                                520816837000                       # Number of ticks simulated
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106291                       # Simulator instruction rate (inst/s)
host_tick_rate                               32127421                       # Simulator tick rate (ticks/s)
host_mem_usage                                 257992                       # Number of bytes of host memory used
host_seconds                                 16210.98                       # Real time elapsed on the host
sim_insts                                  1723073899                       # Number of instructions simulated
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   46                       # Number of system calls
system.cpu.numCycles                       1041633675                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                316759816                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted          259210728                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect           18340703                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups             279172110                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                252354125                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                 20423833                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                3592                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles          314505496                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     2269650018                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   316759816                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          272777958                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     507209823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles               102718581                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              118023116                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           378                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                 301735103                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               6341301                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1020560450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.475963                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.020968                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                513350682     50.30%     50.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 37274170      3.65%     53.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 66826624      6.55%     60.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 71750061      7.03%     67.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 48900197      4.79%     72.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 61148306      5.99%     78.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 56009489      5.49%     83.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 19114722      1.87%     85.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                146186199     14.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1020560450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.304099                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.178933                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                345277471                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             100386253                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 476244724                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              17831036                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               80820966                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             48621536                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   684                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             2461002046                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2293                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               80820966                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                367852317                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                46560982                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          20161                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 470070702                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              55235322                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             2399093241                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 19112                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7084037                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              41612105                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents                5                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          2375633121                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           11077295262                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups      11077294016                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1246                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1706320031                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                669313040                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                859                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            852                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 115610874                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            649413230                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           228367203                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads         119305836                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores        109745450                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 2270974746                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 855                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                2053846795                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4950214                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       542412841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined   1352419496                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            388                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1020560450                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.012470                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.816171                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           295638482     28.97%     28.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           162908535     15.96%     44.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           186570916     18.28%     63.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           146485651     14.35%     77.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           124092307     12.16%     89.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            60745284      5.95%     95.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            32474390      3.18%     98.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             9761593      0.96%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1883292      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1020560450                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1886665      8.33%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    129      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               20021118     88.41%     96.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                736661      3.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1258507909     61.28%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1049624      0.05%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            601998559     29.31%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           192290687      9.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2053846795                       # Type of FU issued
system.cpu.iq.rate                           1.971755                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    22644573                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011025                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         5155848613                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        2816902201                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1979021508                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 207                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                208                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           87                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             2076491261                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     107                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         49405456                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    163486436                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       194823                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation      3514757                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     53520135                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        451218                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               80820966                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                21846614                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1532145                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          2271045706                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           6454862                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             649413230                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            228367203                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                782                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 463327                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 64846                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents        3514757                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       18903388                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1825622                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             20729010                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            2013025353                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             580460904                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          40821435                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         70105                       # number of nop insts executed
system.cpu.iew.exec_refs                    769390557                       # number of memory reference insts executed
system.cpu.iew.exec_branches                240046376                       # Number of branches executed
system.cpu.iew.exec_stores                  188929653                       # Number of stores executed
system.cpu.iew.exec_rate                     1.932566                       # Inst execution rate
system.cpu.iew.wb_sent                     1991598100                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1979021595                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1304894020                       # num instructions producing a value
system.cpu.iew.wb_consumers                2076228305                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.899921                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628493                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts     1723073917                       # The number of committed instructions
system.cpu.commit.commitSquashedInsts       548129621                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             467                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          18348258                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    939739485                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.833566                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.580985                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    417784524     44.46%     44.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    209332361     22.28%     66.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     89117008      9.48%     76.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     41409082      4.41%     80.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     23428101      2.49%     83.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     30586895      3.25%     86.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     22243111      2.37%     88.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     15532475      1.65%     90.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     90305928      9.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    939739485                       # Number of insts commited each cycle
system.cpu.commit.count                    1723073917                       # Number of instructions committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      660773837                       # Number of memory references committed
system.cpu.commit.loads                     485926781                       # Number of loads committed
system.cpu.commit.membars                          62                       # Number of memory barriers committed
system.cpu.commit.branches                  213462375                       # Number of branches committed
system.cpu.commit.fp_insts                         36                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1536941893                       # Number of committed integer instructions.
system.cpu.commit.function_calls             13665177                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              90305928                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   3120636496                       # The number of ROB reads
system.cpu.rob.rob_writes                  4623496698                       # The number of ROB writes
system.cpu.timesIdled                          989897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        21073225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1723073899                       # Number of Instructions Simulated
system.cpu.committedInsts_total            1723073899                       # Number of Instructions Simulated
system.cpu.cpi                               0.604521                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.604521                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.654203                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.654203                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads              10072525015                       # number of integer regfile reads
system.cpu.int_regfile_writes              1968285521                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        75                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       31                       # number of floating regfile writes
system.cpu.misc_regfile_reads              3013509835                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    146                       # number of misc regfile writes
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.tagsinuse                614.807125                       # Cycle average of tags in use
system.cpu.icache.total_refs                301734075                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    749                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               402849.232310                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0            614.807125                       # Average occupied blocks per context
system.cpu.icache.occ_percent::0             0.300199                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits              301734075                       # number of ReadReq hits
system.cpu.icache.demand_hits               301734075                       # number of demand (read+write) hits
system.cpu.icache.overall_hits              301734075                       # number of overall hits
system.cpu.icache.ReadReq_misses                 1028                       # number of ReadReq misses
system.cpu.icache.demand_misses                  1028                       # number of demand (read+write) misses
system.cpu.icache.overall_misses                 1028                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency       35478500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency        35478500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency       35478500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses          301735103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses           301735103                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses          301735103                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate          0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate           0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate          0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 34512.159533                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 34512.159533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 34512.159533                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits               277                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits                277                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits               277                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses             751                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses              751                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses             751                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency     25803000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency     25803000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency     25803000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate      0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 34358.189081                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 34358.189081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 34358.189081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                9571252                       # number of replacements
system.cpu.dcache.tagsinuse               4088.168167                       # Cycle average of tags in use
system.cpu.dcache.total_refs                683613233                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                9575348                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  71.393043                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             3571196000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0           4088.168167                       # Average occupied blocks per context
system.cpu.dcache.occ_percent::0             0.998088                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits              515943773                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits             167669303                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits               81                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits                72                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits               683613076                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits              683613076                       # number of overall hits
system.cpu.dcache.ReadReq_misses             10432910                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses             4916744                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses              3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses              15349654                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses             15349654                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency   181536100500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency  122414115127                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency       113500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency    303950215627                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency   303950215627                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses          526376683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses         172586047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses           84                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses            72                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses           698962730                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses          698962730                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate          0.019820                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate         0.028489                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate           0.021961                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate          0.021961                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 17400.332266                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 24897.394521                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency 37833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency 19801.763325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 19801.763325                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    267203110                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       176500                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             90930                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs  2938.558342                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 22062.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks                  3128377                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits           2750280                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits          3024025                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits            5774305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits           5774305                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses         7682630                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses        1892719                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses          9575349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses         9575349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency  90548331000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency  45239706866                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency 135788037866                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency 135788037866                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.014595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate     0.010967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate      0.013699                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate     0.013699                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11786.111136                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23901.966888                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 14181.001430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 14181.001430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements               2927724                       # number of replacements
system.cpu.l2cache.tagsinuse             26806.292865                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                 7851539                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs               2955046                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                  2.656994                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle          103976307500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0         15984.419596                       # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1         10821.873269                       # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0            0.487806                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1            0.330257                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits               5655745                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits             3128377                       # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits              980223                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits                6635968                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits               6635968                       # number of overall hits
system.cpu.l2cache.ReadReq_misses             2027633                       # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses                1                       # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses            912497                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses              2940130                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses             2940130                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency   69565462000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency  31656932500                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency   101222394500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency  101222394500                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses           7683378                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses         3128377                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses              1                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses         1892720                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses            9576098                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses           9576098                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate         0.263899                       # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate             1                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate       0.482109                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate          0.307028                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate         0.307028                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34308.704780                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 34692.642825                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34427.863564                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34427.863564                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs     56270500                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs             6598                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs  8528.417702                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks                 1217507                       # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits               12                       # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits                12                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits               12                       # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses        2027621                       # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses            1                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses       912497                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses         2940118                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses        2940118                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency  63172977500                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency        32000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency  28814369500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency  91987347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency  91987347000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate     0.263897                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate            1                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.482109                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate     0.307027                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate     0.307027                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31156.205967                       # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency        32000                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31577.495049                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31286.957530                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31286.957530                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
