library verilog;
use verilog.vl_types.all;
entity final_project is
    port(
        Clk             : in     vl_logic;
        Left            : in     vl_logic;
        Right           : in     vl_logic;
        Start           : in     vl_logic;
        Reset           : in     vl_logic;
        Enter           : in     vl_logic;
        q_Initial       : out    vl_logic;
        q_Check         : out    vl_logic;
        q_P1_Win        : out    vl_logic;
        q_P2_Win        : out    vl_logic;
        q_Draw          : out    vl_logic;
        player          : in     vl_logic;
        p1Win           : out    vl_logic;
        p2Win           : out    vl_logic;
        draw            : out    vl_logic
    );
end final_project;
