Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4e480d490dad48f387ac8ed4c193243b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dp_tb_behav xil_defaultlib.dp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'addr' [C:/Users/Quint/Downloads/mile4.sv:108]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [F:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/new/memory_system.sv:93]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 5 for port 'addra' [F:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/new/memory_system.sv:94]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Quint/Downloads/mile4.sv" Line 22. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Quint/Downloads/rf.sv" Line 10. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/new/alu.sv" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/new/memory_system.sv" Line 4. Module memory_system doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.memory_system
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.dp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dp_tb_behav
