#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8014.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n8013.in[2] (.names)                                           0.743     9.413
n_n8013.out[0] (.names)                                          0.261     9.674
n_n8014.D[0] (.latch)                                            0.000     9.674
data arrival time                                                          9.674

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8014.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.698


#Path 2
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8006.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n6969.in[2] (.names)                                           0.632     9.302
n_n6969.out[0] (.names)                                          0.261     9.563
n_n8006.D[0] (.latch)                                            0.000     9.563
data arrival time                                                          9.563

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8006.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.563
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.587


#Path 3
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7967.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n7122.in[2] (.names)                                           0.630     9.300
n_n7122.out[0] (.names)                                          0.261     9.561
n_n7967.D[0] (.latch)                                            0.000     9.561
data arrival time                                                          9.561

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7967.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.561
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.585


#Path 4
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9077.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n9076.in[2] (.names)                                           0.630     9.300
n_n9076.out[0] (.names)                                          0.261     9.561
n_n9077.D[0] (.latch)                                            0.000     9.561
data arrival time                                                          9.561

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9077.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.561
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.585


#Path 5
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8468.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2910].in[2] (.names)                                            0.628     8.937
[2910].out[0] (.names)                                           0.261     9.198
n_n8467.in[1] (.names)                                           0.100     9.298
n_n8467.out[0] (.names)                                          0.261     9.559
n_n8468.D[0] (.latch)                                            0.000     9.559
data arrival time                                                          9.559

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8468.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.559
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.582


#Path 6
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8941.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n8940.in[2] (.names)                                           0.623     9.293
n_n8940.out[0] (.names)                                          0.261     9.554
n_n8941.D[0] (.latch)                                            0.000     9.554
data arrival time                                                          9.554

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8941.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.578


#Path 7
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8582.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n7892.in[2] (.names)                                           0.623     9.293
n_n7892.out[0] (.names)                                          0.261     9.554
n_n8582.D[0] (.latch)                                            0.000     9.554
data arrival time                                                          9.554

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8582.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.578


#Path 8
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8584.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n7662.in[2] (.names)                                           0.623     9.293
n_n7662.out[0] (.names)                                          0.261     9.554
n_n8584.D[0] (.latch)                                            0.000     9.554
data arrival time                                                          9.554

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8584.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.578


#Path 9
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8581.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n7593.in[2] (.names)                                           0.623     9.293
n_n7593.out[0] (.names)                                          0.261     9.554
n_n8581.D[0] (.latch)                                            0.000     9.554
data arrival time                                                          9.554

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8581.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.578


#Path 10
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8003.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n7233.in[2] (.names)                                           0.615     9.285
n_n7233.out[0] (.names)                                          0.261     9.546
n_n8003.D[0] (.latch)                                            0.000     9.546
data arrival time                                                          9.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8003.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.569


#Path 11
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8772.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n8771.in[3] (.names)                                           0.888     9.197
n_n8771.out[0] (.names)                                          0.261     9.458
n_n8772.D[0] (.latch)                                            0.000     9.458
data arrival time                                                          9.458

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8772.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.458
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.481


#Path 12
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n6930.in[2] (.names)                                           0.485     9.155
n_n6930.out[0] (.names)                                          0.261     9.416
n_n8583.D[0] (.latch)                                            0.000     9.416
data arrival time                                                          9.416

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.416
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.439


#Path 13
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8005.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n6914.in[2] (.names)                                           0.485     9.155
n_n6914.out[0] (.names)                                          0.261     9.416
n_n8005.D[0] (.latch)                                            0.000     9.416
data arrival time                                                          9.416

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8005.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.416
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.439


#Path 14
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8519.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n8518.in[2] (.names)                                           0.485     9.155
n_n8518.out[0] (.names)                                          0.261     9.416
n_n8519.D[0] (.latch)                                            0.000     9.416
data arrival time                                                          9.416

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8519.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.416
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.439


#Path 15
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8864.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n8863.in[2] (.names)                                           0.485     9.155
n_n8863.out[0] (.names)                                          0.261     9.416
n_n8864.D[0] (.latch)                                            0.000     9.416
data arrival time                                                          9.416

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8864.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.416
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.439


#Path 16
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7971.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n7916.in[2] (.names)                                           0.485     9.155
n_n7916.out[0] (.names)                                          0.261     9.416
n_n7971.D[0] (.latch)                                            0.000     9.416
data arrival time                                                          9.416

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7971.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.416
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.439


#Path 17
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8839.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n8838.in[2] (.names)                                           0.485     9.155
n_n8838.out[0] (.names)                                          0.261     9.416
n_n8839.D[0] (.latch)                                            0.000     9.416
data arrival time                                                          9.416

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8839.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.416
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.439


#Path 18
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8580.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n7838.in[2] (.names)                                           0.485     9.155
n_n7838.out[0] (.names)                                          0.261     9.416
n_n8580.D[0] (.latch)                                            0.000     9.416
data arrival time                                                          9.416

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8580.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.416
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.439


#Path 19
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7236.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n7235.in[2] (.names)                                           0.483     9.154
n_n7235.out[0] (.names)                                          0.261     9.415
n_n7236.D[0] (.latch)                                            0.000     9.415
data arrival time                                                          9.415

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7236.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.415
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.438


#Path 20
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9611.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n9610.in[2] (.names)                                           0.435     9.106
n_n9610.out[0] (.names)                                          0.261     9.367
n_n9611.D[0] (.latch)                                            0.000     9.367
data arrival time                                                          9.367

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9611.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.367
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.390


#Path 21
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8515.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7501.in[3] (.names)                                           0.767     9.076
n_n7501.out[0] (.names)                                          0.261     9.337
n_n8515.D[0] (.latch)                                            0.000     9.337
data arrival time                                                          9.337

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8515.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.360


#Path 22
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8513.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n6938.in[3] (.names)                                           0.767     9.076
n_n6938.out[0] (.names)                                          0.261     9.337
n_n8513.D[0] (.latch)                                            0.000     9.337
data arrival time                                                          9.337

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8513.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.360


#Path 23
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8516.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n8432.in[3] (.names)                                           0.767     9.076
n_n8432.out[0] (.names)                                          0.261     9.337
n_n8516.D[0] (.latch)                                            0.000     9.337
data arrival time                                                          9.337

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8516.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.360


#Path 24
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9629.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[3056].in[2] (.names)                                            0.100     8.409
[3056].out[0] (.names)                                           0.261     8.670
n_n9628.in[1] (.names)                                           0.341     9.011
n_n9628.out[0] (.names)                                          0.261     9.272
n_n9629.D[0] (.latch)                                            0.000     9.272
data arrival time                                                          9.272

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9629.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.272
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.296


#Path 25
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7970.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n7092.in[2] (.names)                                           0.337     9.007
n_n7092.out[0] (.names)                                          0.261     9.268
n_n7970.D[0] (.latch)                                            0.000     9.268
data arrival time                                                          9.268

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7970.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.268
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.291


#Path 26
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9542.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2758].in[2] (.names)                                            0.336     8.645
[2758].out[0] (.names)                                           0.261     8.906
n_n8836.in[1] (.names)                                           0.100     9.006
n_n8836.out[0] (.names)                                          0.261     9.267
n_n9542.D[0] (.latch)                                            0.000     9.267
data arrival time                                                          9.267

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9542.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.267
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.290


#Path 27
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
[2408].in[3] (.names)                                            0.100     7.149
[2408].out[0] (.names)                                           0.261     7.410
n_n7240.in[2] (.names)                                           1.539     8.949
n_n7240.out[0] (.names)                                          0.261     9.210
n_n8227.D[0] (.latch)                                            0.000     9.210
data arrival time                                                          9.210

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.210
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.234


#Path 28
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7887.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[3889].in[3] (.names)                                            0.634     8.045
[3889].out[0] (.names)                                           0.261     8.306
n_n7352.in[1] (.names)                                           0.637     8.942
n_n7352.out[0] (.names)                                          0.261     9.203
n_n7887.D[0] (.latch)                                            0.000     9.203
data arrival time                                                          9.203

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7887.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.203
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.227


#Path 29
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8106.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n8105.in[3] (.names)                                           0.615     8.924
n_n8105.out[0] (.names)                                          0.261     9.185
n_n8106.D[0] (.latch)                                            0.000     9.185
data arrival time                                                          9.185

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8106.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.185
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.208


#Path 30
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8224.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
[2408].in[3] (.names)                                            0.100     7.149
[2408].out[0] (.names)                                           0.261     7.410
n_n6939.in[2] (.names)                                           1.442     8.852
n_n6939.out[0] (.names)                                          0.261     9.113
n_n8224.D[0] (.latch)                                            0.000     9.113
data arrival time                                                          9.113

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8224.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.113
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.137


#Path 31
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9108.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n9107.in[3] (.names)                                           0.468     8.777
n_n9107.out[0] (.names)                                          0.261     9.038
n_n9108.D[0] (.latch)                                            0.000     9.038
data arrival time                                                          9.038

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9108.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.038
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.062


#Path 32
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8512.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7996.in[3] (.names)                                           0.468     8.777
n_n7996.out[0] (.names)                                          0.261     9.038
n_n8512.D[0] (.latch)                                            0.000     9.038
data arrival time                                                          9.038

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8512.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.038
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.062


#Path 33
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8611.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n8610.in[3] (.names)                                           0.468     8.777
n_n8610.out[0] (.names)                                          0.261     9.038
n_n8611.D[0] (.latch)                                            0.000     9.038
data arrival time                                                          9.038

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8611.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.038
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.062


#Path 34
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8004.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[3349].in[2] (.names)                                            0.100     8.409
[3349].out[0] (.names)                                           0.261     8.670
n_n7801.in[1] (.names)                                           0.100     8.770
n_n7801.out[0] (.names)                                          0.261     9.031
n_n8004.D[0] (.latch)                                            0.000     9.031
data arrival time                                                          9.031

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8004.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.055


#Path 35
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9355.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[3188].in[2] (.names)                                            0.100     8.409
[3188].out[0] (.names)                                           0.261     8.670
n_n9354.in[1] (.names)                                           0.100     8.770
n_n9354.out[0] (.names)                                          0.261     9.031
n_n9355.D[0] (.latch)                                            0.000     9.031
data arrival time                                                          9.031

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9355.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.055


#Path 36
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[2404].in[2] (.names)                                            0.100     8.409
[2404].out[0] (.names)                                           0.261     8.670
n_n8207.in[2] (.names)                                           0.100     8.770
n_n8207.out[0] (.names)                                          0.261     9.031
n_n8208.D[0] (.latch)                                            0.000     9.031
data arrival time                                                          9.031

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.055


#Path 37
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8081.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4672].in[1] (.names)                                            0.638     8.048
[4672].out[0] (.names)                                           0.261     8.309
[3481].in[2] (.names)                                            0.100     8.409
[3481].out[0] (.names)                                           0.261     8.670
n_n8080.in[1] (.names)                                           0.100     8.770
n_n8080.out[0] (.names)                                          0.261     9.031
n_n8081.D[0] (.latch)                                            0.000     9.031
data arrival time                                                          9.031

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8081.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.055


#Path 38
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8278.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4323].in[3] (.names)                                            0.717     8.127
[4323].out[0] (.names)                                           0.261     8.388
n_n7168.in[1] (.names)                                           0.339     8.727
n_n7168.out[0] (.names)                                          0.261     8.988
n_n8278.D[0] (.latch)                                            0.000     8.988
data arrival time                                                          8.988

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8278.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.988
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.012


#Path 39
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8333.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4497].in[3] (.names)                                            0.930     8.340
[4497].out[0] (.names)                                           0.261     8.601
n_n8332.in[1] (.names)                                           0.100     8.701
n_n8332.out[0] (.names)                                          0.261     8.962
n_n8333.D[0] (.latch)                                            0.000     8.962
data arrival time                                                          8.962

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8333.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.986


#Path 40
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7204.in[3] (.names)                                           0.339     8.648
n_n7204.out[0] (.names)                                          0.261     8.909
n_n7912.D[0] (.latch)                                            0.000     8.909
data arrival time                                                          8.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7912.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.933


#Path 41
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7935.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7899.in[3] (.names)                                           0.339     8.648
n_n7899.out[0] (.names)                                          0.261     8.909
n_n7935.D[0] (.latch)                                            0.000     8.909
data arrival time                                                          8.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7935.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.933


#Path 42
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9203.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n9202.in[3] (.names)                                           0.339     8.648
n_n9202.out[0] (.names)                                          0.261     8.909
n_n9203.D[0] (.latch)                                            0.000     8.909
data arrival time                                                          8.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9203.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.933


#Path 43
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8425.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n8424.in[3] (.names)                                           0.339     8.648
n_n8424.out[0] (.names)                                          0.261     8.909
n_n8425.D[0] (.latch)                                            0.000     8.909
data arrival time                                                          8.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8425.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.933


#Path 44
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7933.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7084.in[3] (.names)                                           0.339     8.648
n_n7084.out[0] (.names)                                          0.261     8.909
n_n7933.D[0] (.latch)                                            0.000     8.909
data arrival time                                                          8.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7933.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.933


#Path 45
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7913.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7631.in[3] (.names)                                           0.339     8.648
n_n7631.out[0] (.names)                                          0.261     8.909
n_n7913.D[0] (.latch)                                            0.000     8.909
data arrival time                                                          8.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7913.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.933


#Path 46
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7909.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7014.in[3] (.names)                                           0.339     8.648
n_n7014.out[0] (.names)                                          0.261     8.909
n_n7909.D[0] (.latch)                                            0.000     8.909
data arrival time                                                          8.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7909.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.933


#Path 47
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7718.in[3] (.names)                                           0.339     8.648
n_n7718.out[0] (.names)                                          0.261     8.909
n_n7931.D[0] (.latch)                                            0.000     8.909
data arrival time                                                          8.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7931.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.933


#Path 48
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9568.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n9567.in[3] (.names)                                           0.339     8.648
n_n9567.out[0] (.names)                                          0.261     8.909
n_n9568.D[0] (.latch)                                            0.000     8.909
data arrival time                                                          8.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9568.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.933


#Path 49
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8626.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[3792].in[3] (.names)                                            0.786     8.196
[3792].out[0] (.names)                                           0.261     8.457
n_n8625.in[1] (.names)                                           0.100     8.557
n_n8625.out[0] (.names)                                          0.261     8.818
n_n8626.D[0] (.latch)                                            0.000     8.818
data arrival time                                                          8.818

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8626.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.818
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.841


#Path 50
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4142].in[3] (.names)                                            0.786     8.196
[4142].out[0] (.names)                                           0.261     8.457
n_n7594.in[1] (.names)                                           0.100     8.557
n_n7594.out[0] (.names)                                          0.261     8.818
n_n8279.D[0] (.latch)                                            0.000     8.818
data arrival time                                                          8.818

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.818
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.841


#Path 51
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7847.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4124].in[3] (.names)                                            0.782     8.192
[4124].out[0] (.names)                                           0.261     8.453
n_n7551.in[1] (.names)                                           0.100     8.553
n_n7551.out[0] (.names)                                          0.261     8.814
n_n7847.D[0] (.latch)                                            0.000     8.814
data arrival time                                                          8.814

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7847.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.814
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.838


#Path 52
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7889.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4653].in[3] (.names)                                            0.782     8.192
[4653].out[0] (.names)                                           0.261     8.453
n_n6989.in[1] (.names)                                           0.100     8.553
n_n6989.out[0] (.names)                                          0.261     8.814
n_n7889.D[0] (.latch)                                            0.000     8.814
data arrival time                                                          8.814

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7889.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.814
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.838


#Path 53
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7844.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[2475].in[3] (.names)                                            0.485     7.895
[2475].out[0] (.names)                                           0.261     8.156
n_n7295.in[1] (.names)                                           0.336     8.492
n_n7295.out[0] (.names)                                          0.261     8.753
n_n7844.D[0] (.latch)                                            0.000     8.753
data arrival time                                                          8.753

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7844.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.753
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.776


#Path 54
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9613.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4361].in[3] (.names)                                            0.717     8.127
[4361].out[0] (.names)                                           0.261     8.388
n_n9612.in[1] (.names)                                           0.100     8.488
n_n9612.out[0] (.names)                                          0.261     8.749
n_n9613.D[0] (.latch)                                            0.000     8.749
data arrival time                                                          8.749

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9613.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.749
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.773


#Path 55
Startpoint: ndn3_26.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8549.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_26.clk[0] (.latch)                                          0.042     0.042
ndn3_26.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[4931].in[2] (.names)                                            0.792     0.959
[4931].out[0] (.names)                                           0.261     1.220
[16499].in[1] (.names)                                           0.337     1.557
[16499].out[0] (.names)                                          0.261     1.818
n_n8537.in[2] (.names)                                           0.340     2.158
n_n8537.out[0] (.names)                                          0.261     2.419
n_n8706.in[1] (.names)                                           0.338     2.757
n_n8706.out[0] (.names)                                          0.261     3.018
n_n8484.in[1] (.names)                                           0.100     3.118
n_n8484.out[0] (.names)                                          0.261     3.379
n_n8733.in[1] (.names)                                           0.100     3.479
n_n8733.out[0] (.names)                                          0.261     3.740
n_n8431.in[1] (.names)                                           0.471     4.211
n_n8431.out[0] (.names)                                          0.261     4.472
n_n8783.in[1] (.names)                                           0.100     4.572
n_n8783.out[0] (.names)                                          0.261     4.833
n_n8373.in[1] (.names)                                           0.100     4.933
n_n8373.out[0] (.names)                                          0.261     5.194
n_n8820.in[1] (.names)                                           0.100     5.294
n_n8820.out[0] (.names)                                          0.261     5.555
n_n7432.in[1] (.names)                                           0.100     5.655
n_n7432.out[0] (.names)                                          0.261     5.916
n_n8323.in[1] (.names)                                           0.100     6.016
n_n8323.out[0] (.names)                                          0.261     6.277
n_n8353.in[1] (.names)                                           0.340     6.617
n_n8353.out[0] (.names)                                          0.261     6.878
n_n8418.in[1] (.names)                                           0.100     6.978
n_n8418.out[0] (.names)                                          0.261     7.239
n_n8448.in[1] (.names)                                           0.100     7.339
n_n8448.out[0] (.names)                                          0.261     7.600
n_n8521.in[1] (.names)                                           0.100     7.700
n_n8521.out[0] (.names)                                          0.261     7.961
[4028].in[3] (.names)                                            0.100     8.061
[4028].out[0] (.names)                                           0.261     8.322
n_n8548.in[1] (.names)                                           0.100     8.422
n_n8548.out[0] (.names)                                          0.261     8.683
n_n8549.D[0] (.latch)                                            0.000     8.683
data arrival time                                                          8.683

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8549.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.683
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.707


#Path 56
Startpoint: ndn3_26.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_26.clk[0] (.latch)                                          0.042     0.042
ndn3_26.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[4931].in[2] (.names)                                            0.792     0.959
[4931].out[0] (.names)                                           0.261     1.220
[16499].in[1] (.names)                                           0.337     1.557
[16499].out[0] (.names)                                          0.261     1.818
n_n8537.in[2] (.names)                                           0.340     2.158
n_n8537.out[0] (.names)                                          0.261     2.419
n_n8706.in[1] (.names)                                           0.338     2.757
n_n8706.out[0] (.names)                                          0.261     3.018
n_n8484.in[1] (.names)                                           0.100     3.118
n_n8484.out[0] (.names)                                          0.261     3.379
n_n8733.in[1] (.names)                                           0.100     3.479
n_n8733.out[0] (.names)                                          0.261     3.740
n_n8431.in[1] (.names)                                           0.471     4.211
n_n8431.out[0] (.names)                                          0.261     4.472
n_n8783.in[1] (.names)                                           0.100     4.572
n_n8783.out[0] (.names)                                          0.261     4.833
n_n8373.in[1] (.names)                                           0.100     4.933
n_n8373.out[0] (.names)                                          0.261     5.194
n_n8820.in[1] (.names)                                           0.100     5.294
n_n8820.out[0] (.names)                                          0.261     5.555
n_n7432.in[1] (.names)                                           0.100     5.655
n_n7432.out[0] (.names)                                          0.261     5.916
n_n8323.in[1] (.names)                                           0.100     6.016
n_n8323.out[0] (.names)                                          0.261     6.277
n_n8353.in[1] (.names)                                           0.340     6.617
n_n8353.out[0] (.names)                                          0.261     6.878
n_n8418.in[1] (.names)                                           0.100     6.978
n_n8418.out[0] (.names)                                          0.261     7.239
n_n8448.in[1] (.names)                                           0.100     7.339
n_n8448.out[0] (.names)                                          0.261     7.600
n_n8521.in[1] (.names)                                           0.100     7.700
n_n8521.out[0] (.names)                                          0.261     7.961
[2453].in[2] (.names)                                            0.100     8.061
[2453].out[0] (.names)                                           0.261     8.322
n_n7671.in[0] (.names)                                           0.100     8.422
n_n7671.out[0] (.names)                                          0.261     8.683
n_n8557.D[0] (.latch)                                            0.000     8.683
data arrival time                                                          8.683

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.683
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.707


#Path 57
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8282.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4249].in[3] (.names)                                            0.639     8.049
[4249].out[0] (.names)                                           0.261     8.310
n_n7099.in[1] (.names)                                           0.100     8.410
n_n7099.out[0] (.names)                                          0.261     8.671
n_n8282.D[0] (.latch)                                            0.000     8.671
data arrival time                                                          8.671

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8282.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.671
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.695


#Path 58
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8281.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[3621].in[3] (.names)                                            0.639     8.049
[3621].out[0] (.names)                                           0.261     8.310
n_n7562.in[1] (.names)                                           0.100     8.410
n_n7562.out[0] (.names)                                          0.261     8.671
n_n8281.D[0] (.latch)                                            0.000     8.671
data arrival time                                                          8.671

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8281.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.671
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.695


#Path 59
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n8412.in[3] (.names)                                           0.100     8.409
n_n8412.out[0] (.names)                                          0.261     8.670
n_n8514.D[0] (.latch)                                            0.000     8.670
data arrival time                                                          8.670

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.694


#Path 60
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7444.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7443.in[1] (.names)                                           0.100     8.409
n_n7443.out[0] (.names)                                          0.261     8.670
n_n7444.D[0] (.latch)                                            0.000     8.670
data arrival time                                                          8.670

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7444.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.694


#Path 61
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7927.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7367.in[1] (.names)                                           0.100     8.409
n_n7367.out[0] (.names)                                          0.261     8.670
n_n7927.D[0] (.latch)                                            0.000     8.670
data arrival time                                                          8.670

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7927.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.694


#Path 62
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9632.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n9631.in[1] (.names)                                           0.100     8.409
n_n9631.out[0] (.names)                                          0.261     8.670
n_n9632.D[0] (.latch)                                            0.000     8.670
data arrival time                                                          8.670

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9632.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.694


#Path 63
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7910.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7200.in[3] (.names)                                           0.100     8.409
n_n7200.out[0] (.names)                                          0.261     8.670
n_n7910.D[0] (.latch)                                            0.000     8.670
data arrival time                                                          8.670

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7910.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.694


#Path 64
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9586.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n8062.in[3] (.names)                                           0.100     8.409
n_n8062.out[0] (.names)                                          0.261     8.670
n_n9586.D[0] (.latch)                                            0.000     8.670
data arrival time                                                          8.670

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9586.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.694


#Path 65
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7932.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7167.in[1] (.names)                                           0.100     8.409
n_n7167.out[0] (.names)                                          0.261     8.670
n_n7932.D[0] (.latch)                                            0.000     8.670
data arrival time                                                          8.670

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7932.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.694


#Path 66
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7217.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n7186.in[1] (.names)                                           0.100     8.409
n_n7186.out[0] (.names)                                          0.261     8.670
n_n7217.D[0] (.latch)                                            0.000     8.670
data arrival time                                                          8.670

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7217.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.694


#Path 67
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9609.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9633.in[1] (.names)                                           0.638     8.048
n_n9633.out[0] (.names)                                          0.261     8.309
n_n6954.in[1] (.names)                                           0.100     8.409
n_n6954.out[0] (.names)                                          0.261     8.670
n_n9609.D[0] (.latch)                                            0.000     8.670
data arrival time                                                          8.670

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9609.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.694


#Path 68
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7888.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4655].in[3] (.names)                                            0.636     8.046
[4655].out[0] (.names)                                           0.261     8.307
n_n7455.in[1] (.names)                                           0.100     8.407
n_n7455.out[0] (.names)                                          0.261     8.668
n_n7888.D[0] (.latch)                                            0.000     8.668
data arrival time                                                          8.668

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7888.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.668
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.691


#Path 69
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7848.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[3214].in[3] (.names)                                            0.634     8.045
[3214].out[0] (.names)                                           0.261     8.306
n_n7093.in[1] (.names)                                           0.100     8.406
n_n7093.out[0] (.names)                                          0.261     8.667
n_n7848.D[0] (.latch)                                            0.000     8.667
data arrival time                                                          8.667

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7848.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.667
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.690


#Path 70
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[3453].in[3] (.names)                                            0.628     8.038
[3453].out[0] (.names)                                           0.261     8.299
n_n7138.in[1] (.names)                                           0.100     8.399
n_n7138.out[0] (.names)                                          0.261     8.660
n_n7845.D[0] (.latch)                                            0.000     8.660
data arrival time                                                          8.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.684


#Path 71
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9623.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
n_n9622.in[2] (.names)                                           0.930     8.340
n_n9622.out[0] (.names)                                          0.261     8.601
n_n9623.D[0] (.latch)                                            0.000     8.601
data arrival time                                                          8.601

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9623.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.601
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.625


#Path 72
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8957.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
n_n9619.in[1] (.names)                                           0.617     6.583
n_n9619.out[0] (.names)                                          0.261     6.844
n_n8956.in[1] (.names)                                           1.491     8.335
n_n8956.out[0] (.names)                                          0.261     8.596
n_n8957.D[0] (.latch)                                            0.000     8.596
data arrival time                                                          8.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8957.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.620


#Path 73
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8854.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
n_n9619.in[1] (.names)                                           0.617     6.583
n_n9619.out[0] (.names)                                          0.261     6.844
n_n8853.in[1] (.names)                                           1.491     8.335
n_n8853.out[0] (.names)                                          0.261     8.596
n_n8854.D[0] (.latch)                                            0.000     8.596
data arrival time                                                          8.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8854.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.620


#Path 74
Startpoint: ndn3_26.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8449.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_26.clk[0] (.latch)                                          0.042     0.042
ndn3_26.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[4931].in[2] (.names)                                            0.792     0.959
[4931].out[0] (.names)                                           0.261     1.220
[16499].in[1] (.names)                                           0.337     1.557
[16499].out[0] (.names)                                          0.261     1.818
n_n8537.in[2] (.names)                                           0.340     2.158
n_n8537.out[0] (.names)                                          0.261     2.419
n_n8706.in[1] (.names)                                           0.338     2.757
n_n8706.out[0] (.names)                                          0.261     3.018
n_n8484.in[1] (.names)                                           0.100     3.118
n_n8484.out[0] (.names)                                          0.261     3.379
n_n8733.in[1] (.names)                                           0.100     3.479
n_n8733.out[0] (.names)                                          0.261     3.740
n_n8431.in[1] (.names)                                           0.471     4.211
n_n8431.out[0] (.names)                                          0.261     4.472
n_n8783.in[1] (.names)                                           0.100     4.572
n_n8783.out[0] (.names)                                          0.261     4.833
n_n8373.in[1] (.names)                                           0.100     4.933
n_n8373.out[0] (.names)                                          0.261     5.194
n_n8820.in[1] (.names)                                           0.100     5.294
n_n8820.out[0] (.names)                                          0.261     5.555
n_n7432.in[1] (.names)                                           0.100     5.655
n_n7432.out[0] (.names)                                          0.261     5.916
n_n8323.in[1] (.names)                                           0.100     6.016
n_n8323.out[0] (.names)                                          0.261     6.277
n_n8353.in[1] (.names)                                           0.340     6.617
n_n8353.out[0] (.names)                                          0.261     6.878
n_n8418.in[1] (.names)                                           0.100     6.978
n_n8418.out[0] (.names)                                          0.261     7.239
n_n8448.in[1] (.names)                                           0.100     7.339
n_n8448.out[0] (.names)                                          0.261     7.600
[3278].in[3] (.names)                                            0.336     7.936
[3278].out[0] (.names)                                           0.261     8.197
n_n8434.in[1] (.names)                                           0.100     8.297
n_n8434.out[0] (.names)                                          0.261     8.558
n_n8449.D[0] (.latch)                                            0.000     8.558
data arrival time                                                          8.558

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8449.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.581


#Path 75
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
n_n9616.in[0] (.names)                                           0.486     7.174
n_n9616.out[0] (.names)                                          0.261     7.435
n_n7333.in[2] (.names)                                           0.852     8.287
n_n7333.out[0] (.names)                                          0.261     8.548
n_n7334.D[0] (.latch)                                            0.000     8.548
data arrival time                                                          8.548

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.548
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.572


#Path 76
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8758.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4635].in[3] (.names)                                            0.490     7.900
[4635].out[0] (.names)                                           0.261     8.161
n_n8757.in[1] (.names)                                           0.100     8.261
n_n8757.out[0] (.names)                                          0.261     8.522
n_n8758.D[0] (.latch)                                            0.000     8.522
data arrival time                                                          8.522

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8758.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.522
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.546


#Path 77
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9460.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[3140].in[3] (.names)                                            0.490     7.900
[3140].out[0] (.names)                                           0.261     8.161
n_n7237.in[1] (.names)                                           0.100     8.261
n_n7237.out[0] (.names)                                          0.261     8.522
n_n9460.D[0] (.latch)                                            0.000     8.522
data arrival time                                                          8.522

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9460.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.522
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.546


#Path 78
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8277.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[3268].in[3] (.names)                                            0.490     7.900
[3268].out[0] (.names)                                           0.261     8.161
n_n7700.in[1] (.names)                                           0.100     8.261
n_n7700.out[0] (.names)                                          0.261     8.522
n_n8277.D[0] (.latch)                                            0.000     8.522
data arrival time                                                          8.522

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8277.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.522
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.546


#Path 79
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7849.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[3220].in[3] (.names)                                            0.489     7.899
[3220].out[0] (.names)                                           0.261     8.160
n_n7293.in[1] (.names)                                           0.100     8.260
n_n7293.out[0] (.names)                                          0.261     8.521
n_n7849.D[0] (.latch)                                            0.000     8.521
data arrival time                                                          8.521

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7849.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.521
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.545


#Path 80
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8775.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[4761].in[3] (.names)                                            0.489     7.899
[4761].out[0] (.names)                                           0.261     8.160
n_n8774.in[1] (.names)                                           0.100     8.260
n_n8774.out[0] (.names)                                          0.261     8.521
n_n8775.D[0] (.latch)                                            0.000     8.521
data arrival time                                                          8.521

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8775.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.521
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.545


#Path 81
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9508.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
[3052].in[3] (.names)                                            0.633     7.683
[3052].out[0] (.names)                                           0.261     7.944
n_n9507.in[1] (.names)                                           0.314     8.257
n_n9507.out[0] (.names)                                          0.261     8.518
n_n9508.D[0] (.latch)                                            0.000     8.518
data arrival time                                                          8.518

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9508.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.542


#Path 82
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8280.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
n_n7544.in[3] (.names)                                           0.100     7.149
n_n7544.out[0] (.names)                                          0.261     7.410
[2712].in[3] (.names)                                            0.485     7.895
[2712].out[0] (.names)                                           0.261     8.156
n_n7679.in[1] (.names)                                           0.100     8.256
n_n7679.out[0] (.names)                                          0.261     8.517
n_n8280.D[0] (.latch)                                            0.000     8.517
data arrival time                                                          8.517

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8280.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.517
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.540


#Path 83
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7948.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
n_n9619.in[1] (.names)                                           0.617     6.583
n_n9619.out[0] (.names)                                          0.261     6.844
n_n7372.in[1] (.names)                                           1.387     8.231
n_n7372.out[0] (.names)                                          0.261     8.492
n_n7948.D[0] (.latch)                                            0.000     8.492
data arrival time                                                          8.492

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7948.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.492
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.515


#Path 84
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7764.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
n_n9616.in[0] (.names)                                           0.486     7.174
n_n9616.out[0] (.names)                                          0.261     7.435
n_n7009.in[2] (.names)                                           0.777     8.212
n_n7009.out[0] (.names)                                          0.261     8.473
n_n7764.D[0] (.latch)                                            0.000     8.473
data arrival time                                                          8.473

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7764.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.496


#Path 85
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8201.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
n_n9616.in[0] (.names)                                           0.486     7.174
n_n9616.out[0] (.names)                                          0.261     7.435
n_n7169.in[2] (.names)                                           0.774     8.209
n_n7169.out[0] (.names)                                          0.261     8.470
n_n8201.D[0] (.latch)                                            0.000     8.470
data arrival time                                                          8.470

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8201.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.470
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.494


#Path 86
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9019.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
n_n9616.in[0] (.names)                                           0.486     7.174
n_n9616.out[0] (.names)                                          0.261     7.435
n_n9018.in[2] (.names)                                           0.774     8.209
n_n9018.out[0] (.names)                                          0.261     8.470
n_n9019.D[0] (.latch)                                            0.000     8.470
data arrival time                                                          8.470

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9019.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.470
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.494


#Path 87
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7710.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
n_n9616.in[0] (.names)                                           0.486     7.174
n_n9616.out[0] (.names)                                          0.261     7.435
n_n7118.in[2] (.names)                                           0.755     8.190
n_n7118.out[0] (.names)                                          0.261     8.451
n_n7710.D[0] (.latch)                                            0.000     8.451
data arrival time                                                          8.451

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7710.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.451
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.474


#Path 88
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7706.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
n_n9616.in[0] (.names)                                           0.486     7.174
n_n9616.out[0] (.names)                                          0.261     7.435
n_n7445.in[0] (.names)                                           0.755     8.190
n_n7445.out[0] (.names)                                          0.261     8.451
n_n7706.D[0] (.latch)                                            0.000     8.451
data arrival time                                                          8.451

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7706.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.451
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.474


#Path 89
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7708.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
n_n9616.in[0] (.names)                                           0.486     7.174
n_n9616.out[0] (.names)                                          0.261     7.435
n_n7296.in[2] (.names)                                           0.755     8.190
n_n7296.out[0] (.names)                                          0.261     8.451
n_n7708.D[0] (.latch)                                            0.000     8.451
data arrival time                                                          8.451

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7708.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.451
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.474


#Path 90
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7792.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
[2408].in[3] (.names)                                            0.100     7.149
[2408].out[0] (.names)                                           0.261     7.410
n_n7257.in[2] (.names)                                           0.750     8.160
n_n7257.out[0] (.names)                                          0.261     8.421
n_n7792.D[0] (.latch)                                            0.000     8.421
data arrival time                                                          8.421

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7792.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.421
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.445


#Path 91
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8226.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
[2408].in[3] (.names)                                            0.100     7.149
[2408].out[0] (.names)                                           0.261     7.410
n_n7197.in[2] (.names)                                           0.750     8.160
n_n7197.out[0] (.names)                                          0.261     8.421
n_n8226.D[0] (.latch)                                            0.000     8.421
data arrival time                                                          8.421

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8226.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.421
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.445


#Path 92
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9205.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
[2408].in[3] (.names)                                            0.100     7.149
[2408].out[0] (.names)                                           0.261     7.410
n_n9204.in[2] (.names)                                           0.750     8.160
n_n9204.out[0] (.names)                                          0.261     8.421
n_n9205.D[0] (.latch)                                            0.000     8.421
data arrival time                                                          8.421

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9205.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.421
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.445


#Path 93
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8998.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
[2406].in[3] (.names)                                            0.772     7.099
[2406].out[0] (.names)                                           0.261     7.360
n_n8997.in[2] (.names)                                           0.779     8.139
n_n8997.out[0] (.names)                                          0.261     8.400
n_n8998.D[0] (.latch)                                            0.000     8.400
data arrival time                                                          8.400

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8998.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.424


#Path 94
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8980.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
[2406].in[3] (.names)                                            0.772     7.099
[2406].out[0] (.names)                                           0.261     7.360
n_n7060.in[2] (.names)                                           0.779     8.139
n_n7060.out[0] (.names)                                          0.261     8.400
n_n8980.D[0] (.latch)                                            0.000     8.400
data arrival time                                                          8.400

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8980.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.424


#Path 95
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8982.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
[2406].in[3] (.names)                                            0.772     7.099
[2406].out[0] (.names)                                           0.261     7.360
n_n7112.in[2] (.names)                                           0.779     8.139
n_n7112.out[0] (.names)                                          0.261     8.400
n_n8982.D[0] (.latch)                                            0.000     8.400
data arrival time                                                          8.400

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8982.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.424


#Path 96
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9412.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
[5185].in[1] (.names)                                            0.100     6.066
[5185].out[0] (.names)                                           0.261     6.327
n_n7566.in[3] (.names)                                           0.100     6.427
n_n7566.out[0] (.names)                                          0.261     6.688
[5070].in[0] (.names)                                            0.100     6.788
[5070].out[0] (.names)                                           0.261     7.049
[2408].in[3] (.names)                                            0.100     7.149
[2408].out[0] (.names)                                           0.261     7.410
n_n7100.in[2] (.names)                                           0.723     8.134
n_n7100.out[0] (.names)                                          0.261     8.395
n_n9412.D[0] (.latch)                                            0.000     8.395
data arrival time                                                          8.395

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9412.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.395
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.418


#Path 97
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7691.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
n_n9619.in[1] (.names)                                           0.617     6.583
n_n9619.out[0] (.names)                                          0.261     6.844
n_n7385.in[1] (.names)                                           1.266     8.110
n_n7385.out[0] (.names)                                          0.261     8.371
n_n7691.D[0] (.latch)                                            0.000     8.371
data arrival time                                                          8.371

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7691.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.371
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.394


#Path 98
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7694.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
n_n9619.in[1] (.names)                                           0.617     6.583
n_n9619.out[0] (.names)                                          0.261     6.844
n_n7046.in[3] (.names)                                           1.266     8.110
n_n7046.out[0] (.names)                                          0.261     8.371
n_n7694.D[0] (.latch)                                            0.000     8.371
data arrival time                                                          8.371

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7694.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.371
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.394


#Path 99
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8410.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
n_n9619.in[1] (.names)                                           0.617     6.583
n_n9619.out[0] (.names)                                          0.261     6.844
n_n8409.in[3] (.names)                                           1.266     8.110
n_n8409.out[0] (.names)                                          0.261     8.371
n_n8410.D[0] (.latch)                                            0.000     8.371
data arrival time                                                          8.371

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8410.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.371
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.394


#Path 100
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7693.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[5347].in[0] (.names)                                            2.533     2.699
[5347].out[0] (.names)                                           0.261     2.960
[16189].in[2] (.names)                                           0.100     3.060
[16189].out[0] (.names)                                          0.261     3.321
[16197].in[1] (.names)                                           0.100     3.421
[16197].out[0] (.names)                                          0.261     3.682
n_n8953.in[3] (.names)                                           0.339     4.021
n_n8953.out[0] (.names)                                          0.261     4.282
[5339].in[1] (.names)                                            0.340     4.622
[5339].out[0] (.names)                                           0.261     4.883
n_n8028.in[3] (.names)                                           0.100     4.983
n_n8028.out[0] (.names)                                          0.261     5.244
[5311].in[1] (.names)                                            0.100     5.344
[5311].out[0] (.names)                                           0.261     5.605
n_n8019.in[2] (.names)                                           0.100     5.705
n_n8019.out[0] (.names)                                          0.261     5.966
n_n9619.in[1] (.names)                                           0.617     6.583
n_n9619.out[0] (.names)                                          0.261     6.844
n_n7647.in[3] (.names)                                           1.266     8.110
n_n7647.out[0] (.names)                                          0.261     8.371
n_n7693.D[0] (.latch)                                            0.000     8.371
data arrival time                                                          8.371

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7693.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.371
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.394


#End of timing report
