processoraggregation 
aggregating processor free time energy reduction 
aggregating
processor
free
time
energy
reduction
aviral
shrivastava
eugene
earlie
nikil
dutt
alex
nicolau
codes
isss
2005
proceedings
3rd
ieee
acm
ifip
international
conference
hardware
software
codesign
system
synthesis
abstract
even
carefully
tuning
memory
characteristics
application
properties
processor
speed
execution
real
applications
times
processor
stalls
waiting
data
memory
processor
stall
can
used
increase
throughput
temporarily
switching
different
thread
execution
reduce
power
energy
consumption
temporarily
switching
processor
low
power
mode
however
technique
performance
overhead
terms
switching
time
even
though
execution
application
processor
stalled
considerable
amount
time
stall
duration
small
profitably
perform
state
switch
paper
present
code
transformations
aggregate
processor
free
time
experiments
intel
xscale
stream
kernels
show
50
000
processor
cycles
can
aggregated
used
profitably
switch
processor
low
power
mode
show
code
transformations
can
switch
processor
low
power
mode
75
kernel
runtime
achieving
18
processor
energy
savings
multimedia
applications
technique
requires
minimal
architectural
modifications
incurs
negligible
1
performance
loss
center
embedded
computer
systems
department
information
computer
science
university
california
irvine
strategic
cad
labs
intel
corporation
hudson
massachussets
