
Test_Swarm_001_G031K8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000721c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  080072d8  080072d8  000172d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007774  08007774  000200f4  2**0
                  CONTENTS
  4 .ARM          00000008  08007774  08007774  00017774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800777c  0800777c  000200f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800777c  0800777c  0001777c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007780  08007780  00017780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f4  20000000  08007784  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f8  200000f4  08007878  000200f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ec  08007878  000204ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015300  00000000  00000000  0002011c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002af9  00000000  00000000  0003541c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  00037f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001130  00000000  00000000  00039160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000188b8  00000000  00000000  0003a290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014f7f  00000000  00000000  00052b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b25b  00000000  00000000  00067ac7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00102d22  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050d4  00000000  00000000  00102d74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200000f4 	.word	0x200000f4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080072c0 	.word	0x080072c0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200000f8 	.word	0x200000f8
 8000100:	080072c0 	.word	0x080072c0

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	469b      	mov	fp, r3
 800048a:	d433      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048c:	465a      	mov	r2, fp
 800048e:	4653      	mov	r3, sl
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83a      	bhi.n	8000516 <__udivmoddi4+0xc2>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e078      	b.n	8000598 <__udivmoddi4+0x144>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e075      	b.n	800059e <__udivmoddi4+0x14a>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e028      	b.n	800051e <__udivmoddi4+0xca>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	2320      	movs	r3, #32
 80004f8:	1a9b      	subs	r3, r3, r2
 80004fa:	4652      	mov	r2, sl
 80004fc:	40da      	lsrs	r2, r3
 80004fe:	4641      	mov	r1, r8
 8000500:	0013      	movs	r3, r2
 8000502:	464a      	mov	r2, r9
 8000504:	408a      	lsls	r2, r1
 8000506:	0017      	movs	r7, r2
 8000508:	4642      	mov	r2, r8
 800050a:	431f      	orrs	r7, r3
 800050c:	4653      	mov	r3, sl
 800050e:	4093      	lsls	r3, r2
 8000510:	001e      	movs	r6, r3
 8000512:	42af      	cmp	r7, r5
 8000514:	d9c4      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000516:	2200      	movs	r2, #0
 8000518:	2300      	movs	r3, #0
 800051a:	9200      	str	r2, [sp, #0]
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	4643      	mov	r3, r8
 8000520:	2b00      	cmp	r3, #0
 8000522:	d0d9      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000524:	07fb      	lsls	r3, r7, #31
 8000526:	0872      	lsrs	r2, r6, #1
 8000528:	431a      	orrs	r2, r3
 800052a:	4646      	mov	r6, r8
 800052c:	087b      	lsrs	r3, r7, #1
 800052e:	e00e      	b.n	800054e <__udivmoddi4+0xfa>
 8000530:	42ab      	cmp	r3, r5
 8000532:	d101      	bne.n	8000538 <__udivmoddi4+0xe4>
 8000534:	42a2      	cmp	r2, r4
 8000536:	d80c      	bhi.n	8000552 <__udivmoddi4+0xfe>
 8000538:	1aa4      	subs	r4, r4, r2
 800053a:	419d      	sbcs	r5, r3
 800053c:	2001      	movs	r0, #1
 800053e:	1924      	adds	r4, r4, r4
 8000540:	416d      	adcs	r5, r5
 8000542:	2100      	movs	r1, #0
 8000544:	3e01      	subs	r6, #1
 8000546:	1824      	adds	r4, r4, r0
 8000548:	414d      	adcs	r5, r1
 800054a:	2e00      	cmp	r6, #0
 800054c:	d006      	beq.n	800055c <__udivmoddi4+0x108>
 800054e:	42ab      	cmp	r3, r5
 8000550:	d9ee      	bls.n	8000530 <__udivmoddi4+0xdc>
 8000552:	3e01      	subs	r6, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2e00      	cmp	r6, #0
 800055a:	d1f8      	bne.n	800054e <__udivmoddi4+0xfa>
 800055c:	9800      	ldr	r0, [sp, #0]
 800055e:	9901      	ldr	r1, [sp, #4]
 8000560:	465b      	mov	r3, fp
 8000562:	1900      	adds	r0, r0, r4
 8000564:	4169      	adcs	r1, r5
 8000566:	2b00      	cmp	r3, #0
 8000568:	db24      	blt.n	80005b4 <__udivmoddi4+0x160>
 800056a:	002b      	movs	r3, r5
 800056c:	465a      	mov	r2, fp
 800056e:	4644      	mov	r4, r8
 8000570:	40d3      	lsrs	r3, r2
 8000572:	002a      	movs	r2, r5
 8000574:	40e2      	lsrs	r2, r4
 8000576:	001c      	movs	r4, r3
 8000578:	465b      	mov	r3, fp
 800057a:	0015      	movs	r5, r2
 800057c:	2b00      	cmp	r3, #0
 800057e:	db2a      	blt.n	80005d6 <__udivmoddi4+0x182>
 8000580:	0026      	movs	r6, r4
 8000582:	409e      	lsls	r6, r3
 8000584:	0033      	movs	r3, r6
 8000586:	0026      	movs	r6, r4
 8000588:	4647      	mov	r7, r8
 800058a:	40be      	lsls	r6, r7
 800058c:	0032      	movs	r2, r6
 800058e:	1a80      	subs	r0, r0, r2
 8000590:	4199      	sbcs	r1, r3
 8000592:	9000      	str	r0, [sp, #0]
 8000594:	9101      	str	r1, [sp, #4]
 8000596:	e79f      	b.n	80004d8 <__udivmoddi4+0x84>
 8000598:	42a3      	cmp	r3, r4
 800059a:	d8bc      	bhi.n	8000516 <__udivmoddi4+0xc2>
 800059c:	e783      	b.n	80004a6 <__udivmoddi4+0x52>
 800059e:	4642      	mov	r2, r8
 80005a0:	2320      	movs	r3, #32
 80005a2:	2100      	movs	r1, #0
 80005a4:	1a9b      	subs	r3, r3, r2
 80005a6:	2200      	movs	r2, #0
 80005a8:	9100      	str	r1, [sp, #0]
 80005aa:	9201      	str	r2, [sp, #4]
 80005ac:	2201      	movs	r2, #1
 80005ae:	40da      	lsrs	r2, r3
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	e786      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	1a9b      	subs	r3, r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	4646      	mov	r6, r8
 80005be:	409a      	lsls	r2, r3
 80005c0:	0023      	movs	r3, r4
 80005c2:	40f3      	lsrs	r3, r6
 80005c4:	4644      	mov	r4, r8
 80005c6:	4313      	orrs	r3, r2
 80005c8:	002a      	movs	r2, r5
 80005ca:	40e2      	lsrs	r2, r4
 80005cc:	001c      	movs	r4, r3
 80005ce:	465b      	mov	r3, fp
 80005d0:	0015      	movs	r5, r2
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	dad4      	bge.n	8000580 <__udivmoddi4+0x12c>
 80005d6:	4642      	mov	r2, r8
 80005d8:	002f      	movs	r7, r5
 80005da:	2320      	movs	r3, #32
 80005dc:	0026      	movs	r6, r4
 80005de:	4097      	lsls	r7, r2
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	40de      	lsrs	r6, r3
 80005e4:	003b      	movs	r3, r7
 80005e6:	4333      	orrs	r3, r6
 80005e8:	e7cd      	b.n	8000586 <__udivmoddi4+0x132>
 80005ea:	46c0      	nop			; (mov r8, r8)

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000646:	f000 feb5 	bl	80013b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064a:	f000 f957 	bl	80008fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064e:	f000 fab5 	bl	8000bbc <MX_GPIO_Init>
  MX_DMA_Init();
 8000652:	f000 fa95 	bl	8000b80 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000656:	f000 fa45 	bl	8000ae4 <MX_USART1_UART_Init>
  MX_RTC_Init();
 800065a:	f000 f9a5 	bl	80009a8 <MX_RTC_Init>
  MX_TIM14_Init();
 800065e:	f000 fa19 	bl	8000a94 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  __HAL_TIM_CLEAR_IT ( &htim14 , TIM_IT_UPDATE ) ; // żeby nie generować przerwania TIM6 od razu: https://stackoverflow.com/questions/71099885/why-hal-tim-periodelapsedcallback-gets-called-immediately-after-hal-tim-base-sta
 8000662:	4b7c      	ldr	r3, [pc, #496]	; (8000854 <main+0x214>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	2202      	movs	r2, #2
 8000668:	4252      	negs	r2, r2
 800066a:	611a      	str	r2, [r3, #16]
  //HAL_Delay ( 10000 ) ; // Docelowo zostawić 12000s Wait for Swarm boot
  HAL_UARTEx_ReceiveToIdle_DMA ( &huart1 , rx_buff , sizeof ( rx_buff ) ) ;
 800066c:	497a      	ldr	r1, [pc, #488]	; (8000858 <main+0x218>)
 800066e:	4b7b      	ldr	r3, [pc, #492]	; (800085c <main+0x21c>)
 8000670:	22c8      	movs	r2, #200	; 0xc8
 8000672:	0018      	movs	r0, r3
 8000674:	f004 fd64 	bl	8005140 <HAL_UARTEx_ReceiveToIdle_DMA>

  send2swarm_at_command ( cs_at_comm , cs_answer , 1 ) ;
 8000678:	4b79      	ldr	r3, [pc, #484]	; (8000860 <main+0x220>)
 800067a:	6818      	ldr	r0, [r3, #0]
 800067c:	4b79      	ldr	r3, [pc, #484]	; (8000864 <main+0x224>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2201      	movs	r2, #1
 8000682:	0019      	movs	r1, r3
 8000684:	f000 fafa 	bl	8000c7c <send2swarm_at_command>
  if ( checklist == 1 )
 8000688:	4b77      	ldr	r3, [pc, #476]	; (8000868 <main+0x228>)
 800068a:	881b      	ldrh	r3, [r3, #0]
 800068c:	2b01      	cmp	r3, #1
 800068e:	d107      	bne.n	80006a0 <main+0x60>
	  send2swarm_at_command ( rt_0_at_comm , rt_ok_answer , 2 ) ;
 8000690:	4b76      	ldr	r3, [pc, #472]	; (800086c <main+0x22c>)
 8000692:	6818      	ldr	r0, [r3, #0]
 8000694:	4b76      	ldr	r3, [pc, #472]	; (8000870 <main+0x230>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2202      	movs	r2, #2
 800069a:	0019      	movs	r1, r3
 800069c:	f000 faee 	bl	8000c7c <send2swarm_at_command>
  if ( checklist == 2 )
 80006a0:	4b71      	ldr	r3, [pc, #452]	; (8000868 <main+0x228>)
 80006a2:	881b      	ldrh	r3, [r3, #0]
 80006a4:	2b02      	cmp	r3, #2
 80006a6:	d107      	bne.n	80006b8 <main+0x78>
	  send2swarm_at_command ( rt_q_rate_at_comm , rt_0_answer , 3 ) ; // Query RT rate
 80006a8:	4b72      	ldr	r3, [pc, #456]	; (8000874 <main+0x234>)
 80006aa:	6818      	ldr	r0, [r3, #0]
 80006ac:	4b72      	ldr	r3, [pc, #456]	; (8000878 <main+0x238>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	2203      	movs	r2, #3
 80006b2:	0019      	movs	r1, r3
 80006b4:	f000 fae2 	bl	8000c7c <send2swarm_at_command>
  if ( checklist == 3 )
 80006b8:	4b6b      	ldr	r3, [pc, #428]	; (8000868 <main+0x228>)
 80006ba:	881b      	ldrh	r3, [r3, #0]
 80006bc:	2b03      	cmp	r3, #3
 80006be:	d107      	bne.n	80006d0 <main+0x90>
	  send2swarm_at_command ( pw_0_at_comm , pw_ok_answer , 4 ) ;
 80006c0:	4b6e      	ldr	r3, [pc, #440]	; (800087c <main+0x23c>)
 80006c2:	6818      	ldr	r0, [r3, #0]
 80006c4:	4b6e      	ldr	r3, [pc, #440]	; (8000880 <main+0x240>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2204      	movs	r2, #4
 80006ca:	0019      	movs	r1, r3
 80006cc:	f000 fad6 	bl	8000c7c <send2swarm_at_command>
  if ( checklist == 4 )
 80006d0:	4b65      	ldr	r3, [pc, #404]	; (8000868 <main+0x228>)
 80006d2:	881b      	ldrh	r3, [r3, #0]
 80006d4:	2b04      	cmp	r3, #4
 80006d6:	d107      	bne.n	80006e8 <main+0xa8>
	  send2swarm_at_command ( pw_q_rate_at_comm , pw_0_answer , 5 ) ;
 80006d8:	4b6a      	ldr	r3, [pc, #424]	; (8000884 <main+0x244>)
 80006da:	6818      	ldr	r0, [r3, #0]
 80006dc:	4b6a      	ldr	r3, [pc, #424]	; (8000888 <main+0x248>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	2205      	movs	r2, #5
 80006e2:	0019      	movs	r1, r3
 80006e4:	f000 faca 	bl	8000c7c <send2swarm_at_command>
  if ( checklist == 5 )
 80006e8:	4b5f      	ldr	r3, [pc, #380]	; (8000868 <main+0x228>)
 80006ea:	881b      	ldrh	r3, [r3, #0]
 80006ec:	2b05      	cmp	r3, #5
 80006ee:	d107      	bne.n	8000700 <main+0xc0>
	  send2swarm_at_command ( dt_0_at_comm , dt_ok_answer , 6 ) ;
 80006f0:	4b66      	ldr	r3, [pc, #408]	; (800088c <main+0x24c>)
 80006f2:	6818      	ldr	r0, [r3, #0]
 80006f4:	4b66      	ldr	r3, [pc, #408]	; (8000890 <main+0x250>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2206      	movs	r2, #6
 80006fa:	0019      	movs	r1, r3
 80006fc:	f000 fabe 	bl	8000c7c <send2swarm_at_command>
  if ( checklist == 6 )
 8000700:	4b59      	ldr	r3, [pc, #356]	; (8000868 <main+0x228>)
 8000702:	881b      	ldrh	r3, [r3, #0]
 8000704:	2b06      	cmp	r3, #6
 8000706:	d107      	bne.n	8000718 <main+0xd8>
	  send2swarm_at_command ( dt_q_rate_at_comm , dt_0_answer , 7 ) ;
 8000708:	4b62      	ldr	r3, [pc, #392]	; (8000894 <main+0x254>)
 800070a:	6818      	ldr	r0, [r3, #0]
 800070c:	4b62      	ldr	r3, [pc, #392]	; (8000898 <main+0x258>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	2207      	movs	r2, #7
 8000712:	0019      	movs	r1, r3
 8000714:	f000 fab2 	bl	8000c7c <send2swarm_at_command>
  if ( checklist == 7 )
 8000718:	4b53      	ldr	r3, [pc, #332]	; (8000868 <main+0x228>)
 800071a:	881b      	ldrh	r3, [r3, #0]
 800071c:	2b07      	cmp	r3, #7
 800071e:	d107      	bne.n	8000730 <main+0xf0>
	  send2swarm_at_command ( gs_0_at_comm , gs_ok_answer , 8 ) ;
 8000720:	4b5e      	ldr	r3, [pc, #376]	; (800089c <main+0x25c>)
 8000722:	6818      	ldr	r0, [r3, #0]
 8000724:	4b5e      	ldr	r3, [pc, #376]	; (80008a0 <main+0x260>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	2208      	movs	r2, #8
 800072a:	0019      	movs	r1, r3
 800072c:	f000 faa6 	bl	8000c7c <send2swarm_at_command>
  if ( checklist == 8 )
 8000730:	4b4d      	ldr	r3, [pc, #308]	; (8000868 <main+0x228>)
 8000732:	881b      	ldrh	r3, [r3, #0]
 8000734:	2b08      	cmp	r3, #8
 8000736:	d107      	bne.n	8000748 <main+0x108>
	  send2swarm_at_command ( gs_q_rate_at_comm , gs_0_answer , 9 ) ;
 8000738:	4b5a      	ldr	r3, [pc, #360]	; (80008a4 <main+0x264>)
 800073a:	6818      	ldr	r0, [r3, #0]
 800073c:	4b5a      	ldr	r3, [pc, #360]	; (80008a8 <main+0x268>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2209      	movs	r2, #9
 8000742:	0019      	movs	r1, r3
 8000744:	f000 fa9a 	bl	8000c7c <send2swarm_at_command>
  if ( checklist == 9 )
 8000748:	4b47      	ldr	r3, [pc, #284]	; (8000868 <main+0x228>)
 800074a:	881b      	ldrh	r3, [r3, #0]
 800074c:	2b09      	cmp	r3, #9
 800074e:	d107      	bne.n	8000760 <main+0x120>
	  send2swarm_at_command ( gj_0_at_comm , gj_ok_answer , 10 ) ;
 8000750:	4b56      	ldr	r3, [pc, #344]	; (80008ac <main+0x26c>)
 8000752:	6818      	ldr	r0, [r3, #0]
 8000754:	4b56      	ldr	r3, [pc, #344]	; (80008b0 <main+0x270>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	220a      	movs	r2, #10
 800075a:	0019      	movs	r1, r3
 800075c:	f000 fa8e 	bl	8000c7c <send2swarm_at_command>
  if ( checklist == 10 )
 8000760:	4b41      	ldr	r3, [pc, #260]	; (8000868 <main+0x228>)
 8000762:	881b      	ldrh	r3, [r3, #0]
 8000764:	2b0a      	cmp	r3, #10
 8000766:	d107      	bne.n	8000778 <main+0x138>
	  send2swarm_at_command ( gj_q_rate_at_comm , gj_0_answer , 11 ) ;
 8000768:	4b52      	ldr	r3, [pc, #328]	; (80008b4 <main+0x274>)
 800076a:	6818      	ldr	r0, [r3, #0]
 800076c:	4b52      	ldr	r3, [pc, #328]	; (80008b8 <main+0x278>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	220b      	movs	r2, #11
 8000772:	0019      	movs	r1, r3
 8000774:	f000 fa82 	bl	8000c7c <send2swarm_at_command>
  if ( checklist == 11 )
 8000778:	4b3b      	ldr	r3, [pc, #236]	; (8000868 <main+0x228>)
 800077a:	881b      	ldrh	r3, [r3, #0]
 800077c:	2b0b      	cmp	r3, #11
 800077e:	d107      	bne.n	8000790 <main+0x150>
	  send2swarm_at_command ( gn_0_at_comm , gn_ok_answer , 12 ) ;
 8000780:	4b4e      	ldr	r3, [pc, #312]	; (80008bc <main+0x27c>)
 8000782:	6818      	ldr	r0, [r3, #0]
 8000784:	4b4e      	ldr	r3, [pc, #312]	; (80008c0 <main+0x280>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	220c      	movs	r2, #12
 800078a:	0019      	movs	r1, r3
 800078c:	f000 fa76 	bl	8000c7c <send2swarm_at_command>
  if ( checklist == 12 )
 8000790:	4b35      	ldr	r3, [pc, #212]	; (8000868 <main+0x228>)
 8000792:	881b      	ldrh	r3, [r3, #0]
 8000794:	2b0c      	cmp	r3, #12
 8000796:	d107      	bne.n	80007a8 <main+0x168>
	  send2swarm_at_command ( gn_q_rate_at_comm , gn_0_answer , 13 ) ;
 8000798:	4b4a      	ldr	r3, [pc, #296]	; (80008c4 <main+0x284>)
 800079a:	6818      	ldr	r0, [r3, #0]
 800079c:	4b4a      	ldr	r3, [pc, #296]	; (80008c8 <main+0x288>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	220d      	movs	r2, #13
 80007a2:	0019      	movs	r1, r3
 80007a4:	f000 fa6a 	bl	8000c7c <send2swarm_at_command>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if ( checklist == 13 )
 80007a8:	4b2f      	ldr	r3, [pc, #188]	; (8000868 <main+0x228>)
 80007aa:	881b      	ldrh	r3, [r3, #0]
 80007ac:	2b0d      	cmp	r3, #13
 80007ae:	d107      	bne.n	80007c0 <main+0x180>
	  	  send2swarm_at_command ( pw_mostrecent_at_comm , pw_mostrecent_answer , 14 ) ;
 80007b0:	4b46      	ldr	r3, [pc, #280]	; (80008cc <main+0x28c>)
 80007b2:	6818      	ldr	r0, [r3, #0]
 80007b4:	4b46      	ldr	r3, [pc, #280]	; (80008d0 <main+0x290>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	220e      	movs	r2, #14
 80007ba:	0019      	movs	r1, r3
 80007bc:	f000 fa5e 	bl	8000c7c <send2swarm_at_command>
	  HAL_Delay ( 100 ) ;
 80007c0:	2064      	movs	r0, #100	; 0x64
 80007c2:	f000 fe7d 	bl	80014c0 <HAL_Delay>
	  if ( checklist == 14 )
 80007c6:	4b28      	ldr	r3, [pc, #160]	; (8000868 <main+0x228>)
 80007c8:	881b      	ldrh	r3, [r3, #0]
 80007ca:	2b0e      	cmp	r3, #14
 80007cc:	d107      	bne.n	80007de <main+0x19e>
		  send2swarm_at_command ( gn_mostrecent_at_comm , gn_mostrecent_answer , 15 ) ;
 80007ce:	4b41      	ldr	r3, [pc, #260]	; (80008d4 <main+0x294>)
 80007d0:	6818      	ldr	r0, [r3, #0]
 80007d2:	4b41      	ldr	r3, [pc, #260]	; (80008d8 <main+0x298>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	220f      	movs	r2, #15
 80007d8:	0019      	movs	r1, r3
 80007da:	f000 fa4f 	bl	8000c7c <send2swarm_at_command>
	  HAL_Delay ( 100 ) ;
 80007de:	2064      	movs	r0, #100	; 0x64
 80007e0:	f000 fe6e 	bl	80014c0 <HAL_Delay>
	  if ( checklist == 15 )
 80007e4:	4b20      	ldr	r3, [pc, #128]	; (8000868 <main+0x228>)
 80007e6:	881b      	ldrh	r3, [r3, #0]
 80007e8:	2b0f      	cmp	r3, #15
 80007ea:	d107      	bne.n	80007fc <main+0x1bc>
		  send2swarm_at_command ( mt_del_all_at_comm , mt_del_all_answer , 16 ) ;
 80007ec:	4b3b      	ldr	r3, [pc, #236]	; (80008dc <main+0x29c>)
 80007ee:	6818      	ldr	r0, [r3, #0]
 80007f0:	4b3b      	ldr	r3, [pc, #236]	; (80008e0 <main+0x2a0>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	2210      	movs	r2, #16
 80007f6:	0019      	movs	r1, r3
 80007f8:	f000 fa40 	bl	8000c7c <send2swarm_at_command>
	  HAL_Delay ( 100 ) ;
 80007fc:	2064      	movs	r0, #100	; 0x64
 80007fe:	f000 fe5f 	bl	80014c0 <HAL_Delay>
	  if ( checklist == 16 )
 8000802:	4b19      	ldr	r3, [pc, #100]	; (8000868 <main+0x228>)
 8000804:	881b      	ldrh	r3, [r3, #0]
 8000806:	2b10      	cmp	r3, #16
 8000808:	d115      	bne.n	8000836 <main+0x1f6>
	  {
		  //td_payload_buff[0] = 0 ;
		  //strcat ( td_payload_buff , pw_buff ) ;
		  //strcat ( td_payload_buff , gn_buff ) ;
		  snprintf ( td_at_comm , TD_PAYLOAD_BUFF_SIZE , "$TD HD=300,\"%s;%s\"" , pw_buff , gn_buff ) ;
 800080a:	4936      	ldr	r1, [pc, #216]	; (80008e4 <main+0x2a4>)
 800080c:	4a36      	ldr	r2, [pc, #216]	; (80008e8 <main+0x2a8>)
 800080e:	4837      	ldr	r0, [pc, #220]	; (80008ec <main+0x2ac>)
 8000810:	4b37      	ldr	r3, [pc, #220]	; (80008f0 <main+0x2b0>)
 8000812:	9300      	str	r3, [sp, #0]
 8000814:	000b      	movs	r3, r1
 8000816:	215a      	movs	r1, #90	; 0x5a
 8000818:	f004 fd8a 	bl	8005330 <sniprintf>
	  	  send2swarm_at_command ( td_at_comm , td_ok_answer , 17 ) ;
 800081c:	4b35      	ldr	r3, [pc, #212]	; (80008f4 <main+0x2b4>)
 800081e:	6819      	ldr	r1, [r3, #0]
 8000820:	4b32      	ldr	r3, [pc, #200]	; (80008ec <main+0x2ac>)
 8000822:	2211      	movs	r2, #17
 8000824:	0018      	movs	r0, r3
 8000826:	f000 fa29 	bl	8000c7c <send2swarm_at_command>
	  	  pw_buff[0] = 0 ;
 800082a:	4b2e      	ldr	r3, [pc, #184]	; (80008e4 <main+0x2a4>)
 800082c:	2200      	movs	r2, #0
 800082e:	701a      	strb	r2, [r3, #0]
	  	  gn_buff[0] = 0 ;
 8000830:	4b2f      	ldr	r3, [pc, #188]	; (80008f0 <main+0x2b0>)
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]
	  }
	  if ( checklist == 17 )
 8000836:	4b0c      	ldr	r3, [pc, #48]	; (8000868 <main+0x228>)
 8000838:	881b      	ldrh	r3, [r3, #0]
 800083a:	2b11      	cmp	r3, #17
 800083c:	d101      	bne.n	8000842 <main+0x202>
	  {
		  __NOP ();
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	e000      	b.n	8000844 <main+0x204>
		  //HAL_Delay ( 310000) ; // 5min. i 10 sekund obejmujące 5 minut na wysłanie wiadomości
		  //send2swarm_at_command ( sl_3ks_at_comm , sl_ok_answer , 13 ) ; // Swarm sleep for 50 minutes
	  }
	  else
	  {
		  __NOP () ;
 8000842:	46c0      	nop			; (mov r8, r8)
		  //send2swarm_at_command ( sl_3c5ks_at_comm , sl_ok_answer , 13 ) ; // Swarm sleep for 50 minutes
	  }
	  checklist = 13 ;
 8000844:	4b08      	ldr	r3, [pc, #32]	; (8000868 <main+0x228>)
 8000846:	220d      	movs	r2, #13
 8000848:	801a      	strh	r2, [r3, #0]
	  HAL_Delay(3000); // docelowo zamienić na poniższy sleep
 800084a:	4b2b      	ldr	r3, [pc, #172]	; (80008f8 <main+0x2b8>)
 800084c:	0018      	movs	r0, r3
 800084e:	f000 fe37 	bl	80014c0 <HAL_Delay>
	  if ( checklist == 13 )
 8000852:	e7a9      	b.n	80007a8 <main+0x168>
 8000854:	2000013c 	.word	0x2000013c
 8000858:	20000284 	.word	0x20000284
 800085c:	20000188 	.word	0x20000188
 8000860:	20000000 	.word	0x20000000
 8000864:	20000040 	.word	0x20000040
 8000868:	20000278 	.word	0x20000278
 800086c:	20000004 	.word	0x20000004
 8000870:	20000044 	.word	0x20000044
 8000874:	20000008 	.word	0x20000008
 8000878:	20000048 	.word	0x20000048
 800087c:	2000000c 	.word	0x2000000c
 8000880:	2000004c 	.word	0x2000004c
 8000884:	20000010 	.word	0x20000010
 8000888:	20000050 	.word	0x20000050
 800088c:	20000018 	.word	0x20000018
 8000890:	20000058 	.word	0x20000058
 8000894:	2000001c 	.word	0x2000001c
 8000898:	2000005c 	.word	0x2000005c
 800089c:	20000020 	.word	0x20000020
 80008a0:	20000060 	.word	0x20000060
 80008a4:	20000024 	.word	0x20000024
 80008a8:	20000064 	.word	0x20000064
 80008ac:	20000028 	.word	0x20000028
 80008b0:	20000068 	.word	0x20000068
 80008b4:	2000002c 	.word	0x2000002c
 80008b8:	2000006c 	.word	0x2000006c
 80008bc:	20000030 	.word	0x20000030
 80008c0:	20000070 	.word	0x20000070
 80008c4:	20000034 	.word	0x20000034
 80008c8:	20000074 	.word	0x20000074
 80008cc:	20000014 	.word	0x20000014
 80008d0:	20000054 	.word	0x20000054
 80008d4:	20000038 	.word	0x20000038
 80008d8:	20000078 	.word	0x20000078
 80008dc:	2000003c 	.word	0x2000003c
 80008e0:	2000007c 	.word	0x2000007c
 80008e4:	20000448 	.word	0x20000448
 80008e8:	08007448 	.word	0x08007448
 80008ec:	20000474 	.word	0x20000474
 80008f0:	20000450 	.word	0x20000450
 80008f4:	20000080 	.word	0x20000080
 80008f8:	00000bb8 	.word	0x00000bb8

080008fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008fc:	b590      	push	{r4, r7, lr}
 80008fe:	b093      	sub	sp, #76	; 0x4c
 8000900:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000902:	2410      	movs	r4, #16
 8000904:	193b      	adds	r3, r7, r4
 8000906:	0018      	movs	r0, r3
 8000908:	2338      	movs	r3, #56	; 0x38
 800090a:	001a      	movs	r2, r3
 800090c:	2100      	movs	r1, #0
 800090e:	f004 fd07 	bl	8005320 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000912:	003b      	movs	r3, r7
 8000914:	0018      	movs	r0, r3
 8000916:	2310      	movs	r3, #16
 8000918:	001a      	movs	r2, r3
 800091a:	2100      	movs	r1, #0
 800091c:	f004 fd00 	bl	8005320 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000920:	2380      	movs	r3, #128	; 0x80
 8000922:	009b      	lsls	r3, r3, #2
 8000924:	0018      	movs	r0, r3
 8000926:	f001 fb7b 	bl	8002020 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800092a:	f001 fb6b 	bl	8002004 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800092e:	4b1d      	ldr	r3, [pc, #116]	; (80009a4 <SystemClock_Config+0xa8>)
 8000930:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000932:	4b1c      	ldr	r3, [pc, #112]	; (80009a4 <SystemClock_Config+0xa8>)
 8000934:	2118      	movs	r1, #24
 8000936:	438a      	bics	r2, r1
 8000938:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800093a:	193b      	adds	r3, r7, r4
 800093c:	2206      	movs	r2, #6
 800093e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000940:	193b      	adds	r3, r7, r4
 8000942:	2201      	movs	r2, #1
 8000944:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000946:	193b      	adds	r3, r7, r4
 8000948:	2280      	movs	r2, #128	; 0x80
 800094a:	0052      	lsls	r2, r2, #1
 800094c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800094e:	193b      	adds	r3, r7, r4
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000954:	193b      	adds	r3, r7, r4
 8000956:	2240      	movs	r2, #64	; 0x40
 8000958:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800095a:	193b      	adds	r3, r7, r4
 800095c:	2200      	movs	r2, #0
 800095e:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000960:	193b      	adds	r3, r7, r4
 8000962:	0018      	movs	r0, r3
 8000964:	f001 fba8 	bl	80020b8 <HAL_RCC_OscConfig>
 8000968:	1e03      	subs	r3, r0, #0
 800096a:	d001      	beq.n	8000970 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800096c:	f000 fabc 	bl	8000ee8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000970:	003b      	movs	r3, r7
 8000972:	2207      	movs	r2, #7
 8000974:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000976:	003b      	movs	r3, r7
 8000978:	2200      	movs	r2, #0
 800097a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800097c:	003b      	movs	r3, r7
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000982:	003b      	movs	r3, r7
 8000984:	2200      	movs	r2, #0
 8000986:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000988:	003b      	movs	r3, r7
 800098a:	2100      	movs	r1, #0
 800098c:	0018      	movs	r0, r3
 800098e:	f001 fead 	bl	80026ec <HAL_RCC_ClockConfig>
 8000992:	1e03      	subs	r3, r0, #0
 8000994:	d001      	beq.n	800099a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000996:	f000 faa7 	bl	8000ee8 <Error_Handler>
  }
}
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	46bd      	mov	sp, r7
 800099e:	b013      	add	sp, #76	; 0x4c
 80009a0:	bd90      	pop	{r4, r7, pc}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	40021000 	.word	0x40021000

080009a8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80009ae:	1d3b      	adds	r3, r7, #4
 80009b0:	0018      	movs	r0, r3
 80009b2:	2314      	movs	r3, #20
 80009b4:	001a      	movs	r2, r3
 80009b6:	2100      	movs	r1, #0
 80009b8:	f004 fcb2 	bl	8005320 <memset>
  RTC_DateTypeDef sDate = {0};
 80009bc:	003b      	movs	r3, r7
 80009be:	2200      	movs	r2, #0
 80009c0:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80009c2:	4b32      	ldr	r3, [pc, #200]	; (8000a8c <MX_RTC_Init+0xe4>)
 80009c4:	4a32      	ldr	r2, [pc, #200]	; (8000a90 <MX_RTC_Init+0xe8>)
 80009c6:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80009c8:	4b30      	ldr	r3, [pc, #192]	; (8000a8c <MX_RTC_Init+0xe4>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 80009ce:	4b2f      	ldr	r3, [pc, #188]	; (8000a8c <MX_RTC_Init+0xe4>)
 80009d0:	227f      	movs	r2, #127	; 0x7f
 80009d2:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 80009d4:	4b2d      	ldr	r3, [pc, #180]	; (8000a8c <MX_RTC_Init+0xe4>)
 80009d6:	22ff      	movs	r2, #255	; 0xff
 80009d8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80009da:	4b2c      	ldr	r3, [pc, #176]	; (8000a8c <MX_RTC_Init+0xe4>)
 80009dc:	2200      	movs	r2, #0
 80009de:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80009e0:	4b2a      	ldr	r3, [pc, #168]	; (8000a8c <MX_RTC_Init+0xe4>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80009e6:	4b29      	ldr	r3, [pc, #164]	; (8000a8c <MX_RTC_Init+0xe4>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80009ec:	4b27      	ldr	r3, [pc, #156]	; (8000a8c <MX_RTC_Init+0xe4>)
 80009ee:	2280      	movs	r2, #128	; 0x80
 80009f0:	05d2      	lsls	r2, r2, #23
 80009f2:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80009f4:	4b25      	ldr	r3, [pc, #148]	; (8000a8c <MX_RTC_Init+0xe4>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80009fa:	4b24      	ldr	r3, [pc, #144]	; (8000a8c <MX_RTC_Init+0xe4>)
 80009fc:	0018      	movs	r0, r3
 80009fe:	f002 f999 	bl	8002d34 <HAL_RTC_Init>
 8000a02:	1e03      	subs	r3, r0, #0
 8000a04:	d001      	beq.n	8000a0a <MX_RTC_Init+0x62>
  {
    Error_Handler();
 8000a06:	f000 fa6f 	bl	8000ee8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000a0a:	1d3b      	adds	r3, r7, #4
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	2200      	movs	r2, #0
 8000a14:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000a16:	1d3b      	adds	r3, r7, #4
 8000a18:	2200      	movs	r2, #0
 8000a1a:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8000a1c:	1d3b      	adds	r3, r7, #4
 8000a1e:	2200      	movs	r2, #0
 8000a20:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000a22:	1d3b      	adds	r3, r7, #4
 8000a24:	2200      	movs	r2, #0
 8000a26:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000a28:	1d3b      	adds	r3, r7, #4
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a2e:	1d39      	adds	r1, r7, #4
 8000a30:	4b16      	ldr	r3, [pc, #88]	; (8000a8c <MX_RTC_Init+0xe4>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	0018      	movs	r0, r3
 8000a36:	f002 fa1f 	bl	8002e78 <HAL_RTC_SetTime>
 8000a3a:	1e03      	subs	r3, r0, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 8000a3e:	f000 fa53 	bl	8000ee8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000a42:	003b      	movs	r3, r7
 8000a44:	2201      	movs	r2, #1
 8000a46:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000a48:	003b      	movs	r3, r7
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000a4e:	003b      	movs	r3, r7
 8000a50:	2201      	movs	r2, #1
 8000a52:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000a54:	003b      	movs	r3, r7
 8000a56:	2200      	movs	r2, #0
 8000a58:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000a5a:	0039      	movs	r1, r7
 8000a5c:	4b0b      	ldr	r3, [pc, #44]	; (8000a8c <MX_RTC_Init+0xe4>)
 8000a5e:	2201      	movs	r2, #1
 8000a60:	0018      	movs	r0, r3
 8000a62:	f002 fab1 	bl	8002fc8 <HAL_RTC_SetDate>
 8000a66:	1e03      	subs	r3, r0, #0
 8000a68:	d001      	beq.n	8000a6e <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 8000a6a:	f000 fa3d 	bl	8000ee8 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 3600, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8000a6e:	23e1      	movs	r3, #225	; 0xe1
 8000a70:	0119      	lsls	r1, r3, #4
 8000a72:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <MX_RTC_Init+0xe4>)
 8000a74:	2204      	movs	r2, #4
 8000a76:	0018      	movs	r0, r3
 8000a78:	f002 fc0e 	bl	8003298 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000a7c:	1e03      	subs	r3, r0, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8000a80:	f000 fa32 	bl	8000ee8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000a84:	46c0      	nop			; (mov r8, r8)
 8000a86:	46bd      	mov	sp, r7
 8000a88:	b006      	add	sp, #24
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	20000110 	.word	0x20000110
 8000a90:	40002800 	.word	0x40002800

08000a94 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000a98:	4b0e      	ldr	r3, [pc, #56]	; (8000ad4 <MX_TIM14_Init+0x40>)
 8000a9a:	4a0f      	ldr	r2, [pc, #60]	; (8000ad8 <MX_TIM14_Init+0x44>)
 8000a9c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 16000-1;
 8000a9e:	4b0d      	ldr	r3, [pc, #52]	; (8000ad4 <MX_TIM14_Init+0x40>)
 8000aa0:	4a0e      	ldr	r2, [pc, #56]	; (8000adc <MX_TIM14_Init+0x48>)
 8000aa2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa4:	4b0b      	ldr	r3, [pc, #44]	; (8000ad4 <MX_TIM14_Init+0x40>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 2000-1;
 8000aaa:	4b0a      	ldr	r3, [pc, #40]	; (8000ad4 <MX_TIM14_Init+0x40>)
 8000aac:	4a0c      	ldr	r2, [pc, #48]	; (8000ae0 <MX_TIM14_Init+0x4c>)
 8000aae:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ab0:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <MX_TIM14_Init+0x40>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ab6:	4b07      	ldr	r3, [pc, #28]	; (8000ad4 <MX_TIM14_Init+0x40>)
 8000ab8:	2280      	movs	r2, #128	; 0x80
 8000aba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000abc:	4b05      	ldr	r3, [pc, #20]	; (8000ad4 <MX_TIM14_Init+0x40>)
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f002 fcaa 	bl	8003418 <HAL_TIM_Base_Init>
 8000ac4:	1e03      	subs	r3, r0, #0
 8000ac6:	d001      	beq.n	8000acc <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000ac8:	f000 fa0e 	bl	8000ee8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000acc:	46c0      	nop			; (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	46c0      	nop			; (mov r8, r8)
 8000ad4:	2000013c 	.word	0x2000013c
 8000ad8:	40002000 	.word	0x40002000
 8000adc:	00003e7f 	.word	0x00003e7f
 8000ae0:	000007cf 	.word	0x000007cf

08000ae4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ae8:	4b23      	ldr	r3, [pc, #140]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000aea:	4a24      	ldr	r2, [pc, #144]	; (8000b7c <MX_USART1_UART_Init+0x98>)
 8000aec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000aee:	4b22      	ldr	r3, [pc, #136]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000af0:	22e1      	movs	r2, #225	; 0xe1
 8000af2:	0252      	lsls	r2, r2, #9
 8000af4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000af6:	4b20      	ldr	r3, [pc, #128]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000afc:	4b1e      	ldr	r3, [pc, #120]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b02:	4b1d      	ldr	r3, [pc, #116]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b08:	4b1b      	ldr	r3, [pc, #108]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000b0a:	220c      	movs	r2, #12
 8000b0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b0e:	4b1a      	ldr	r3, [pc, #104]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b14:	4b18      	ldr	r3, [pc, #96]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b1a:	4b17      	ldr	r3, [pc, #92]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b20:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b26:	4b14      	ldr	r3, [pc, #80]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b2c:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f002 ff2c 	bl	800398c <HAL_UART_Init>
 8000b34:	1e03      	subs	r3, r0, #0
 8000b36:	d001      	beq.n	8000b3c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b38:	f000 f9d6 	bl	8000ee8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b3c:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000b3e:	2100      	movs	r1, #0
 8000b40:	0018      	movs	r0, r3
 8000b42:	f004 fa7b 	bl	800503c <HAL_UARTEx_SetTxFifoThreshold>
 8000b46:	1e03      	subs	r3, r0, #0
 8000b48:	d001      	beq.n	8000b4e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b4a:	f000 f9cd 	bl	8000ee8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b4e:	4b0a      	ldr	r3, [pc, #40]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000b50:	2100      	movs	r1, #0
 8000b52:	0018      	movs	r0, r3
 8000b54:	f004 fab2 	bl	80050bc <HAL_UARTEx_SetRxFifoThreshold>
 8000b58:	1e03      	subs	r3, r0, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b5c:	f000 f9c4 	bl	8000ee8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b60:	4b05      	ldr	r3, [pc, #20]	; (8000b78 <MX_USART1_UART_Init+0x94>)
 8000b62:	0018      	movs	r0, r3
 8000b64:	f004 fa30 	bl	8004fc8 <HAL_UARTEx_DisableFifoMode>
 8000b68:	1e03      	subs	r3, r0, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b6c:	f000 f9bc 	bl	8000ee8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b70:	46c0      	nop			; (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	46c0      	nop			; (mov r8, r8)
 8000b78:	20000188 	.word	0x20000188
 8000b7c:	40013800 	.word	0x40013800

08000b80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b86:	4b0c      	ldr	r3, [pc, #48]	; (8000bb8 <MX_DMA_Init+0x38>)
 8000b88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b8a:	4b0b      	ldr	r3, [pc, #44]	; (8000bb8 <MX_DMA_Init+0x38>)
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	430a      	orrs	r2, r1
 8000b90:	639a      	str	r2, [r3, #56]	; 0x38
 8000b92:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <MX_DMA_Init+0x38>)
 8000b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b96:	2201      	movs	r2, #1
 8000b98:	4013      	ands	r3, r2
 8000b9a:	607b      	str	r3, [r7, #4]
 8000b9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	2009      	movs	r0, #9
 8000ba4:	f000 fd5c 	bl	8001660 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ba8:	2009      	movs	r0, #9
 8000baa:	f000 fd6e 	bl	800168a <HAL_NVIC_EnableIRQ>

}
 8000bae:	46c0      	nop			; (mov r8, r8)
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	b002      	add	sp, #8
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	46c0      	nop			; (mov r8, r8)
 8000bb8:	40021000 	.word	0x40021000

08000bbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bbc:	b590      	push	{r4, r7, lr}
 8000bbe:	b089      	sub	sp, #36	; 0x24
 8000bc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc2:	240c      	movs	r4, #12
 8000bc4:	193b      	adds	r3, r7, r4
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	2314      	movs	r3, #20
 8000bca:	001a      	movs	r2, r3
 8000bcc:	2100      	movs	r1, #0
 8000bce:	f004 fba7 	bl	8005320 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd2:	4b1a      	ldr	r3, [pc, #104]	; (8000c3c <MX_GPIO_Init+0x80>)
 8000bd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bd6:	4b19      	ldr	r3, [pc, #100]	; (8000c3c <MX_GPIO_Init+0x80>)
 8000bd8:	2104      	movs	r1, #4
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	635a      	str	r2, [r3, #52]	; 0x34
 8000bde:	4b17      	ldr	r3, [pc, #92]	; (8000c3c <MX_GPIO_Init+0x80>)
 8000be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000be2:	2204      	movs	r2, #4
 8000be4:	4013      	ands	r3, r2
 8000be6:	60bb      	str	r3, [r7, #8]
 8000be8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bea:	4b14      	ldr	r3, [pc, #80]	; (8000c3c <MX_GPIO_Init+0x80>)
 8000bec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bee:	4b13      	ldr	r3, [pc, #76]	; (8000c3c <MX_GPIO_Init+0x80>)
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	430a      	orrs	r2, r1
 8000bf4:	635a      	str	r2, [r3, #52]	; 0x34
 8000bf6:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <MX_GPIO_Init+0x80>)
 8000bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_GPIO_Port, GREEN_Pin, GPIO_PIN_RESET);
 8000c02:	4b0f      	ldr	r3, [pc, #60]	; (8000c40 <MX_GPIO_Init+0x84>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	2140      	movs	r1, #64	; 0x40
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f001 f9dd 	bl	8001fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GREEN_Pin */
  GPIO_InitStruct.Pin = GREEN_Pin;
 8000c0e:	0021      	movs	r1, r4
 8000c10:	187b      	adds	r3, r7, r1
 8000c12:	2240      	movs	r2, #64	; 0x40
 8000c14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c16:	187b      	adds	r3, r7, r1
 8000c18:	2201      	movs	r2, #1
 8000c1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	187b      	adds	r3, r7, r1
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c22:	187b      	adds	r3, r7, r1
 8000c24:	2200      	movs	r2, #0
 8000c26:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GREEN_GPIO_Port, &GPIO_InitStruct);
 8000c28:	187b      	adds	r3, r7, r1
 8000c2a:	4a05      	ldr	r2, [pc, #20]	; (8000c40 <MX_GPIO_Init+0x84>)
 8000c2c:	0019      	movs	r1, r3
 8000c2e:	0010      	movs	r0, r2
 8000c30:	f001 f866 	bl	8001d00 <HAL_GPIO_Init>

}
 8000c34:	46c0      	nop			; (mov r8, r8)
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b009      	add	sp, #36	; 0x24
 8000c3a:	bd90      	pop	{r4, r7, pc}
 8000c3c:	40021000 	.word	0x40021000
 8000c40:	50000800 	.word	0x50000800

08000c44 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback ( UART_HandleTypeDef *huart , uint16_t Size )
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	000a      	movs	r2, r1
 8000c4e:	1cbb      	adds	r3, r7, #2
 8000c50:	801a      	strh	r2, [r3, #0]
    if ( huart->Instance == USART1 )
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a06      	ldr	r2, [pc, #24]	; (8000c70 <HAL_UARTEx_RxEventCallback+0x2c>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d105      	bne.n	8000c68 <HAL_UARTEx_RxEventCallback+0x24>
    	HAL_UARTEx_ReceiveToIdle_DMA ( &huart1 , rx_buff , sizeof ( rx_buff ) ) ;
 8000c5c:	4905      	ldr	r1, [pc, #20]	; (8000c74 <HAL_UARTEx_RxEventCallback+0x30>)
 8000c5e:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <HAL_UARTEx_RxEventCallback+0x34>)
 8000c60:	22c8      	movs	r2, #200	; 0xc8
 8000c62:	0018      	movs	r0, r3
 8000c64:	f004 fa6c 	bl	8005140 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000c68:	46c0      	nop			; (mov r8, r8)
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	b002      	add	sp, #8
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40013800 	.word	0x40013800
 8000c74:	20000284 	.word	0x20000284
 8000c78:	20000188 	.word	0x20000188

08000c7c <send2swarm_at_command>:

void send2swarm_at_command ( const char* at_command , const char* answer , uint16_t step )
{
 8000c7c:	b5b0      	push	{r4, r5, r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	60f8      	str	r0, [r7, #12]
 8000c84:	60b9      	str	r1, [r7, #8]
 8000c86:	1dbb      	adds	r3, r7, #6
 8000c88:	801a      	strh	r2, [r3, #0]
	uint32_t temp_tickstart = HAL_GetTick () ; //temp
 8000c8a:	f000 fc0f 	bl	80014ac <HAL_GetTick>
 8000c8e:	0003      	movs	r3, r0
 8000c90:	617b      	str	r3, [r7, #20]
	uint8_t cs = nmea_checksum ( at_command , strlen ( at_command ) ) ;
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	0018      	movs	r0, r3
 8000c96:	f7ff fa35 	bl	8000104 <strlen>
 8000c9a:	0002      	movs	r2, r0
 8000c9c:	2513      	movs	r5, #19
 8000c9e:	197c      	adds	r4, r7, r5
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	0011      	movs	r1, r2
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	f000 f8d3 	bl	8000e50 <nmea_checksum>
 8000caa:	0003      	movs	r3, r0
 8000cac:	7023      	strb	r3, [r4, #0]

	sprintf ( (char*) tx_buff , "%s*%02x\n" , at_command , cs ) ;
 8000cae:	197b      	adds	r3, r7, r5
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	68fa      	ldr	r2, [r7, #12]
 8000cb4:	4931      	ldr	r1, [pc, #196]	; (8000d7c <send2swarm_at_command+0x100>)
 8000cb6:	4832      	ldr	r0, [pc, #200]	; (8000d80 <send2swarm_at_command+0x104>)
 8000cb8:	f004 fb6e 	bl	8005398 <siprintf>
	uart_status = HAL_UART_Transmit ( &huart1 , (const uint8_t *) tx_buff ,  strlen ( (char*) tx_buff ) , UART_TX_TIMEOUT ) ;
 8000cbc:	4b30      	ldr	r3, [pc, #192]	; (8000d80 <send2swarm_at_command+0x104>)
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f7ff fa20 	bl	8000104 <strlen>
 8000cc4:	0003      	movs	r3, r0
 8000cc6:	b29a      	uxth	r2, r3
 8000cc8:	23fa      	movs	r3, #250	; 0xfa
 8000cca:	005b      	lsls	r3, r3, #1
 8000ccc:	492c      	ldr	r1, [pc, #176]	; (8000d80 <send2swarm_at_command+0x104>)
 8000cce:	482d      	ldr	r0, [pc, #180]	; (8000d84 <send2swarm_at_command+0x108>)
 8000cd0:	f002 feb2 	bl	8003a38 <HAL_UART_Transmit>
 8000cd4:	0003      	movs	r3, r0
 8000cd6:	001a      	movs	r2, r3
 8000cd8:	4b2b      	ldr	r3, [pc, #172]	; (8000d88 <send2swarm_at_command+0x10c>)
 8000cda:	701a      	strb	r2, [r3, #0]
	HAL_Delay ( 250 ) ;
 8000cdc:	20fa      	movs	r0, #250	; 0xfa
 8000cde:	f000 fbef 	bl	80014c0 <HAL_Delay>
	waiting_for_answer = 1 ;
 8000ce2:	4b2a      	ldr	r3, [pc, #168]	; (8000d8c <send2swarm_at_command+0x110>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &htim14 ) ;
 8000ce8:	4b29      	ldr	r3, [pc, #164]	; (8000d90 <send2swarm_at_command+0x114>)
 8000cea:	0018      	movs	r0, r3
 8000cec:	f002 fbec 	bl	80034c8 <HAL_TIM_Base_Start_IT>
	while ( waiting_for_answer )
 8000cf0:	e010      	b.n	8000d14 <send2swarm_at_command+0x98>
		if ( strncmp ( (char*) rx_buff , answer , strlen ( answer ) ) == 0 )
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	0018      	movs	r0, r3
 8000cf6:	f7ff fa05 	bl	8000104 <strlen>
 8000cfa:	0002      	movs	r2, r0
 8000cfc:	68b9      	ldr	r1, [r7, #8]
 8000cfe:	4b25      	ldr	r3, [pc, #148]	; (8000d94 <send2swarm_at_command+0x118>)
 8000d00:	0018      	movs	r0, r3
 8000d02:	f004 fbdf 	bl	80054c4 <strncmp>
 8000d06:	1e03      	subs	r3, r0, #0
 8000d08:	d104      	bne.n	8000d14 <send2swarm_at_command+0x98>
		{
			checklist = step ;
 8000d0a:	4b23      	ldr	r3, [pc, #140]	; (8000d98 <send2swarm_at_command+0x11c>)
 8000d0c:	1dba      	adds	r2, r7, #6
 8000d0e:	8812      	ldrh	r2, [r2, #0]
 8000d10:	801a      	strh	r2, [r3, #0]
			break ;
 8000d12:	e003      	b.n	8000d1c <send2swarm_at_command+0xa0>
	while ( waiting_for_answer )
 8000d14:	4b1d      	ldr	r3, [pc, #116]	; (8000d8c <send2swarm_at_command+0x110>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d1ea      	bne.n	8000cf2 <send2swarm_at_command+0x76>
		}
	if ( strncmp ( pw_mostrecent_at_comm , at_command , strlen ( pw_mostrecent_at_comm ) ) == 0 )
 8000d1c:	4b1f      	ldr	r3, [pc, #124]	; (8000d9c <send2swarm_at_command+0x120>)
 8000d1e:	681c      	ldr	r4, [r3, #0]
 8000d20:	4b1e      	ldr	r3, [pc, #120]	; (8000d9c <send2swarm_at_command+0x120>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	0018      	movs	r0, r3
 8000d26:	f7ff f9ed 	bl	8000104 <strlen>
 8000d2a:	0002      	movs	r2, r0
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	0019      	movs	r1, r3
 8000d30:	0020      	movs	r0, r4
 8000d32:	f004 fbc7 	bl	80054c4 <strncmp>
 8000d36:	1e03      	subs	r3, r0, #0
 8000d38:	d101      	bne.n	8000d3e <send2swarm_at_command+0xc2>
		pw2payload () ;
 8000d3a:	f000 f835 	bl	8000da8 <pw2payload>
	if ( strncmp ( gn_mostrecent_at_comm , at_command , strlen ( gn_mostrecent_at_comm ) ) == 0 )
 8000d3e:	4b18      	ldr	r3, [pc, #96]	; (8000da0 <send2swarm_at_command+0x124>)
 8000d40:	681c      	ldr	r4, [r3, #0]
 8000d42:	4b17      	ldr	r3, [pc, #92]	; (8000da0 <send2swarm_at_command+0x124>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	0018      	movs	r0, r3
 8000d48:	f7ff f9dc 	bl	8000104 <strlen>
 8000d4c:	0002      	movs	r2, r0
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	0019      	movs	r1, r3
 8000d52:	0020      	movs	r0, r4
 8000d54:	f004 fbb6 	bl	80054c4 <strncmp>
 8000d58:	1e03      	subs	r3, r0, #0
 8000d5a:	d101      	bne.n	8000d60 <send2swarm_at_command+0xe4>
		gn2payload () ;
 8000d5c:	f000 f84e 	bl	8000dfc <gn2payload>
	rx_buff[0] = 0 ;
 8000d60:	4b0c      	ldr	r3, [pc, #48]	; (8000d94 <send2swarm_at_command+0x118>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	701a      	strb	r2, [r3, #0]
	temp_tick = HAL_GetTick () - temp_tickstart ;
 8000d66:	f000 fba1 	bl	80014ac <HAL_GetTick>
 8000d6a:	0002      	movs	r2, r0
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	1ad2      	subs	r2, r2, r3
 8000d70:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <send2swarm_at_command+0x128>)
 8000d72:	601a      	str	r2, [r3, #0]
}
 8000d74:	46c0      	nop			; (mov r8, r8)
 8000d76:	46bd      	mov	sp, r7
 8000d78:	b006      	add	sp, #24
 8000d7a:	bdb0      	pop	{r4, r5, r7, pc}
 8000d7c:	0800745c 	.word	0x0800745c
 8000d80:	2000034c 	.word	0x2000034c
 8000d84:	20000188 	.word	0x20000188
 8000d88:	20000280 	.word	0x20000280
 8000d8c:	2000027a 	.word	0x2000027a
 8000d90:	2000013c 	.word	0x2000013c
 8000d94:	20000284 	.word	0x20000284
 8000d98:	20000278 	.word	0x20000278
 8000d9c:	20000014 	.word	0x20000014
 8000da0:	20000038 	.word	0x20000038
 8000da4:	2000027c 	.word	0x2000027c

08000da8 <pw2payload>:
void pw2payload ()
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
	chunk = strtok ( (char*) rx_buff , " " ) ;
 8000dac:	4a0d      	ldr	r2, [pc, #52]	; (8000de4 <pw2payload+0x3c>)
 8000dae:	4b0e      	ldr	r3, [pc, #56]	; (8000de8 <pw2payload+0x40>)
 8000db0:	0011      	movs	r1, r2
 8000db2:	0018      	movs	r0, r3
 8000db4:	f004 fb98 	bl	80054e8 <strtok>
 8000db8:	0002      	movs	r2, r0
 8000dba:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <pw2payload+0x44>)
 8000dbc:	601a      	str	r2, [r3, #0]
	chunk = strtok ( NULL , "," ) ;
 8000dbe:	4b0c      	ldr	r3, [pc, #48]	; (8000df0 <pw2payload+0x48>)
 8000dc0:	0019      	movs	r1, r3
 8000dc2:	2000      	movs	r0, #0
 8000dc4:	f004 fb90 	bl	80054e8 <strtok>
 8000dc8:	0002      	movs	r2, r0
 8000dca:	4b08      	ldr	r3, [pc, #32]	; (8000dec <pw2payload+0x44>)
 8000dcc:	601a      	str	r2, [r3, #0]
	sscanf ( (const char *) chunk , "%4s" , pw_buff ) ;
 8000dce:	4b07      	ldr	r3, [pc, #28]	; (8000dec <pw2payload+0x44>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a08      	ldr	r2, [pc, #32]	; (8000df4 <pw2payload+0x4c>)
 8000dd4:	4908      	ldr	r1, [pc, #32]	; (8000df8 <pw2payload+0x50>)
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f004 fafe 	bl	80053d8 <siscanf>
}
 8000ddc:	46c0      	nop			; (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	46c0      	nop			; (mov r8, r8)
 8000de4:	08007468 	.word	0x08007468
 8000de8:	20000284 	.word	0x20000284
 8000dec:	200004d0 	.word	0x200004d0
 8000df0:	0800746c 	.word	0x0800746c
 8000df4:	20000448 	.word	0x20000448
 8000df8:	08007470 	.word	0x08007470

08000dfc <gn2payload>:
void gn2payload ()
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
	chunk = strtok ( (char*) rx_buff , " " ) ;
 8000e00:	4a0d      	ldr	r2, [pc, #52]	; (8000e38 <gn2payload+0x3c>)
 8000e02:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <gn2payload+0x40>)
 8000e04:	0011      	movs	r1, r2
 8000e06:	0018      	movs	r0, r3
 8000e08:	f004 fb6e 	bl	80054e8 <strtok>
 8000e0c:	0002      	movs	r2, r0
 8000e0e:	4b0c      	ldr	r3, [pc, #48]	; (8000e40 <gn2payload+0x44>)
 8000e10:	601a      	str	r2, [r3, #0]
	chunk = strtok ( NULL , "*" ) ;
 8000e12:	4b0c      	ldr	r3, [pc, #48]	; (8000e44 <gn2payload+0x48>)
 8000e14:	0019      	movs	r1, r3
 8000e16:	2000      	movs	r0, #0
 8000e18:	f004 fb66 	bl	80054e8 <strtok>
 8000e1c:	0002      	movs	r2, r0
 8000e1e:	4b08      	ldr	r3, [pc, #32]	; (8000e40 <gn2payload+0x44>)
 8000e20:	601a      	str	r2, [r3, #0]
	sprintf ( (char*) gn_buff , "%s" , chunk ) ;
 8000e22:	4b07      	ldr	r3, [pc, #28]	; (8000e40 <gn2payload+0x44>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	4908      	ldr	r1, [pc, #32]	; (8000e48 <gn2payload+0x4c>)
 8000e28:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <gn2payload+0x50>)
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f004 fab4 	bl	8005398 <siprintf>
}
 8000e30:	46c0      	nop			; (mov r8, r8)
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	08007468 	.word	0x08007468
 8000e3c:	20000284 	.word	0x20000284
 8000e40:	200004d0 	.word	0x200004d0
 8000e44:	08007474 	.word	0x08007474
 8000e48:	08007478 	.word	0x08007478
 8000e4c:	20000450 	.word	0x20000450

08000e50 <nmea_checksum>:
uint8_t nmea_checksum ( const char *sz , size_t len )
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	6039      	str	r1, [r7, #0]
	size_t i = 0 ;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	60fb      	str	r3, [r7, #12]
	uint8_t cs ;
	if ( sz [0] == '$' )
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2b24      	cmp	r3, #36	; 0x24
 8000e64:	d102      	bne.n	8000e6c <nmea_checksum+0x1c>
		i++ ;
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	60fb      	str	r3, [r7, #12]
	for ( cs = 0 ; ( i < len ) && sz [i] ; i++ )
 8000e6c:	230b      	movs	r3, #11
 8000e6e:	18fb      	adds	r3, r7, r3
 8000e70:	2200      	movs	r2, #0
 8000e72:	701a      	strb	r2, [r3, #0]
 8000e74:	e00c      	b.n	8000e90 <nmea_checksum+0x40>
		cs ^= ( (uint8_t) sz [i] ) ;
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	18d3      	adds	r3, r2, r3
 8000e7c:	7819      	ldrb	r1, [r3, #0]
 8000e7e:	220b      	movs	r2, #11
 8000e80:	18bb      	adds	r3, r7, r2
 8000e82:	18ba      	adds	r2, r7, r2
 8000e84:	7812      	ldrb	r2, [r2, #0]
 8000e86:	404a      	eors	r2, r1
 8000e88:	701a      	strb	r2, [r3, #0]
	for ( cs = 0 ; ( i < len ) && sz [i] ; i++ )
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	60fb      	str	r3, [r7, #12]
 8000e90:	68fa      	ldr	r2, [r7, #12]
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d205      	bcs.n	8000ea4 <nmea_checksum+0x54>
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	18d3      	adds	r3, r2, r3
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d1e8      	bne.n	8000e76 <nmea_checksum+0x26>
	return cs;
 8000ea4:	230b      	movs	r3, #11
 8000ea6:	18fb      	adds	r3, r7, r3
 8000ea8:	781b      	ldrb	r3, [r3, #0]
}
 8000eaa:	0018      	movs	r0, r3
 8000eac:	46bd      	mov	sp, r7
 8000eae:	b004      	add	sp, #16
 8000eb0:	bd80      	pop	{r7, pc}
	...

08000eb4 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM14 )
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a06      	ldr	r2, [pc, #24]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d106      	bne.n	8000ed4 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		waiting_for_answer = 0 ;
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT ( &htim14 ) ;
 8000ecc:	4b05      	ldr	r3, [pc, #20]	; (8000ee4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000ece:	0018      	movs	r0, r3
 8000ed0:	f002 fb4e 	bl	8003570 <HAL_TIM_Base_Stop_IT>
	}
}
 8000ed4:	46c0      	nop			; (mov r8, r8)
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	b002      	add	sp, #8
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40002000 	.word	0x40002000
 8000ee0:	2000027a 	.word	0x2000027a
 8000ee4:	2000013c 	.word	0x2000013c

08000ee8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eec:	b672      	cpsid	i
}
 8000eee:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ef0:	e7fe      	b.n	8000ef0 <Error_Handler+0x8>
	...

08000ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000efa:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <HAL_MspInit+0x44>)
 8000efc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000efe:	4b0e      	ldr	r3, [pc, #56]	; (8000f38 <HAL_MspInit+0x44>)
 8000f00:	2101      	movs	r1, #1
 8000f02:	430a      	orrs	r2, r1
 8000f04:	641a      	str	r2, [r3, #64]	; 0x40
 8000f06:	4b0c      	ldr	r3, [pc, #48]	; (8000f38 <HAL_MspInit+0x44>)
 8000f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f12:	4b09      	ldr	r3, [pc, #36]	; (8000f38 <HAL_MspInit+0x44>)
 8000f14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f16:	4b08      	ldr	r3, [pc, #32]	; (8000f38 <HAL_MspInit+0x44>)
 8000f18:	2180      	movs	r1, #128	; 0x80
 8000f1a:	0549      	lsls	r1, r1, #21
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <HAL_MspInit+0x44>)
 8000f22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f24:	2380      	movs	r3, #128	; 0x80
 8000f26:	055b      	lsls	r3, r3, #21
 8000f28:	4013      	ands	r3, r2
 8000f2a:	603b      	str	r3, [r7, #0]
 8000f2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	46bd      	mov	sp, r7
 8000f32:	b002      	add	sp, #8
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	40021000 	.word	0x40021000

08000f3c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000f3c:	b590      	push	{r4, r7, lr}
 8000f3e:	b08f      	sub	sp, #60	; 0x3c
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f44:	2410      	movs	r4, #16
 8000f46:	193b      	adds	r3, r7, r4
 8000f48:	0018      	movs	r0, r3
 8000f4a:	2328      	movs	r3, #40	; 0x28
 8000f4c:	001a      	movs	r2, r3
 8000f4e:	2100      	movs	r1, #0
 8000f50:	f004 f9e6 	bl	8005320 <memset>
  if(hrtc->Instance==RTC)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a19      	ldr	r2, [pc, #100]	; (8000fc0 <HAL_RTC_MspInit+0x84>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d12c      	bne.n	8000fb8 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000f5e:	193b      	adds	r3, r7, r4
 8000f60:	2280      	movs	r2, #128	; 0x80
 8000f62:	0292      	lsls	r2, r2, #10
 8000f64:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000f66:	193b      	adds	r3, r7, r4
 8000f68:	2280      	movs	r2, #128	; 0x80
 8000f6a:	0052      	lsls	r2, r2, #1
 8000f6c:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f6e:	193b      	adds	r3, r7, r4
 8000f70:	0018      	movs	r0, r3
 8000f72:	f001 fd65 	bl	8002a40 <HAL_RCCEx_PeriphCLKConfig>
 8000f76:	1e03      	subs	r3, r0, #0
 8000f78:	d001      	beq.n	8000f7e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000f7a:	f7ff ffb5 	bl	8000ee8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000f7e:	4b11      	ldr	r3, [pc, #68]	; (8000fc4 <HAL_RTC_MspInit+0x88>)
 8000f80:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f82:	4b10      	ldr	r3, [pc, #64]	; (8000fc4 <HAL_RTC_MspInit+0x88>)
 8000f84:	2180      	movs	r1, #128	; 0x80
 8000f86:	0209      	lsls	r1, r1, #8
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000f8c:	4b0d      	ldr	r3, [pc, #52]	; (8000fc4 <HAL_RTC_MspInit+0x88>)
 8000f8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <HAL_RTC_MspInit+0x88>)
 8000f92:	2180      	movs	r1, #128	; 0x80
 8000f94:	00c9      	lsls	r1, r1, #3
 8000f96:	430a      	orrs	r2, r1
 8000f98:	63da      	str	r2, [r3, #60]	; 0x3c
 8000f9a:	4b0a      	ldr	r3, [pc, #40]	; (8000fc4 <HAL_RTC_MspInit+0x88>)
 8000f9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f9e:	2380      	movs	r3, #128	; 0x80
 8000fa0:	00db      	lsls	r3, r3, #3
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	2100      	movs	r1, #0
 8000fac:	2002      	movs	r0, #2
 8000fae:	f000 fb57 	bl	8001660 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	f000 fb69 	bl	800168a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000fb8:	46c0      	nop			; (mov r8, r8)
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	b00f      	add	sp, #60	; 0x3c
 8000fbe:	bd90      	pop	{r4, r7, pc}
 8000fc0:	40002800 	.word	0x40002800
 8000fc4:	40021000 	.word	0x40021000

08000fc8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a0e      	ldr	r2, [pc, #56]	; (8001010 <HAL_TIM_Base_MspInit+0x48>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d115      	bne.n	8001006 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000fda:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <HAL_TIM_Base_MspInit+0x4c>)
 8000fdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fde:	4b0d      	ldr	r3, [pc, #52]	; (8001014 <HAL_TIM_Base_MspInit+0x4c>)
 8000fe0:	2180      	movs	r1, #128	; 0x80
 8000fe2:	0209      	lsls	r1, r1, #8
 8000fe4:	430a      	orrs	r2, r1
 8000fe6:	641a      	str	r2, [r3, #64]	; 0x40
 8000fe8:	4b0a      	ldr	r3, [pc, #40]	; (8001014 <HAL_TIM_Base_MspInit+0x4c>)
 8000fea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fec:	2380      	movs	r3, #128	; 0x80
 8000fee:	021b      	lsls	r3, r3, #8
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	2013      	movs	r0, #19
 8000ffc:	f000 fb30 	bl	8001660 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001000:	2013      	movs	r0, #19
 8001002:	f000 fb42 	bl	800168a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001006:	46c0      	nop			; (mov r8, r8)
 8001008:	46bd      	mov	sp, r7
 800100a:	b004      	add	sp, #16
 800100c:	bd80      	pop	{r7, pc}
 800100e:	46c0      	nop			; (mov r8, r8)
 8001010:	40002000 	.word	0x40002000
 8001014:	40021000 	.word	0x40021000

08001018 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001018:	b590      	push	{r4, r7, lr}
 800101a:	b095      	sub	sp, #84	; 0x54
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001020:	233c      	movs	r3, #60	; 0x3c
 8001022:	18fb      	adds	r3, r7, r3
 8001024:	0018      	movs	r0, r3
 8001026:	2314      	movs	r3, #20
 8001028:	001a      	movs	r2, r3
 800102a:	2100      	movs	r1, #0
 800102c:	f004 f978 	bl	8005320 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001030:	2414      	movs	r4, #20
 8001032:	193b      	adds	r3, r7, r4
 8001034:	0018      	movs	r0, r3
 8001036:	2328      	movs	r3, #40	; 0x28
 8001038:	001a      	movs	r2, r3
 800103a:	2100      	movs	r1, #0
 800103c:	f004 f970 	bl	8005320 <memset>
  if(huart->Instance==USART1)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a3c      	ldr	r2, [pc, #240]	; (8001138 <HAL_UART_MspInit+0x120>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d171      	bne.n	800112e <HAL_UART_MspInit+0x116>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800104a:	193b      	adds	r3, r7, r4
 800104c:	2201      	movs	r2, #1
 800104e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001050:	193b      	adds	r3, r7, r4
 8001052:	2200      	movs	r2, #0
 8001054:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001056:	193b      	adds	r3, r7, r4
 8001058:	0018      	movs	r0, r3
 800105a:	f001 fcf1 	bl	8002a40 <HAL_RCCEx_PeriphCLKConfig>
 800105e:	1e03      	subs	r3, r0, #0
 8001060:	d001      	beq.n	8001066 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001062:	f7ff ff41 	bl	8000ee8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001066:	4b35      	ldr	r3, [pc, #212]	; (800113c <HAL_UART_MspInit+0x124>)
 8001068:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800106a:	4b34      	ldr	r3, [pc, #208]	; (800113c <HAL_UART_MspInit+0x124>)
 800106c:	2180      	movs	r1, #128	; 0x80
 800106e:	01c9      	lsls	r1, r1, #7
 8001070:	430a      	orrs	r2, r1
 8001072:	641a      	str	r2, [r3, #64]	; 0x40
 8001074:	4b31      	ldr	r3, [pc, #196]	; (800113c <HAL_UART_MspInit+0x124>)
 8001076:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001078:	2380      	movs	r3, #128	; 0x80
 800107a:	01db      	lsls	r3, r3, #7
 800107c:	4013      	ands	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001082:	4b2e      	ldr	r3, [pc, #184]	; (800113c <HAL_UART_MspInit+0x124>)
 8001084:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001086:	4b2d      	ldr	r3, [pc, #180]	; (800113c <HAL_UART_MspInit+0x124>)
 8001088:	2101      	movs	r1, #1
 800108a:	430a      	orrs	r2, r1
 800108c:	635a      	str	r2, [r3, #52]	; 0x34
 800108e:	4b2b      	ldr	r3, [pc, #172]	; (800113c <HAL_UART_MspInit+0x124>)
 8001090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001092:	2201      	movs	r2, #1
 8001094:	4013      	ands	r3, r2
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800109a:	213c      	movs	r1, #60	; 0x3c
 800109c:	187b      	adds	r3, r7, r1
 800109e:	22c0      	movs	r2, #192	; 0xc0
 80010a0:	00d2      	lsls	r2, r2, #3
 80010a2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a4:	187b      	adds	r3, r7, r1
 80010a6:	2202      	movs	r2, #2
 80010a8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	187b      	adds	r3, r7, r1
 80010ac:	2200      	movs	r2, #0
 80010ae:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b0:	187b      	adds	r3, r7, r1
 80010b2:	2200      	movs	r2, #0
 80010b4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80010b6:	187b      	adds	r3, r7, r1
 80010b8:	2201      	movs	r2, #1
 80010ba:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010bc:	187a      	adds	r2, r7, r1
 80010be:	23a0      	movs	r3, #160	; 0xa0
 80010c0:	05db      	lsls	r3, r3, #23
 80010c2:	0011      	movs	r1, r2
 80010c4:	0018      	movs	r0, r3
 80010c6:	f000 fe1b 	bl	8001d00 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80010ca:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <HAL_UART_MspInit+0x128>)
 80010cc:	4a1d      	ldr	r2, [pc, #116]	; (8001144 <HAL_UART_MspInit+0x12c>)
 80010ce:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80010d0:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <HAL_UART_MspInit+0x128>)
 80010d2:	2232      	movs	r2, #50	; 0x32
 80010d4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010d6:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <HAL_UART_MspInit+0x128>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010dc:	4b18      	ldr	r3, [pc, #96]	; (8001140 <HAL_UART_MspInit+0x128>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010e2:	4b17      	ldr	r3, [pc, #92]	; (8001140 <HAL_UART_MspInit+0x128>)
 80010e4:	2280      	movs	r2, #128	; 0x80
 80010e6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010e8:	4b15      	ldr	r3, [pc, #84]	; (8001140 <HAL_UART_MspInit+0x128>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010ee:	4b14      	ldr	r3, [pc, #80]	; (8001140 <HAL_UART_MspInit+0x128>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80010f4:	4b12      	ldr	r3, [pc, #72]	; (8001140 <HAL_UART_MspInit+0x128>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010fa:	4b11      	ldr	r3, [pc, #68]	; (8001140 <HAL_UART_MspInit+0x128>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001100:	4b0f      	ldr	r3, [pc, #60]	; (8001140 <HAL_UART_MspInit+0x128>)
 8001102:	0018      	movs	r0, r3
 8001104:	f000 fade 	bl	80016c4 <HAL_DMA_Init>
 8001108:	1e03      	subs	r3, r0, #0
 800110a:	d001      	beq.n	8001110 <HAL_UART_MspInit+0xf8>
    {
      Error_Handler();
 800110c:	f7ff feec 	bl	8000ee8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2180      	movs	r1, #128	; 0x80
 8001114:	4a0a      	ldr	r2, [pc, #40]	; (8001140 <HAL_UART_MspInit+0x128>)
 8001116:	505a      	str	r2, [r3, r1]
 8001118:	4b09      	ldr	r3, [pc, #36]	; (8001140 <HAL_UART_MspInit+0x128>)
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800111e:	2200      	movs	r2, #0
 8001120:	2100      	movs	r1, #0
 8001122:	201b      	movs	r0, #27
 8001124:	f000 fa9c 	bl	8001660 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001128:	201b      	movs	r0, #27
 800112a:	f000 faae 	bl	800168a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800112e:	46c0      	nop			; (mov r8, r8)
 8001130:	46bd      	mov	sp, r7
 8001132:	b015      	add	sp, #84	; 0x54
 8001134:	bd90      	pop	{r4, r7, pc}
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	40013800 	.word	0x40013800
 800113c:	40021000 	.word	0x40021000
 8001140:	2000021c 	.word	0x2000021c
 8001144:	40020008 	.word	0x40020008

08001148 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800114c:	e7fe      	b.n	800114c <NMI_Handler+0x4>

0800114e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001152:	e7fe      	b.n	8001152 <HardFault_Handler+0x4>

08001154 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001158:	46c0      	nop			; (mov r8, r8)
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800116c:	f000 f98c 	bl	8001488 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001170:	46c0      	nop			; (mov r8, r8)
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
	...

08001178 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 800117c:	4b03      	ldr	r3, [pc, #12]	; (800118c <RTC_TAMP_IRQHandler+0x14>)
 800117e:	0018      	movs	r0, r3
 8001180:	f002 f924 	bl	80033cc <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8001184:	46c0      	nop			; (mov r8, r8)
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	20000110 	.word	0x20000110

08001190 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001194:	4b03      	ldr	r3, [pc, #12]	; (80011a4 <DMA1_Channel1_IRQHandler+0x14>)
 8001196:	0018      	movs	r0, r3
 8001198:	f000 fc70 	bl	8001a7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800119c:	46c0      	nop			; (mov r8, r8)
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	2000021c 	.word	0x2000021c

080011a8 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80011ac:	4b03      	ldr	r3, [pc, #12]	; (80011bc <TIM14_IRQHandler+0x14>)
 80011ae:	0018      	movs	r0, r3
 80011b0:	f002 fa0c 	bl	80035cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80011b4:	46c0      	nop			; (mov r8, r8)
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	46c0      	nop			; (mov r8, r8)
 80011bc:	2000013c 	.word	0x2000013c

080011c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011c4:	4b03      	ldr	r3, [pc, #12]	; (80011d4 <USART1_IRQHandler+0x14>)
 80011c6:	0018      	movs	r0, r3
 80011c8:	f002 fcd2 	bl	8003b70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80011cc:	46c0      	nop			; (mov r8, r8)
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	20000188 	.word	0x20000188

080011d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	return 1;
 80011dc:	2301      	movs	r3, #1
}
 80011de:	0018      	movs	r0, r3
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <_kill>:

int _kill(int pid, int sig)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80011ee:	f004 f86d 	bl	80052cc <__errno>
 80011f2:	0003      	movs	r3, r0
 80011f4:	2216      	movs	r2, #22
 80011f6:	601a      	str	r2, [r3, #0]
	return -1;
 80011f8:	2301      	movs	r3, #1
 80011fa:	425b      	negs	r3, r3
}
 80011fc:	0018      	movs	r0, r3
 80011fe:	46bd      	mov	sp, r7
 8001200:	b002      	add	sp, #8
 8001202:	bd80      	pop	{r7, pc}

08001204 <_exit>:

void _exit (int status)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800120c:	2301      	movs	r3, #1
 800120e:	425a      	negs	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	0011      	movs	r1, r2
 8001214:	0018      	movs	r0, r3
 8001216:	f7ff ffe5 	bl	80011e4 <_kill>
	while (1) {}		/* Make sure we hang here */
 800121a:	e7fe      	b.n	800121a <_exit+0x16>

0800121c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	e00a      	b.n	8001244 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800122e:	e000      	b.n	8001232 <_read+0x16>
 8001230:	bf00      	nop
 8001232:	0001      	movs	r1, r0
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	1c5a      	adds	r2, r3, #1
 8001238:	60ba      	str	r2, [r7, #8]
 800123a:	b2ca      	uxtb	r2, r1
 800123c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	3301      	adds	r3, #1
 8001242:	617b      	str	r3, [r7, #20]
 8001244:	697a      	ldr	r2, [r7, #20]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	429a      	cmp	r2, r3
 800124a:	dbf0      	blt.n	800122e <_read+0x12>
	}

return len;
 800124c:	687b      	ldr	r3, [r7, #4]
}
 800124e:	0018      	movs	r0, r3
 8001250:	46bd      	mov	sp, r7
 8001252:	b006      	add	sp, #24
 8001254:	bd80      	pop	{r7, pc}

08001256 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b086      	sub	sp, #24
 800125a:	af00      	add	r7, sp, #0
 800125c:	60f8      	str	r0, [r7, #12]
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001262:	2300      	movs	r3, #0
 8001264:	617b      	str	r3, [r7, #20]
 8001266:	e009      	b.n	800127c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	1c5a      	adds	r2, r3, #1
 800126c:	60ba      	str	r2, [r7, #8]
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	0018      	movs	r0, r3
 8001272:	e000      	b.n	8001276 <_write+0x20>
 8001274:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	3301      	adds	r3, #1
 800127a:	617b      	str	r3, [r7, #20]
 800127c:	697a      	ldr	r2, [r7, #20]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	429a      	cmp	r2, r3
 8001282:	dbf1      	blt.n	8001268 <_write+0x12>
	}
	return len;
 8001284:	687b      	ldr	r3, [r7, #4]
}
 8001286:	0018      	movs	r0, r3
 8001288:	46bd      	mov	sp, r7
 800128a:	b006      	add	sp, #24
 800128c:	bd80      	pop	{r7, pc}

0800128e <_close>:

int _close(int file)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b082      	sub	sp, #8
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
	return -1;
 8001296:	2301      	movs	r3, #1
 8001298:	425b      	negs	r3, r3
}
 800129a:	0018      	movs	r0, r3
 800129c:	46bd      	mov	sp, r7
 800129e:	b002      	add	sp, #8
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
 80012aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	0192      	lsls	r2, r2, #6
 80012b2:	605a      	str	r2, [r3, #4]
	return 0;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	0018      	movs	r0, r3
 80012b8:	46bd      	mov	sp, r7
 80012ba:	b002      	add	sp, #8
 80012bc:	bd80      	pop	{r7, pc}

080012be <_isatty>:

int _isatty(int file)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b082      	sub	sp, #8
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
	return 1;
 80012c6:	2301      	movs	r3, #1
}
 80012c8:	0018      	movs	r0, r3
 80012ca:	46bd      	mov	sp, r7
 80012cc:	b002      	add	sp, #8
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
	return 0;
 80012dc:	2300      	movs	r3, #0
}
 80012de:	0018      	movs	r0, r3
 80012e0:	46bd      	mov	sp, r7
 80012e2:	b004      	add	sp, #16
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012f0:	4a14      	ldr	r2, [pc, #80]	; (8001344 <_sbrk+0x5c>)
 80012f2:	4b15      	ldr	r3, [pc, #84]	; (8001348 <_sbrk+0x60>)
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012fc:	4b13      	ldr	r3, [pc, #76]	; (800134c <_sbrk+0x64>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d102      	bne.n	800130a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001304:	4b11      	ldr	r3, [pc, #68]	; (800134c <_sbrk+0x64>)
 8001306:	4a12      	ldr	r2, [pc, #72]	; (8001350 <_sbrk+0x68>)
 8001308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800130a:	4b10      	ldr	r3, [pc, #64]	; (800134c <_sbrk+0x64>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	18d3      	adds	r3, r2, r3
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	429a      	cmp	r2, r3
 8001316:	d207      	bcs.n	8001328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001318:	f003 ffd8 	bl	80052cc <__errno>
 800131c:	0003      	movs	r3, r0
 800131e:	220c      	movs	r2, #12
 8001320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001322:	2301      	movs	r3, #1
 8001324:	425b      	negs	r3, r3
 8001326:	e009      	b.n	800133c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001328:	4b08      	ldr	r3, [pc, #32]	; (800134c <_sbrk+0x64>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800132e:	4b07      	ldr	r3, [pc, #28]	; (800134c <_sbrk+0x64>)
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	18d2      	adds	r2, r2, r3
 8001336:	4b05      	ldr	r3, [pc, #20]	; (800134c <_sbrk+0x64>)
 8001338:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800133a:	68fb      	ldr	r3, [r7, #12]
}
 800133c:	0018      	movs	r0, r3
 800133e:	46bd      	mov	sp, r7
 8001340:	b006      	add	sp, #24
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20002000 	.word	0x20002000
 8001348:	00000400 	.word	0x00000400
 800134c:	200004d4 	.word	0x200004d4
 8001350:	200004f0 	.word	0x200004f0

08001354 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001358:	46c0      	nop			; (mov r8, r8)
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
	...

08001360 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001360:	480d      	ldr	r0, [pc, #52]	; (8001398 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001362:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001364:	f7ff fff6 	bl	8001354 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001368:	480c      	ldr	r0, [pc, #48]	; (800139c <LoopForever+0x6>)
  ldr r1, =_edata
 800136a:	490d      	ldr	r1, [pc, #52]	; (80013a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800136c:	4a0d      	ldr	r2, [pc, #52]	; (80013a4 <LoopForever+0xe>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001370:	e002      	b.n	8001378 <LoopCopyDataInit>

08001372 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001372:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001374:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001376:	3304      	adds	r3, #4

08001378 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001378:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800137a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800137c:	d3f9      	bcc.n	8001372 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800137e:	4a0a      	ldr	r2, [pc, #40]	; (80013a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001380:	4c0a      	ldr	r4, [pc, #40]	; (80013ac <LoopForever+0x16>)
  movs r3, #0
 8001382:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001384:	e001      	b.n	800138a <LoopFillZerobss>

08001386 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001386:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001388:	3204      	adds	r2, #4

0800138a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800138a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800138c:	d3fb      	bcc.n	8001386 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800138e:	f003 ffa3 	bl	80052d8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001392:	f7ff f955 	bl	8000640 <main>

08001396 <LoopForever>:

LoopForever:
  b LoopForever
 8001396:	e7fe      	b.n	8001396 <LoopForever>
  ldr   r0, =_estack
 8001398:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800139c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013a0:	200000f4 	.word	0x200000f4
  ldr r2, =_sidata
 80013a4:	08007784 	.word	0x08007784
  ldr r2, =_sbss
 80013a8:	200000f4 	.word	0x200000f4
  ldr r4, =_ebss
 80013ac:	200004ec 	.word	0x200004ec

080013b0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013b0:	e7fe      	b.n	80013b0 <ADC1_IRQHandler>
	...

080013b4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013ba:	1dfb      	adds	r3, r7, #7
 80013bc:	2200      	movs	r2, #0
 80013be:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013c0:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <HAL_Init+0x3c>)
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <HAL_Init+0x3c>)
 80013c6:	2180      	movs	r1, #128	; 0x80
 80013c8:	0049      	lsls	r1, r1, #1
 80013ca:	430a      	orrs	r2, r1
 80013cc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013ce:	2000      	movs	r0, #0
 80013d0:	f000 f810 	bl	80013f4 <HAL_InitTick>
 80013d4:	1e03      	subs	r3, r0, #0
 80013d6:	d003      	beq.n	80013e0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80013d8:	1dfb      	adds	r3, r7, #7
 80013da:	2201      	movs	r2, #1
 80013dc:	701a      	strb	r2, [r3, #0]
 80013de:	e001      	b.n	80013e4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80013e0:	f7ff fd88 	bl	8000ef4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013e4:	1dfb      	adds	r3, r7, #7
 80013e6:	781b      	ldrb	r3, [r3, #0]
}
 80013e8:	0018      	movs	r0, r3
 80013ea:	46bd      	mov	sp, r7
 80013ec:	b002      	add	sp, #8
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40022000 	.word	0x40022000

080013f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013f4:	b590      	push	{r4, r7, lr}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80013fc:	230f      	movs	r3, #15
 80013fe:	18fb      	adds	r3, r7, r3
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001404:	4b1d      	ldr	r3, [pc, #116]	; (800147c <HAL_InitTick+0x88>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d02b      	beq.n	8001464 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800140c:	4b1c      	ldr	r3, [pc, #112]	; (8001480 <HAL_InitTick+0x8c>)
 800140e:	681c      	ldr	r4, [r3, #0]
 8001410:	4b1a      	ldr	r3, [pc, #104]	; (800147c <HAL_InitTick+0x88>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	0019      	movs	r1, r3
 8001416:	23fa      	movs	r3, #250	; 0xfa
 8001418:	0098      	lsls	r0, r3, #2
 800141a:	f7fe fe85 	bl	8000128 <__udivsi3>
 800141e:	0003      	movs	r3, r0
 8001420:	0019      	movs	r1, r3
 8001422:	0020      	movs	r0, r4
 8001424:	f7fe fe80 	bl	8000128 <__udivsi3>
 8001428:	0003      	movs	r3, r0
 800142a:	0018      	movs	r0, r3
 800142c:	f000 f93d 	bl	80016aa <HAL_SYSTICK_Config>
 8001430:	1e03      	subs	r3, r0, #0
 8001432:	d112      	bne.n	800145a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b03      	cmp	r3, #3
 8001438:	d80a      	bhi.n	8001450 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800143a:	6879      	ldr	r1, [r7, #4]
 800143c:	2301      	movs	r3, #1
 800143e:	425b      	negs	r3, r3
 8001440:	2200      	movs	r2, #0
 8001442:	0018      	movs	r0, r3
 8001444:	f000 f90c 	bl	8001660 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001448:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <HAL_InitTick+0x90>)
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	e00d      	b.n	800146c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001450:	230f      	movs	r3, #15
 8001452:	18fb      	adds	r3, r7, r3
 8001454:	2201      	movs	r2, #1
 8001456:	701a      	strb	r2, [r3, #0]
 8001458:	e008      	b.n	800146c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800145a:	230f      	movs	r3, #15
 800145c:	18fb      	adds	r3, r7, r3
 800145e:	2201      	movs	r2, #1
 8001460:	701a      	strb	r2, [r3, #0]
 8001462:	e003      	b.n	800146c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001464:	230f      	movs	r3, #15
 8001466:	18fb      	adds	r3, r7, r3
 8001468:	2201      	movs	r2, #1
 800146a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800146c:	230f      	movs	r3, #15
 800146e:	18fb      	adds	r3, r7, r3
 8001470:	781b      	ldrb	r3, [r3, #0]
}
 8001472:	0018      	movs	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	b005      	add	sp, #20
 8001478:	bd90      	pop	{r4, r7, pc}
 800147a:	46c0      	nop			; (mov r8, r8)
 800147c:	2000008c 	.word	0x2000008c
 8001480:	20000084 	.word	0x20000084
 8001484:	20000088 	.word	0x20000088

08001488 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800148c:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <HAL_IncTick+0x1c>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	001a      	movs	r2, r3
 8001492:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <HAL_IncTick+0x20>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	18d2      	adds	r2, r2, r3
 8001498:	4b03      	ldr	r3, [pc, #12]	; (80014a8 <HAL_IncTick+0x20>)
 800149a:	601a      	str	r2, [r3, #0]
}
 800149c:	46c0      	nop			; (mov r8, r8)
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	46c0      	nop			; (mov r8, r8)
 80014a4:	2000008c 	.word	0x2000008c
 80014a8:	200004d8 	.word	0x200004d8

080014ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  return uwTick;
 80014b0:	4b02      	ldr	r3, [pc, #8]	; (80014bc <HAL_GetTick+0x10>)
 80014b2:	681b      	ldr	r3, [r3, #0]
}
 80014b4:	0018      	movs	r0, r3
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	46c0      	nop			; (mov r8, r8)
 80014bc:	200004d8 	.word	0x200004d8

080014c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014c8:	f7ff fff0 	bl	80014ac <HAL_GetTick>
 80014cc:	0003      	movs	r3, r0
 80014ce:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	3301      	adds	r3, #1
 80014d8:	d005      	beq.n	80014e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014da:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <HAL_Delay+0x44>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	001a      	movs	r2, r3
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	189b      	adds	r3, r3, r2
 80014e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014e6:	46c0      	nop			; (mov r8, r8)
 80014e8:	f7ff ffe0 	bl	80014ac <HAL_GetTick>
 80014ec:	0002      	movs	r2, r0
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	68fa      	ldr	r2, [r7, #12]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d8f7      	bhi.n	80014e8 <HAL_Delay+0x28>
  {
  }
}
 80014f8:	46c0      	nop			; (mov r8, r8)
 80014fa:	46c0      	nop			; (mov r8, r8)
 80014fc:	46bd      	mov	sp, r7
 80014fe:	b004      	add	sp, #16
 8001500:	bd80      	pop	{r7, pc}
 8001502:	46c0      	nop			; (mov r8, r8)
 8001504:	2000008c 	.word	0x2000008c

08001508 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	0002      	movs	r2, r0
 8001510:	1dfb      	adds	r3, r7, #7
 8001512:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001514:	1dfb      	adds	r3, r7, #7
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b7f      	cmp	r3, #127	; 0x7f
 800151a:	d809      	bhi.n	8001530 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800151c:	1dfb      	adds	r3, r7, #7
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	001a      	movs	r2, r3
 8001522:	231f      	movs	r3, #31
 8001524:	401a      	ands	r2, r3
 8001526:	4b04      	ldr	r3, [pc, #16]	; (8001538 <__NVIC_EnableIRQ+0x30>)
 8001528:	2101      	movs	r1, #1
 800152a:	4091      	lsls	r1, r2
 800152c:	000a      	movs	r2, r1
 800152e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001530:	46c0      	nop			; (mov r8, r8)
 8001532:	46bd      	mov	sp, r7
 8001534:	b002      	add	sp, #8
 8001536:	bd80      	pop	{r7, pc}
 8001538:	e000e100 	.word	0xe000e100

0800153c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800153c:	b590      	push	{r4, r7, lr}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	0002      	movs	r2, r0
 8001544:	6039      	str	r1, [r7, #0]
 8001546:	1dfb      	adds	r3, r7, #7
 8001548:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800154a:	1dfb      	adds	r3, r7, #7
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2b7f      	cmp	r3, #127	; 0x7f
 8001550:	d828      	bhi.n	80015a4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001552:	4a2f      	ldr	r2, [pc, #188]	; (8001610 <__NVIC_SetPriority+0xd4>)
 8001554:	1dfb      	adds	r3, r7, #7
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	b25b      	sxtb	r3, r3
 800155a:	089b      	lsrs	r3, r3, #2
 800155c:	33c0      	adds	r3, #192	; 0xc0
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	589b      	ldr	r3, [r3, r2]
 8001562:	1dfa      	adds	r2, r7, #7
 8001564:	7812      	ldrb	r2, [r2, #0]
 8001566:	0011      	movs	r1, r2
 8001568:	2203      	movs	r2, #3
 800156a:	400a      	ands	r2, r1
 800156c:	00d2      	lsls	r2, r2, #3
 800156e:	21ff      	movs	r1, #255	; 0xff
 8001570:	4091      	lsls	r1, r2
 8001572:	000a      	movs	r2, r1
 8001574:	43d2      	mvns	r2, r2
 8001576:	401a      	ands	r2, r3
 8001578:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	019b      	lsls	r3, r3, #6
 800157e:	22ff      	movs	r2, #255	; 0xff
 8001580:	401a      	ands	r2, r3
 8001582:	1dfb      	adds	r3, r7, #7
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	0018      	movs	r0, r3
 8001588:	2303      	movs	r3, #3
 800158a:	4003      	ands	r3, r0
 800158c:	00db      	lsls	r3, r3, #3
 800158e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001590:	481f      	ldr	r0, [pc, #124]	; (8001610 <__NVIC_SetPriority+0xd4>)
 8001592:	1dfb      	adds	r3, r7, #7
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	b25b      	sxtb	r3, r3
 8001598:	089b      	lsrs	r3, r3, #2
 800159a:	430a      	orrs	r2, r1
 800159c:	33c0      	adds	r3, #192	; 0xc0
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80015a2:	e031      	b.n	8001608 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015a4:	4a1b      	ldr	r2, [pc, #108]	; (8001614 <__NVIC_SetPriority+0xd8>)
 80015a6:	1dfb      	adds	r3, r7, #7
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	0019      	movs	r1, r3
 80015ac:	230f      	movs	r3, #15
 80015ae:	400b      	ands	r3, r1
 80015b0:	3b08      	subs	r3, #8
 80015b2:	089b      	lsrs	r3, r3, #2
 80015b4:	3306      	adds	r3, #6
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	18d3      	adds	r3, r2, r3
 80015ba:	3304      	adds	r3, #4
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	1dfa      	adds	r2, r7, #7
 80015c0:	7812      	ldrb	r2, [r2, #0]
 80015c2:	0011      	movs	r1, r2
 80015c4:	2203      	movs	r2, #3
 80015c6:	400a      	ands	r2, r1
 80015c8:	00d2      	lsls	r2, r2, #3
 80015ca:	21ff      	movs	r1, #255	; 0xff
 80015cc:	4091      	lsls	r1, r2
 80015ce:	000a      	movs	r2, r1
 80015d0:	43d2      	mvns	r2, r2
 80015d2:	401a      	ands	r2, r3
 80015d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	019b      	lsls	r3, r3, #6
 80015da:	22ff      	movs	r2, #255	; 0xff
 80015dc:	401a      	ands	r2, r3
 80015de:	1dfb      	adds	r3, r7, #7
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	0018      	movs	r0, r3
 80015e4:	2303      	movs	r3, #3
 80015e6:	4003      	ands	r3, r0
 80015e8:	00db      	lsls	r3, r3, #3
 80015ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015ec:	4809      	ldr	r0, [pc, #36]	; (8001614 <__NVIC_SetPriority+0xd8>)
 80015ee:	1dfb      	adds	r3, r7, #7
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	001c      	movs	r4, r3
 80015f4:	230f      	movs	r3, #15
 80015f6:	4023      	ands	r3, r4
 80015f8:	3b08      	subs	r3, #8
 80015fa:	089b      	lsrs	r3, r3, #2
 80015fc:	430a      	orrs	r2, r1
 80015fe:	3306      	adds	r3, #6
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	18c3      	adds	r3, r0, r3
 8001604:	3304      	adds	r3, #4
 8001606:	601a      	str	r2, [r3, #0]
}
 8001608:	46c0      	nop			; (mov r8, r8)
 800160a:	46bd      	mov	sp, r7
 800160c:	b003      	add	sp, #12
 800160e:	bd90      	pop	{r4, r7, pc}
 8001610:	e000e100 	.word	0xe000e100
 8001614:	e000ed00 	.word	0xe000ed00

08001618 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	1e5a      	subs	r2, r3, #1
 8001624:	2380      	movs	r3, #128	; 0x80
 8001626:	045b      	lsls	r3, r3, #17
 8001628:	429a      	cmp	r2, r3
 800162a:	d301      	bcc.n	8001630 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800162c:	2301      	movs	r3, #1
 800162e:	e010      	b.n	8001652 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001630:	4b0a      	ldr	r3, [pc, #40]	; (800165c <SysTick_Config+0x44>)
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	3a01      	subs	r2, #1
 8001636:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001638:	2301      	movs	r3, #1
 800163a:	425b      	negs	r3, r3
 800163c:	2103      	movs	r1, #3
 800163e:	0018      	movs	r0, r3
 8001640:	f7ff ff7c 	bl	800153c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001644:	4b05      	ldr	r3, [pc, #20]	; (800165c <SysTick_Config+0x44>)
 8001646:	2200      	movs	r2, #0
 8001648:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800164a:	4b04      	ldr	r3, [pc, #16]	; (800165c <SysTick_Config+0x44>)
 800164c:	2207      	movs	r2, #7
 800164e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001650:	2300      	movs	r3, #0
}
 8001652:	0018      	movs	r0, r3
 8001654:	46bd      	mov	sp, r7
 8001656:	b002      	add	sp, #8
 8001658:	bd80      	pop	{r7, pc}
 800165a:	46c0      	nop			; (mov r8, r8)
 800165c:	e000e010 	.word	0xe000e010

08001660 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	60b9      	str	r1, [r7, #8]
 8001668:	607a      	str	r2, [r7, #4]
 800166a:	210f      	movs	r1, #15
 800166c:	187b      	adds	r3, r7, r1
 800166e:	1c02      	adds	r2, r0, #0
 8001670:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001672:	68ba      	ldr	r2, [r7, #8]
 8001674:	187b      	adds	r3, r7, r1
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	b25b      	sxtb	r3, r3
 800167a:	0011      	movs	r1, r2
 800167c:	0018      	movs	r0, r3
 800167e:	f7ff ff5d 	bl	800153c <__NVIC_SetPriority>
}
 8001682:	46c0      	nop			; (mov r8, r8)
 8001684:	46bd      	mov	sp, r7
 8001686:	b004      	add	sp, #16
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b082      	sub	sp, #8
 800168e:	af00      	add	r7, sp, #0
 8001690:	0002      	movs	r2, r0
 8001692:	1dfb      	adds	r3, r7, #7
 8001694:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001696:	1dfb      	adds	r3, r7, #7
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	b25b      	sxtb	r3, r3
 800169c:	0018      	movs	r0, r3
 800169e:	f7ff ff33 	bl	8001508 <__NVIC_EnableIRQ>
}
 80016a2:	46c0      	nop			; (mov r8, r8)
 80016a4:	46bd      	mov	sp, r7
 80016a6:	b002      	add	sp, #8
 80016a8:	bd80      	pop	{r7, pc}

080016aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b082      	sub	sp, #8
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	0018      	movs	r0, r3
 80016b6:	f7ff ffaf 	bl	8001618 <SysTick_Config>
 80016ba:	0003      	movs	r3, r0
}
 80016bc:	0018      	movs	r0, r3
 80016be:	46bd      	mov	sp, r7
 80016c0:	b002      	add	sp, #8
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d101      	bne.n	80016d6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e077      	b.n	80017c6 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a3d      	ldr	r2, [pc, #244]	; (80017d0 <HAL_DMA_Init+0x10c>)
 80016dc:	4694      	mov	ip, r2
 80016de:	4463      	add	r3, ip
 80016e0:	2114      	movs	r1, #20
 80016e2:	0018      	movs	r0, r3
 80016e4:	f7fe fd20 	bl	8000128 <__udivsi3>
 80016e8:	0003      	movs	r3, r0
 80016ea:	009a      	lsls	r2, r3, #2
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2225      	movs	r2, #37	; 0x25
 80016f4:	2102      	movs	r1, #2
 80016f6:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4934      	ldr	r1, [pc, #208]	; (80017d4 <HAL_DMA_Init+0x110>)
 8001704:	400a      	ands	r2, r1
 8001706:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6819      	ldr	r1, [r3, #0]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	689a      	ldr	r2, [r3, #8]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	431a      	orrs	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	691b      	ldr	r3, [r3, #16]
 800171c:	431a      	orrs	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	695b      	ldr	r3, [r3, #20]
 8001722:	431a      	orrs	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	699b      	ldr	r3, [r3, #24]
 8001728:	431a      	orrs	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	431a      	orrs	r2, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6a1b      	ldr	r3, [r3, #32]
 8001734:	431a      	orrs	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	430a      	orrs	r2, r1
 800173c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	0018      	movs	r0, r3
 8001742:	f000 fa8d 	bl	8001c60 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	689a      	ldr	r2, [r3, #8]
 800174a:	2380      	movs	r3, #128	; 0x80
 800174c:	01db      	lsls	r3, r3, #7
 800174e:	429a      	cmp	r2, r3
 8001750:	d102      	bne.n	8001758 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	685a      	ldr	r2, [r3, #4]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001760:	213f      	movs	r1, #63	; 0x3f
 8001762:	400a      	ands	r2, r1
 8001764:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800176e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d011      	beq.n	800179c <HAL_DMA_Init+0xd8>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2b04      	cmp	r3, #4
 800177e:	d80d      	bhi.n	800179c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	0018      	movs	r0, r3
 8001784:	f000 fa98 	bl	8001cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	e008      	b.n	80017ae <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2200      	movs	r2, #0
 80017ac:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2200      	movs	r2, #0
 80017b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2225      	movs	r2, #37	; 0x25
 80017b8:	2101      	movs	r1, #1
 80017ba:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2224      	movs	r2, #36	; 0x24
 80017c0:	2100      	movs	r1, #0
 80017c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	0018      	movs	r0, r3
 80017c8:	46bd      	mov	sp, r7
 80017ca:	b002      	add	sp, #8
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	46c0      	nop			; (mov r8, r8)
 80017d0:	bffdfff8 	.word	0xbffdfff8
 80017d4:	ffff800f 	.word	0xffff800f

080017d8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
 80017e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017e6:	2317      	movs	r3, #23
 80017e8:	18fb      	adds	r3, r7, r3
 80017ea:	2200      	movs	r2, #0
 80017ec:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2224      	movs	r2, #36	; 0x24
 80017f2:	5c9b      	ldrb	r3, [r3, r2]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d101      	bne.n	80017fc <HAL_DMA_Start_IT+0x24>
 80017f8:	2302      	movs	r3, #2
 80017fa:	e06f      	b.n	80018dc <HAL_DMA_Start_IT+0x104>
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2224      	movs	r2, #36	; 0x24
 8001800:	2101      	movs	r1, #1
 8001802:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	2225      	movs	r2, #37	; 0x25
 8001808:	5c9b      	ldrb	r3, [r3, r2]
 800180a:	b2db      	uxtb	r3, r3
 800180c:	2b01      	cmp	r3, #1
 800180e:	d157      	bne.n	80018c0 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2225      	movs	r2, #37	; 0x25
 8001814:	2102      	movs	r1, #2
 8001816:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2200      	movs	r2, #0
 800181c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2101      	movs	r1, #1
 800182a:	438a      	bics	r2, r1
 800182c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	68b9      	ldr	r1, [r7, #8]
 8001834:	68f8      	ldr	r0, [r7, #12]
 8001836:	f000 f9d3 	bl	8001be0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	2b00      	cmp	r3, #0
 8001840:	d008      	beq.n	8001854 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	210e      	movs	r1, #14
 800184e:	430a      	orrs	r2, r1
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	e00f      	b.n	8001874 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2104      	movs	r1, #4
 8001860:	438a      	bics	r2, r1
 8001862:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	210a      	movs	r1, #10
 8001870:	430a      	orrs	r2, r1
 8001872:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	2380      	movs	r3, #128	; 0x80
 800187c:	025b      	lsls	r3, r3, #9
 800187e:	4013      	ands	r3, r2
 8001880:	d008      	beq.n	8001894 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188c:	2180      	movs	r1, #128	; 0x80
 800188e:	0049      	lsls	r1, r1, #1
 8001890:	430a      	orrs	r2, r1
 8001892:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001898:	2b00      	cmp	r3, #0
 800189a:	d008      	beq.n	80018ae <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018a6:	2180      	movs	r1, #128	; 0x80
 80018a8:	0049      	lsls	r1, r1, #1
 80018aa:	430a      	orrs	r2, r1
 80018ac:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2101      	movs	r1, #1
 80018ba:	430a      	orrs	r2, r1
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	e00a      	b.n	80018d6 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2280      	movs	r2, #128	; 0x80
 80018c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2224      	movs	r2, #36	; 0x24
 80018ca:	2100      	movs	r1, #0
 80018cc:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80018ce:	2317      	movs	r3, #23
 80018d0:	18fb      	adds	r3, r7, r3
 80018d2:	2201      	movs	r2, #1
 80018d4:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80018d6:	2317      	movs	r3, #23
 80018d8:	18fb      	adds	r3, r7, r3
 80018da:	781b      	ldrb	r3, [r3, #0]
}
 80018dc:	0018      	movs	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	b006      	add	sp, #24
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d101      	bne.n	80018f6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e050      	b.n	8001998 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2225      	movs	r2, #37	; 0x25
 80018fa:	5c9b      	ldrb	r3, [r3, r2]
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d008      	beq.n	8001914 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2204      	movs	r2, #4
 8001906:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2224      	movs	r2, #36	; 0x24
 800190c:	2100      	movs	r1, #0
 800190e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e041      	b.n	8001998 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	210e      	movs	r1, #14
 8001920:	438a      	bics	r2, r1
 8001922:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192e:	491c      	ldr	r1, [pc, #112]	; (80019a0 <HAL_DMA_Abort+0xbc>)
 8001930:	400a      	ands	r2, r1
 8001932:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2101      	movs	r1, #1
 8001940:	438a      	bics	r2, r1
 8001942:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8001944:	4b17      	ldr	r3, [pc, #92]	; (80019a4 <HAL_DMA_Abort+0xc0>)
 8001946:	6859      	ldr	r1, [r3, #4]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194c:	221c      	movs	r2, #28
 800194e:	4013      	ands	r3, r2
 8001950:	2201      	movs	r2, #1
 8001952:	409a      	lsls	r2, r3
 8001954:	4b13      	ldr	r3, [pc, #76]	; (80019a4 <HAL_DMA_Abort+0xc0>)
 8001956:	430a      	orrs	r2, r1
 8001958:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001962:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001968:	2b00      	cmp	r3, #0
 800196a:	d00c      	beq.n	8001986 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001976:	490a      	ldr	r1, [pc, #40]	; (80019a0 <HAL_DMA_Abort+0xbc>)
 8001978:	400a      	ands	r2, r1
 800197a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001984:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2225      	movs	r2, #37	; 0x25
 800198a:	2101      	movs	r1, #1
 800198c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2224      	movs	r2, #36	; 0x24
 8001992:	2100      	movs	r1, #0
 8001994:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001996:	2300      	movs	r3, #0
}
 8001998:	0018      	movs	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	b002      	add	sp, #8
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	fffffeff 	.word	0xfffffeff
 80019a4:	40020000 	.word	0x40020000

080019a8 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019b0:	210f      	movs	r1, #15
 80019b2:	187b      	adds	r3, r7, r1
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2225      	movs	r2, #37	; 0x25
 80019bc:	5c9b      	ldrb	r3, [r3, r2]
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d006      	beq.n	80019d2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2204      	movs	r2, #4
 80019c8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80019ca:	187b      	adds	r3, r7, r1
 80019cc:	2201      	movs	r2, #1
 80019ce:	701a      	strb	r2, [r3, #0]
 80019d0:	e049      	b.n	8001a66 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	210e      	movs	r1, #14
 80019de:	438a      	bics	r2, r1
 80019e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2101      	movs	r1, #1
 80019ee:	438a      	bics	r2, r1
 80019f0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fc:	491d      	ldr	r1, [pc, #116]	; (8001a74 <HAL_DMA_Abort_IT+0xcc>)
 80019fe:	400a      	ands	r2, r1
 8001a00:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001a02:	4b1d      	ldr	r3, [pc, #116]	; (8001a78 <HAL_DMA_Abort_IT+0xd0>)
 8001a04:	6859      	ldr	r1, [r3, #4]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0a:	221c      	movs	r2, #28
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	2201      	movs	r2, #1
 8001a10:	409a      	lsls	r2, r3
 8001a12:	4b19      	ldr	r3, [pc, #100]	; (8001a78 <HAL_DMA_Abort_IT+0xd0>)
 8001a14:	430a      	orrs	r2, r1
 8001a16:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001a20:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d00c      	beq.n	8001a44 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a34:	490f      	ldr	r1, [pc, #60]	; (8001a74 <HAL_DMA_Abort_IT+0xcc>)
 8001a36:	400a      	ands	r2, r1
 8001a38:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001a42:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2225      	movs	r2, #37	; 0x25
 8001a48:	2101      	movs	r1, #1
 8001a4a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2224      	movs	r2, #36	; 0x24
 8001a50:	2100      	movs	r1, #0
 8001a52:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d004      	beq.n	8001a66 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a60:	687a      	ldr	r2, [r7, #4]
 8001a62:	0010      	movs	r0, r2
 8001a64:	4798      	blx	r3
    }
  }
  return status;
 8001a66:	230f      	movs	r3, #15
 8001a68:	18fb      	adds	r3, r7, r3
 8001a6a:	781b      	ldrb	r3, [r3, #0]
}
 8001a6c:	0018      	movs	r0, r3
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	b004      	add	sp, #16
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	fffffeff 	.word	0xfffffeff
 8001a78:	40020000 	.word	0x40020000

08001a7c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8001a84:	4b55      	ldr	r3, [pc, #340]	; (8001bdc <HAL_DMA_IRQHandler+0x160>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a96:	221c      	movs	r2, #28
 8001a98:	4013      	ands	r3, r2
 8001a9a:	2204      	movs	r2, #4
 8001a9c:	409a      	lsls	r2, r3
 8001a9e:	0013      	movs	r3, r2
 8001aa0:	68fa      	ldr	r2, [r7, #12]
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	d027      	beq.n	8001af6 <HAL_DMA_IRQHandler+0x7a>
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	2204      	movs	r2, #4
 8001aaa:	4013      	ands	r3, r2
 8001aac:	d023      	beq.n	8001af6 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2220      	movs	r2, #32
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	d107      	bne.n	8001aca <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2104      	movs	r1, #4
 8001ac6:	438a      	bics	r2, r1
 8001ac8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001aca:	4b44      	ldr	r3, [pc, #272]	; (8001bdc <HAL_DMA_IRQHandler+0x160>)
 8001acc:	6859      	ldr	r1, [r3, #4]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	221c      	movs	r2, #28
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	2204      	movs	r2, #4
 8001ad8:	409a      	lsls	r2, r3
 8001ada:	4b40      	ldr	r3, [pc, #256]	; (8001bdc <HAL_DMA_IRQHandler+0x160>)
 8001adc:	430a      	orrs	r2, r1
 8001ade:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d100      	bne.n	8001aea <HAL_DMA_IRQHandler+0x6e>
 8001ae8:	e073      	b.n	8001bd2 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	0010      	movs	r0, r2
 8001af2:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001af4:	e06d      	b.n	8001bd2 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afa:	221c      	movs	r2, #28
 8001afc:	4013      	ands	r3, r2
 8001afe:	2202      	movs	r2, #2
 8001b00:	409a      	lsls	r2, r3
 8001b02:	0013      	movs	r3, r2
 8001b04:	68fa      	ldr	r2, [r7, #12]
 8001b06:	4013      	ands	r3, r2
 8001b08:	d02e      	beq.n	8001b68 <HAL_DMA_IRQHandler+0xec>
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	2202      	movs	r2, #2
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d02a      	beq.n	8001b68 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2220      	movs	r2, #32
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	d10b      	bne.n	8001b36 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	210a      	movs	r1, #10
 8001b2a:	438a      	bics	r2, r1
 8001b2c:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2225      	movs	r2, #37	; 0x25
 8001b32:	2101      	movs	r1, #1
 8001b34:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001b36:	4b29      	ldr	r3, [pc, #164]	; (8001bdc <HAL_DMA_IRQHandler+0x160>)
 8001b38:	6859      	ldr	r1, [r3, #4]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3e:	221c      	movs	r2, #28
 8001b40:	4013      	ands	r3, r2
 8001b42:	2202      	movs	r2, #2
 8001b44:	409a      	lsls	r2, r3
 8001b46:	4b25      	ldr	r3, [pc, #148]	; (8001bdc <HAL_DMA_IRQHandler+0x160>)
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2224      	movs	r2, #36	; 0x24
 8001b50:	2100      	movs	r1, #0
 8001b52:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d03a      	beq.n	8001bd2 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	0010      	movs	r0, r2
 8001b64:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8001b66:	e034      	b.n	8001bd2 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6c:	221c      	movs	r2, #28
 8001b6e:	4013      	ands	r3, r2
 8001b70:	2208      	movs	r2, #8
 8001b72:	409a      	lsls	r2, r3
 8001b74:	0013      	movs	r3, r2
 8001b76:	68fa      	ldr	r2, [r7, #12]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	d02b      	beq.n	8001bd4 <HAL_DMA_IRQHandler+0x158>
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	2208      	movs	r2, #8
 8001b80:	4013      	ands	r3, r2
 8001b82:	d027      	beq.n	8001bd4 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	210e      	movs	r1, #14
 8001b90:	438a      	bics	r2, r1
 8001b92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001b94:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <HAL_DMA_IRQHandler+0x160>)
 8001b96:	6859      	ldr	r1, [r3, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9c:	221c      	movs	r2, #28
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	409a      	lsls	r2, r3
 8001ba4:	4b0d      	ldr	r3, [pc, #52]	; (8001bdc <HAL_DMA_IRQHandler+0x160>)
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2201      	movs	r2, #1
 8001bae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2225      	movs	r2, #37	; 0x25
 8001bb4:	2101      	movs	r1, #1
 8001bb6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2224      	movs	r2, #36	; 0x24
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	0010      	movs	r0, r2
 8001bd0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001bd2:	46c0      	nop			; (mov r8, r8)
 8001bd4:	46c0      	nop			; (mov r8, r8)
}
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	b004      	add	sp, #16
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	40020000 	.word	0x40020000

08001be0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
 8001bec:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bf2:	68fa      	ldr	r2, [r7, #12]
 8001bf4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001bf6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d004      	beq.n	8001c0a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c04:	68fa      	ldr	r2, [r7, #12]
 8001c06:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001c08:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001c0a:	4b14      	ldr	r3, [pc, #80]	; (8001c5c <DMA_SetConfig+0x7c>)
 8001c0c:	6859      	ldr	r1, [r3, #4]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	221c      	movs	r2, #28
 8001c14:	4013      	ands	r3, r2
 8001c16:	2201      	movs	r2, #1
 8001c18:	409a      	lsls	r2, r3
 8001c1a:	4b10      	ldr	r3, [pc, #64]	; (8001c5c <DMA_SetConfig+0x7c>)
 8001c1c:	430a      	orrs	r2, r1
 8001c1e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	683a      	ldr	r2, [r7, #0]
 8001c26:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	2b10      	cmp	r3, #16
 8001c2e:	d108      	bne.n	8001c42 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	68ba      	ldr	r2, [r7, #8]
 8001c3e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c40:	e007      	b.n	8001c52 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	68ba      	ldr	r2, [r7, #8]
 8001c48:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	60da      	str	r2, [r3, #12]
}
 8001c52:	46c0      	nop			; (mov r8, r8)
 8001c54:	46bd      	mov	sp, r7
 8001c56:	b004      	add	sp, #16
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	46c0      	nop			; (mov r8, r8)
 8001c5c:	40020000 	.word	0x40020000

08001c60 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6c:	089b      	lsrs	r3, r3, #2
 8001c6e:	4a10      	ldr	r2, [pc, #64]	; (8001cb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001c70:	4694      	mov	ip, r2
 8001c72:	4463      	add	r3, ip
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	001a      	movs	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	001a      	movs	r2, r3
 8001c82:	23ff      	movs	r3, #255	; 0xff
 8001c84:	4013      	ands	r3, r2
 8001c86:	3b08      	subs	r3, #8
 8001c88:	2114      	movs	r1, #20
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	f7fe fa4c 	bl	8000128 <__udivsi3>
 8001c90:	0003      	movs	r3, r0
 8001c92:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a07      	ldr	r2, [pc, #28]	; (8001cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001c98:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	221f      	movs	r2, #31
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	409a      	lsls	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001ca8:	46c0      	nop			; (mov r8, r8)
 8001caa:	46bd      	mov	sp, r7
 8001cac:	b004      	add	sp, #16
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	10008200 	.word	0x10008200
 8001cb4:	40020880 	.word	0x40020880

08001cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	223f      	movs	r2, #63	; 0x3f
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	4a0a      	ldr	r2, [pc, #40]	; (8001cf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001cce:	4694      	mov	ip, r2
 8001cd0:	4463      	add	r3, ip
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	001a      	movs	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a07      	ldr	r2, [pc, #28]	; (8001cfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001cde:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	3b01      	subs	r3, #1
 8001ce4:	2203      	movs	r2, #3
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	2201      	movs	r2, #1
 8001cea:	409a      	lsls	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001cf0:	46c0      	nop			; (mov r8, r8)
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	b004      	add	sp, #16
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	1000823f 	.word	0x1000823f
 8001cfc:	40020940 	.word	0x40020940

08001d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d0e:	e147      	b.n	8001fa0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2101      	movs	r1, #1
 8001d16:	697a      	ldr	r2, [r7, #20]
 8001d18:	4091      	lsls	r1, r2
 8001d1a:	000a      	movs	r2, r1
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d100      	bne.n	8001d28 <HAL_GPIO_Init+0x28>
 8001d26:	e138      	b.n	8001f9a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	2203      	movs	r2, #3
 8001d2e:	4013      	ands	r3, r2
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d005      	beq.n	8001d40 <HAL_GPIO_Init+0x40>
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2203      	movs	r2, #3
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d130      	bne.n	8001da2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	2203      	movs	r2, #3
 8001d4c:	409a      	lsls	r2, r3
 8001d4e:	0013      	movs	r3, r2
 8001d50:	43da      	mvns	r2, r3
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	4013      	ands	r3, r2
 8001d56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	68da      	ldr	r2, [r3, #12]
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	409a      	lsls	r2, r3
 8001d62:	0013      	movs	r3, r2
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	693a      	ldr	r2, [r7, #16]
 8001d6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d76:	2201      	movs	r2, #1
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	409a      	lsls	r2, r3
 8001d7c:	0013      	movs	r3, r2
 8001d7e:	43da      	mvns	r2, r3
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	4013      	ands	r3, r2
 8001d84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	091b      	lsrs	r3, r3, #4
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	401a      	ands	r2, r3
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	409a      	lsls	r2, r3
 8001d94:	0013      	movs	r3, r2
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	2203      	movs	r2, #3
 8001da8:	4013      	ands	r3, r2
 8001daa:	2b03      	cmp	r3, #3
 8001dac:	d017      	beq.n	8001dde <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	2203      	movs	r2, #3
 8001dba:	409a      	lsls	r2, r3
 8001dbc:	0013      	movs	r3, r2
 8001dbe:	43da      	mvns	r2, r3
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	689a      	ldr	r2, [r3, #8]
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	409a      	lsls	r2, r3
 8001dd0:	0013      	movs	r3, r2
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	2203      	movs	r2, #3
 8001de4:	4013      	ands	r3, r2
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d123      	bne.n	8001e32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	08da      	lsrs	r2, r3, #3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	3208      	adds	r2, #8
 8001df2:	0092      	lsls	r2, r2, #2
 8001df4:	58d3      	ldr	r3, [r2, r3]
 8001df6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	2207      	movs	r2, #7
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	220f      	movs	r2, #15
 8001e02:	409a      	lsls	r2, r3
 8001e04:	0013      	movs	r3, r2
 8001e06:	43da      	mvns	r2, r3
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	691a      	ldr	r2, [r3, #16]
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	2107      	movs	r1, #7
 8001e16:	400b      	ands	r3, r1
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	409a      	lsls	r2, r3
 8001e1c:	0013      	movs	r3, r2
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	08da      	lsrs	r2, r3, #3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3208      	adds	r2, #8
 8001e2c:	0092      	lsls	r2, r2, #2
 8001e2e:	6939      	ldr	r1, [r7, #16]
 8001e30:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	2203      	movs	r2, #3
 8001e3e:	409a      	lsls	r2, r3
 8001e40:	0013      	movs	r3, r2
 8001e42:	43da      	mvns	r2, r3
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	4013      	ands	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	2203      	movs	r2, #3
 8001e50:	401a      	ands	r2, r3
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	409a      	lsls	r2, r3
 8001e58:	0013      	movs	r3, r2
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685a      	ldr	r2, [r3, #4]
 8001e6a:	23c0      	movs	r3, #192	; 0xc0
 8001e6c:	029b      	lsls	r3, r3, #10
 8001e6e:	4013      	ands	r3, r2
 8001e70:	d100      	bne.n	8001e74 <HAL_GPIO_Init+0x174>
 8001e72:	e092      	b.n	8001f9a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001e74:	4a50      	ldr	r2, [pc, #320]	; (8001fb8 <HAL_GPIO_Init+0x2b8>)
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	089b      	lsrs	r3, r3, #2
 8001e7a:	3318      	adds	r3, #24
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	589b      	ldr	r3, [r3, r2]
 8001e80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	2203      	movs	r2, #3
 8001e86:	4013      	ands	r3, r2
 8001e88:	00db      	lsls	r3, r3, #3
 8001e8a:	220f      	movs	r2, #15
 8001e8c:	409a      	lsls	r2, r3
 8001e8e:	0013      	movs	r3, r2
 8001e90:	43da      	mvns	r2, r3
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	4013      	ands	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	23a0      	movs	r3, #160	; 0xa0
 8001e9c:	05db      	lsls	r3, r3, #23
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d013      	beq.n	8001eca <HAL_GPIO_Init+0x1ca>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a45      	ldr	r2, [pc, #276]	; (8001fbc <HAL_GPIO_Init+0x2bc>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d00d      	beq.n	8001ec6 <HAL_GPIO_Init+0x1c6>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a44      	ldr	r2, [pc, #272]	; (8001fc0 <HAL_GPIO_Init+0x2c0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d007      	beq.n	8001ec2 <HAL_GPIO_Init+0x1c2>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a43      	ldr	r2, [pc, #268]	; (8001fc4 <HAL_GPIO_Init+0x2c4>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d101      	bne.n	8001ebe <HAL_GPIO_Init+0x1be>
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e006      	b.n	8001ecc <HAL_GPIO_Init+0x1cc>
 8001ebe:	2305      	movs	r3, #5
 8001ec0:	e004      	b.n	8001ecc <HAL_GPIO_Init+0x1cc>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e002      	b.n	8001ecc <HAL_GPIO_Init+0x1cc>
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e000      	b.n	8001ecc <HAL_GPIO_Init+0x1cc>
 8001eca:	2300      	movs	r3, #0
 8001ecc:	697a      	ldr	r2, [r7, #20]
 8001ece:	2103      	movs	r1, #3
 8001ed0:	400a      	ands	r2, r1
 8001ed2:	00d2      	lsls	r2, r2, #3
 8001ed4:	4093      	lsls	r3, r2
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001edc:	4936      	ldr	r1, [pc, #216]	; (8001fb8 <HAL_GPIO_Init+0x2b8>)
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	089b      	lsrs	r3, r3, #2
 8001ee2:	3318      	adds	r3, #24
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001eea:	4b33      	ldr	r3, [pc, #204]	; (8001fb8 <HAL_GPIO_Init+0x2b8>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	43da      	mvns	r2, r3
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	2380      	movs	r3, #128	; 0x80
 8001f00:	035b      	lsls	r3, r3, #13
 8001f02:	4013      	ands	r3, r2
 8001f04:	d003      	beq.n	8001f0e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f0e:	4b2a      	ldr	r3, [pc, #168]	; (8001fb8 <HAL_GPIO_Init+0x2b8>)
 8001f10:	693a      	ldr	r2, [r7, #16]
 8001f12:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001f14:	4b28      	ldr	r3, [pc, #160]	; (8001fb8 <HAL_GPIO_Init+0x2b8>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	43da      	mvns	r2, r3
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	4013      	ands	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685a      	ldr	r2, [r3, #4]
 8001f28:	2380      	movs	r3, #128	; 0x80
 8001f2a:	039b      	lsls	r3, r3, #14
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	d003      	beq.n	8001f38 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f38:	4b1f      	ldr	r3, [pc, #124]	; (8001fb8 <HAL_GPIO_Init+0x2b8>)
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f3e:	4a1e      	ldr	r2, [pc, #120]	; (8001fb8 <HAL_GPIO_Init+0x2b8>)
 8001f40:	2384      	movs	r3, #132	; 0x84
 8001f42:	58d3      	ldr	r3, [r2, r3]
 8001f44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	43da      	mvns	r2, r3
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685a      	ldr	r2, [r3, #4]
 8001f54:	2380      	movs	r3, #128	; 0x80
 8001f56:	029b      	lsls	r3, r3, #10
 8001f58:	4013      	ands	r3, r2
 8001f5a:	d003      	beq.n	8001f64 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f64:	4914      	ldr	r1, [pc, #80]	; (8001fb8 <HAL_GPIO_Init+0x2b8>)
 8001f66:	2284      	movs	r2, #132	; 0x84
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001f6c:	4a12      	ldr	r2, [pc, #72]	; (8001fb8 <HAL_GPIO_Init+0x2b8>)
 8001f6e:	2380      	movs	r3, #128	; 0x80
 8001f70:	58d3      	ldr	r3, [r2, r3]
 8001f72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	43da      	mvns	r2, r3
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	685a      	ldr	r2, [r3, #4]
 8001f82:	2380      	movs	r3, #128	; 0x80
 8001f84:	025b      	lsls	r3, r3, #9
 8001f86:	4013      	ands	r3, r2
 8001f88:	d003      	beq.n	8001f92 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f92:	4909      	ldr	r1, [pc, #36]	; (8001fb8 <HAL_GPIO_Init+0x2b8>)
 8001f94:	2280      	movs	r2, #128	; 0x80
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	40da      	lsrs	r2, r3
 8001fa8:	1e13      	subs	r3, r2, #0
 8001faa:	d000      	beq.n	8001fae <HAL_GPIO_Init+0x2ae>
 8001fac:	e6b0      	b.n	8001d10 <HAL_GPIO_Init+0x10>
  }
}
 8001fae:	46c0      	nop			; (mov r8, r8)
 8001fb0:	46c0      	nop			; (mov r8, r8)
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	b006      	add	sp, #24
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40021800 	.word	0x40021800
 8001fbc:	50000400 	.word	0x50000400
 8001fc0:	50000800 	.word	0x50000800
 8001fc4:	50000c00 	.word	0x50000c00

08001fc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	0008      	movs	r0, r1
 8001fd2:	0011      	movs	r1, r2
 8001fd4:	1cbb      	adds	r3, r7, #2
 8001fd6:	1c02      	adds	r2, r0, #0
 8001fd8:	801a      	strh	r2, [r3, #0]
 8001fda:	1c7b      	adds	r3, r7, #1
 8001fdc:	1c0a      	adds	r2, r1, #0
 8001fde:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fe0:	1c7b      	adds	r3, r7, #1
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d004      	beq.n	8001ff2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fe8:	1cbb      	adds	r3, r7, #2
 8001fea:	881a      	ldrh	r2, [r3, #0]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ff0:	e003      	b.n	8001ffa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ff2:	1cbb      	adds	r3, r7, #2
 8001ff4:	881a      	ldrh	r2, [r3, #0]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	b002      	add	sp, #8
 8002000:	bd80      	pop	{r7, pc}
	...

08002004 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002008:	4b04      	ldr	r3, [pc, #16]	; (800201c <HAL_PWR_EnableBkUpAccess+0x18>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4b03      	ldr	r3, [pc, #12]	; (800201c <HAL_PWR_EnableBkUpAccess+0x18>)
 800200e:	2180      	movs	r1, #128	; 0x80
 8002010:	0049      	lsls	r1, r1, #1
 8002012:	430a      	orrs	r2, r1
 8002014:	601a      	str	r2, [r3, #0]
}
 8002016:	46c0      	nop			; (mov r8, r8)
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40007000 	.word	0x40007000

08002020 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002028:	4b19      	ldr	r3, [pc, #100]	; (8002090 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a19      	ldr	r2, [pc, #100]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800202e:	4013      	ands	r3, r2
 8002030:	0019      	movs	r1, r3
 8002032:	4b17      	ldr	r3, [pc, #92]	; (8002090 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	430a      	orrs	r2, r1
 8002038:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	429a      	cmp	r2, r3
 8002042:	d11f      	bne.n	8002084 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002044:	4b14      	ldr	r3, [pc, #80]	; (8002098 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	0013      	movs	r3, r2
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	189b      	adds	r3, r3, r2
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	4912      	ldr	r1, [pc, #72]	; (800209c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002052:	0018      	movs	r0, r3
 8002054:	f7fe f868 	bl	8000128 <__udivsi3>
 8002058:	0003      	movs	r3, r0
 800205a:	3301      	adds	r3, #1
 800205c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800205e:	e008      	b.n	8002072 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d003      	beq.n	800206e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	3b01      	subs	r3, #1
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	e001      	b.n	8002072 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e009      	b.n	8002086 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002072:	4b07      	ldr	r3, [pc, #28]	; (8002090 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002074:	695a      	ldr	r2, [r3, #20]
 8002076:	2380      	movs	r3, #128	; 0x80
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	401a      	ands	r2, r3
 800207c:	2380      	movs	r3, #128	; 0x80
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	429a      	cmp	r2, r3
 8002082:	d0ed      	beq.n	8002060 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	0018      	movs	r0, r3
 8002088:	46bd      	mov	sp, r7
 800208a:	b004      	add	sp, #16
 800208c:	bd80      	pop	{r7, pc}
 800208e:	46c0      	nop			; (mov r8, r8)
 8002090:	40007000 	.word	0x40007000
 8002094:	fffff9ff 	.word	0xfffff9ff
 8002098:	20000084 	.word	0x20000084
 800209c:	000f4240 	.word	0x000f4240

080020a0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80020a4:	4b03      	ldr	r3, [pc, #12]	; (80020b4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80020a6:	689a      	ldr	r2, [r3, #8]
 80020a8:	23e0      	movs	r3, #224	; 0xe0
 80020aa:	01db      	lsls	r3, r3, #7
 80020ac:	4013      	ands	r3, r2
}
 80020ae:	0018      	movs	r0, r3
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	40021000 	.word	0x40021000

080020b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b088      	sub	sp, #32
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d101      	bne.n	80020ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e2fe      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2201      	movs	r2, #1
 80020d0:	4013      	ands	r3, r2
 80020d2:	d100      	bne.n	80020d6 <HAL_RCC_OscConfig+0x1e>
 80020d4:	e07c      	b.n	80021d0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020d6:	4bc3      	ldr	r3, [pc, #780]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	2238      	movs	r2, #56	; 0x38
 80020dc:	4013      	ands	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020e0:	4bc0      	ldr	r3, [pc, #768]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	2203      	movs	r2, #3
 80020e6:	4013      	ands	r3, r2
 80020e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	2b10      	cmp	r3, #16
 80020ee:	d102      	bne.n	80020f6 <HAL_RCC_OscConfig+0x3e>
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	2b03      	cmp	r3, #3
 80020f4:	d002      	beq.n	80020fc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	2b08      	cmp	r3, #8
 80020fa:	d10b      	bne.n	8002114 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020fc:	4bb9      	ldr	r3, [pc, #740]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	2380      	movs	r3, #128	; 0x80
 8002102:	029b      	lsls	r3, r3, #10
 8002104:	4013      	ands	r3, r2
 8002106:	d062      	beq.n	80021ce <HAL_RCC_OscConfig+0x116>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d15e      	bne.n	80021ce <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e2d9      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685a      	ldr	r2, [r3, #4]
 8002118:	2380      	movs	r3, #128	; 0x80
 800211a:	025b      	lsls	r3, r3, #9
 800211c:	429a      	cmp	r2, r3
 800211e:	d107      	bne.n	8002130 <HAL_RCC_OscConfig+0x78>
 8002120:	4bb0      	ldr	r3, [pc, #704]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	4baf      	ldr	r3, [pc, #700]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002126:	2180      	movs	r1, #128	; 0x80
 8002128:	0249      	lsls	r1, r1, #9
 800212a:	430a      	orrs	r2, r1
 800212c:	601a      	str	r2, [r3, #0]
 800212e:	e020      	b.n	8002172 <HAL_RCC_OscConfig+0xba>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685a      	ldr	r2, [r3, #4]
 8002134:	23a0      	movs	r3, #160	; 0xa0
 8002136:	02db      	lsls	r3, r3, #11
 8002138:	429a      	cmp	r2, r3
 800213a:	d10e      	bne.n	800215a <HAL_RCC_OscConfig+0xa2>
 800213c:	4ba9      	ldr	r3, [pc, #676]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	4ba8      	ldr	r3, [pc, #672]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002142:	2180      	movs	r1, #128	; 0x80
 8002144:	02c9      	lsls	r1, r1, #11
 8002146:	430a      	orrs	r2, r1
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	4ba6      	ldr	r3, [pc, #664]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	4ba5      	ldr	r3, [pc, #660]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002150:	2180      	movs	r1, #128	; 0x80
 8002152:	0249      	lsls	r1, r1, #9
 8002154:	430a      	orrs	r2, r1
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	e00b      	b.n	8002172 <HAL_RCC_OscConfig+0xba>
 800215a:	4ba2      	ldr	r3, [pc, #648]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	4ba1      	ldr	r3, [pc, #644]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002160:	49a1      	ldr	r1, [pc, #644]	; (80023e8 <HAL_RCC_OscConfig+0x330>)
 8002162:	400a      	ands	r2, r1
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	4b9f      	ldr	r3, [pc, #636]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	4b9e      	ldr	r3, [pc, #632]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800216c:	499f      	ldr	r1, [pc, #636]	; (80023ec <HAL_RCC_OscConfig+0x334>)
 800216e:	400a      	ands	r2, r1
 8002170:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d014      	beq.n	80021a4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800217a:	f7ff f997 	bl	80014ac <HAL_GetTick>
 800217e:	0003      	movs	r3, r0
 8002180:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002184:	f7ff f992 	bl	80014ac <HAL_GetTick>
 8002188:	0002      	movs	r2, r0
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b64      	cmp	r3, #100	; 0x64
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e298      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002196:	4b93      	ldr	r3, [pc, #588]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	2380      	movs	r3, #128	; 0x80
 800219c:	029b      	lsls	r3, r3, #10
 800219e:	4013      	ands	r3, r2
 80021a0:	d0f0      	beq.n	8002184 <HAL_RCC_OscConfig+0xcc>
 80021a2:	e015      	b.n	80021d0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a4:	f7ff f982 	bl	80014ac <HAL_GetTick>
 80021a8:	0003      	movs	r3, r0
 80021aa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021ac:	e008      	b.n	80021c0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021ae:	f7ff f97d 	bl	80014ac <HAL_GetTick>
 80021b2:	0002      	movs	r2, r0
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b64      	cmp	r3, #100	; 0x64
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e283      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021c0:	4b88      	ldr	r3, [pc, #544]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	2380      	movs	r3, #128	; 0x80
 80021c6:	029b      	lsls	r3, r3, #10
 80021c8:	4013      	ands	r3, r2
 80021ca:	d1f0      	bne.n	80021ae <HAL_RCC_OscConfig+0xf6>
 80021cc:	e000      	b.n	80021d0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ce:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2202      	movs	r2, #2
 80021d6:	4013      	ands	r3, r2
 80021d8:	d100      	bne.n	80021dc <HAL_RCC_OscConfig+0x124>
 80021da:	e099      	b.n	8002310 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021dc:	4b81      	ldr	r3, [pc, #516]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2238      	movs	r2, #56	; 0x38
 80021e2:	4013      	ands	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021e6:	4b7f      	ldr	r3, [pc, #508]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	2203      	movs	r2, #3
 80021ec:	4013      	ands	r3, r2
 80021ee:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	2b10      	cmp	r3, #16
 80021f4:	d102      	bne.n	80021fc <HAL_RCC_OscConfig+0x144>
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d002      	beq.n	8002202 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d135      	bne.n	800226e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002202:	4b78      	ldr	r3, [pc, #480]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	2380      	movs	r3, #128	; 0x80
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	4013      	ands	r3, r2
 800220c:	d005      	beq.n	800221a <HAL_RCC_OscConfig+0x162>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e256      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800221a:	4b72      	ldr	r3, [pc, #456]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	4a74      	ldr	r2, [pc, #464]	; (80023f0 <HAL_RCC_OscConfig+0x338>)
 8002220:	4013      	ands	r3, r2
 8002222:	0019      	movs	r1, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	695b      	ldr	r3, [r3, #20]
 8002228:	021a      	lsls	r2, r3, #8
 800222a:	4b6e      	ldr	r3, [pc, #440]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800222c:	430a      	orrs	r2, r1
 800222e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d112      	bne.n	800225c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002236:	4b6b      	ldr	r3, [pc, #428]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a6e      	ldr	r2, [pc, #440]	; (80023f4 <HAL_RCC_OscConfig+0x33c>)
 800223c:	4013      	ands	r3, r2
 800223e:	0019      	movs	r1, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	691a      	ldr	r2, [r3, #16]
 8002244:	4b67      	ldr	r3, [pc, #412]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002246:	430a      	orrs	r2, r1
 8002248:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800224a:	4b66      	ldr	r3, [pc, #408]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	0adb      	lsrs	r3, r3, #11
 8002250:	2207      	movs	r2, #7
 8002252:	4013      	ands	r3, r2
 8002254:	4a68      	ldr	r2, [pc, #416]	; (80023f8 <HAL_RCC_OscConfig+0x340>)
 8002256:	40da      	lsrs	r2, r3
 8002258:	4b68      	ldr	r3, [pc, #416]	; (80023fc <HAL_RCC_OscConfig+0x344>)
 800225a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800225c:	4b68      	ldr	r3, [pc, #416]	; (8002400 <HAL_RCC_OscConfig+0x348>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	0018      	movs	r0, r3
 8002262:	f7ff f8c7 	bl	80013f4 <HAL_InitTick>
 8002266:	1e03      	subs	r3, r0, #0
 8002268:	d051      	beq.n	800230e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e22c      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d030      	beq.n	80022d8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002276:	4b5b      	ldr	r3, [pc, #364]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a5e      	ldr	r2, [pc, #376]	; (80023f4 <HAL_RCC_OscConfig+0x33c>)
 800227c:	4013      	ands	r3, r2
 800227e:	0019      	movs	r1, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	691a      	ldr	r2, [r3, #16]
 8002284:	4b57      	ldr	r3, [pc, #348]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002286:	430a      	orrs	r2, r1
 8002288:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800228a:	4b56      	ldr	r3, [pc, #344]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	4b55      	ldr	r3, [pc, #340]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002290:	2180      	movs	r1, #128	; 0x80
 8002292:	0049      	lsls	r1, r1, #1
 8002294:	430a      	orrs	r2, r1
 8002296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002298:	f7ff f908 	bl	80014ac <HAL_GetTick>
 800229c:	0003      	movs	r3, r0
 800229e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022a0:	e008      	b.n	80022b4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022a2:	f7ff f903 	bl	80014ac <HAL_GetTick>
 80022a6:	0002      	movs	r2, r0
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e209      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022b4:	4b4b      	ldr	r3, [pc, #300]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	2380      	movs	r3, #128	; 0x80
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	4013      	ands	r3, r2
 80022be:	d0f0      	beq.n	80022a2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c0:	4b48      	ldr	r3, [pc, #288]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	4a4a      	ldr	r2, [pc, #296]	; (80023f0 <HAL_RCC_OscConfig+0x338>)
 80022c6:	4013      	ands	r3, r2
 80022c8:	0019      	movs	r1, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	021a      	lsls	r2, r3, #8
 80022d0:	4b44      	ldr	r3, [pc, #272]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80022d2:	430a      	orrs	r2, r1
 80022d4:	605a      	str	r2, [r3, #4]
 80022d6:	e01b      	b.n	8002310 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80022d8:	4b42      	ldr	r3, [pc, #264]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	4b41      	ldr	r3, [pc, #260]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80022de:	4949      	ldr	r1, [pc, #292]	; (8002404 <HAL_RCC_OscConfig+0x34c>)
 80022e0:	400a      	ands	r2, r1
 80022e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e4:	f7ff f8e2 	bl	80014ac <HAL_GetTick>
 80022e8:	0003      	movs	r3, r0
 80022ea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ee:	f7ff f8dd 	bl	80014ac <HAL_GetTick>
 80022f2:	0002      	movs	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e1e3      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002300:	4b38      	ldr	r3, [pc, #224]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	4013      	ands	r3, r2
 800230a:	d1f0      	bne.n	80022ee <HAL_RCC_OscConfig+0x236>
 800230c:	e000      	b.n	8002310 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800230e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2208      	movs	r2, #8
 8002316:	4013      	ands	r3, r2
 8002318:	d047      	beq.n	80023aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800231a:	4b32      	ldr	r3, [pc, #200]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	2238      	movs	r2, #56	; 0x38
 8002320:	4013      	ands	r3, r2
 8002322:	2b18      	cmp	r3, #24
 8002324:	d10a      	bne.n	800233c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002326:	4b2f      	ldr	r3, [pc, #188]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800232a:	2202      	movs	r2, #2
 800232c:	4013      	ands	r3, r2
 800232e:	d03c      	beq.n	80023aa <HAL_RCC_OscConfig+0x2f2>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d138      	bne.n	80023aa <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e1c5      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d019      	beq.n	8002378 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002344:	4b27      	ldr	r3, [pc, #156]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002346:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002348:	4b26      	ldr	r3, [pc, #152]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800234a:	2101      	movs	r1, #1
 800234c:	430a      	orrs	r2, r1
 800234e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002350:	f7ff f8ac 	bl	80014ac <HAL_GetTick>
 8002354:	0003      	movs	r3, r0
 8002356:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002358:	e008      	b.n	800236c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800235a:	f7ff f8a7 	bl	80014ac <HAL_GetTick>
 800235e:	0002      	movs	r2, r0
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d901      	bls.n	800236c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e1ad      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800236c:	4b1d      	ldr	r3, [pc, #116]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800236e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002370:	2202      	movs	r2, #2
 8002372:	4013      	ands	r3, r2
 8002374:	d0f1      	beq.n	800235a <HAL_RCC_OscConfig+0x2a2>
 8002376:	e018      	b.n	80023aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002378:	4b1a      	ldr	r3, [pc, #104]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800237a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800237c:	4b19      	ldr	r3, [pc, #100]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800237e:	2101      	movs	r1, #1
 8002380:	438a      	bics	r2, r1
 8002382:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002384:	f7ff f892 	bl	80014ac <HAL_GetTick>
 8002388:	0003      	movs	r3, r0
 800238a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800238c:	e008      	b.n	80023a0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800238e:	f7ff f88d 	bl	80014ac <HAL_GetTick>
 8002392:	0002      	movs	r2, r0
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	2b02      	cmp	r3, #2
 800239a:	d901      	bls.n	80023a0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e193      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023a0:	4b10      	ldr	r3, [pc, #64]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80023a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023a4:	2202      	movs	r2, #2
 80023a6:	4013      	ands	r3, r2
 80023a8:	d1f1      	bne.n	800238e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2204      	movs	r2, #4
 80023b0:	4013      	ands	r3, r2
 80023b2:	d100      	bne.n	80023b6 <HAL_RCC_OscConfig+0x2fe>
 80023b4:	e0c6      	b.n	8002544 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023b6:	231f      	movs	r3, #31
 80023b8:	18fb      	adds	r3, r7, r3
 80023ba:	2200      	movs	r2, #0
 80023bc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80023be:	4b09      	ldr	r3, [pc, #36]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	2238      	movs	r2, #56	; 0x38
 80023c4:	4013      	ands	r3, r2
 80023c6:	2b20      	cmp	r3, #32
 80023c8:	d11e      	bne.n	8002408 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80023ca:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80023cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ce:	2202      	movs	r2, #2
 80023d0:	4013      	ands	r3, r2
 80023d2:	d100      	bne.n	80023d6 <HAL_RCC_OscConfig+0x31e>
 80023d4:	e0b6      	b.n	8002544 <HAL_RCC_OscConfig+0x48c>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d000      	beq.n	80023e0 <HAL_RCC_OscConfig+0x328>
 80023de:	e0b1      	b.n	8002544 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e171      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
 80023e4:	40021000 	.word	0x40021000
 80023e8:	fffeffff 	.word	0xfffeffff
 80023ec:	fffbffff 	.word	0xfffbffff
 80023f0:	ffff80ff 	.word	0xffff80ff
 80023f4:	ffffc7ff 	.word	0xffffc7ff
 80023f8:	00f42400 	.word	0x00f42400
 80023fc:	20000084 	.word	0x20000084
 8002400:	20000088 	.word	0x20000088
 8002404:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002408:	4bb1      	ldr	r3, [pc, #708]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800240a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800240c:	2380      	movs	r3, #128	; 0x80
 800240e:	055b      	lsls	r3, r3, #21
 8002410:	4013      	ands	r3, r2
 8002412:	d101      	bne.n	8002418 <HAL_RCC_OscConfig+0x360>
 8002414:	2301      	movs	r3, #1
 8002416:	e000      	b.n	800241a <HAL_RCC_OscConfig+0x362>
 8002418:	2300      	movs	r3, #0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d011      	beq.n	8002442 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800241e:	4bac      	ldr	r3, [pc, #688]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002420:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002422:	4bab      	ldr	r3, [pc, #684]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002424:	2180      	movs	r1, #128	; 0x80
 8002426:	0549      	lsls	r1, r1, #21
 8002428:	430a      	orrs	r2, r1
 800242a:	63da      	str	r2, [r3, #60]	; 0x3c
 800242c:	4ba8      	ldr	r3, [pc, #672]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800242e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002430:	2380      	movs	r3, #128	; 0x80
 8002432:	055b      	lsls	r3, r3, #21
 8002434:	4013      	ands	r3, r2
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800243a:	231f      	movs	r3, #31
 800243c:	18fb      	adds	r3, r7, r3
 800243e:	2201      	movs	r2, #1
 8002440:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002442:	4ba4      	ldr	r3, [pc, #656]	; (80026d4 <HAL_RCC_OscConfig+0x61c>)
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	2380      	movs	r3, #128	; 0x80
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	4013      	ands	r3, r2
 800244c:	d11a      	bne.n	8002484 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800244e:	4ba1      	ldr	r3, [pc, #644]	; (80026d4 <HAL_RCC_OscConfig+0x61c>)
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	4ba0      	ldr	r3, [pc, #640]	; (80026d4 <HAL_RCC_OscConfig+0x61c>)
 8002454:	2180      	movs	r1, #128	; 0x80
 8002456:	0049      	lsls	r1, r1, #1
 8002458:	430a      	orrs	r2, r1
 800245a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800245c:	f7ff f826 	bl	80014ac <HAL_GetTick>
 8002460:	0003      	movs	r3, r0
 8002462:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002466:	f7ff f821 	bl	80014ac <HAL_GetTick>
 800246a:	0002      	movs	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e127      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002478:	4b96      	ldr	r3, [pc, #600]	; (80026d4 <HAL_RCC_OscConfig+0x61c>)
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	2380      	movs	r3, #128	; 0x80
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	4013      	ands	r3, r2
 8002482:	d0f0      	beq.n	8002466 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d106      	bne.n	800249a <HAL_RCC_OscConfig+0x3e2>
 800248c:	4b90      	ldr	r3, [pc, #576]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800248e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002490:	4b8f      	ldr	r3, [pc, #572]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002492:	2101      	movs	r1, #1
 8002494:	430a      	orrs	r2, r1
 8002496:	65da      	str	r2, [r3, #92]	; 0x5c
 8002498:	e01c      	b.n	80024d4 <HAL_RCC_OscConfig+0x41c>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	2b05      	cmp	r3, #5
 80024a0:	d10c      	bne.n	80024bc <HAL_RCC_OscConfig+0x404>
 80024a2:	4b8b      	ldr	r3, [pc, #556]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024a6:	4b8a      	ldr	r3, [pc, #552]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024a8:	2104      	movs	r1, #4
 80024aa:	430a      	orrs	r2, r1
 80024ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80024ae:	4b88      	ldr	r3, [pc, #544]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024b0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024b2:	4b87      	ldr	r3, [pc, #540]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024b4:	2101      	movs	r1, #1
 80024b6:	430a      	orrs	r2, r1
 80024b8:	65da      	str	r2, [r3, #92]	; 0x5c
 80024ba:	e00b      	b.n	80024d4 <HAL_RCC_OscConfig+0x41c>
 80024bc:	4b84      	ldr	r3, [pc, #528]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024c0:	4b83      	ldr	r3, [pc, #524]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024c2:	2101      	movs	r1, #1
 80024c4:	438a      	bics	r2, r1
 80024c6:	65da      	str	r2, [r3, #92]	; 0x5c
 80024c8:	4b81      	ldr	r3, [pc, #516]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024ca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024cc:	4b80      	ldr	r3, [pc, #512]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024ce:	2104      	movs	r1, #4
 80024d0:	438a      	bics	r2, r1
 80024d2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d014      	beq.n	8002506 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024dc:	f7fe ffe6 	bl	80014ac <HAL_GetTick>
 80024e0:	0003      	movs	r3, r0
 80024e2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024e4:	e009      	b.n	80024fa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024e6:	f7fe ffe1 	bl	80014ac <HAL_GetTick>
 80024ea:	0002      	movs	r2, r0
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	4a79      	ldr	r2, [pc, #484]	; (80026d8 <HAL_RCC_OscConfig+0x620>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e0e6      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024fa:	4b75      	ldr	r3, [pc, #468]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024fe:	2202      	movs	r2, #2
 8002500:	4013      	ands	r3, r2
 8002502:	d0f0      	beq.n	80024e6 <HAL_RCC_OscConfig+0x42e>
 8002504:	e013      	b.n	800252e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002506:	f7fe ffd1 	bl	80014ac <HAL_GetTick>
 800250a:	0003      	movs	r3, r0
 800250c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800250e:	e009      	b.n	8002524 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002510:	f7fe ffcc 	bl	80014ac <HAL_GetTick>
 8002514:	0002      	movs	r2, r0
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	4a6f      	ldr	r2, [pc, #444]	; (80026d8 <HAL_RCC_OscConfig+0x620>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e0d1      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002524:	4b6a      	ldr	r3, [pc, #424]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002526:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002528:	2202      	movs	r2, #2
 800252a:	4013      	ands	r3, r2
 800252c:	d1f0      	bne.n	8002510 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800252e:	231f      	movs	r3, #31
 8002530:	18fb      	adds	r3, r7, r3
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d105      	bne.n	8002544 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002538:	4b65      	ldr	r3, [pc, #404]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800253a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800253c:	4b64      	ldr	r3, [pc, #400]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800253e:	4967      	ldr	r1, [pc, #412]	; (80026dc <HAL_RCC_OscConfig+0x624>)
 8002540:	400a      	ands	r2, r1
 8002542:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69db      	ldr	r3, [r3, #28]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d100      	bne.n	800254e <HAL_RCC_OscConfig+0x496>
 800254c:	e0bb      	b.n	80026c6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800254e:	4b60      	ldr	r3, [pc, #384]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	2238      	movs	r2, #56	; 0x38
 8002554:	4013      	ands	r3, r2
 8002556:	2b10      	cmp	r3, #16
 8002558:	d100      	bne.n	800255c <HAL_RCC_OscConfig+0x4a4>
 800255a:	e07b      	b.n	8002654 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	69db      	ldr	r3, [r3, #28]
 8002560:	2b02      	cmp	r3, #2
 8002562:	d156      	bne.n	8002612 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002564:	4b5a      	ldr	r3, [pc, #360]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	4b59      	ldr	r3, [pc, #356]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800256a:	495d      	ldr	r1, [pc, #372]	; (80026e0 <HAL_RCC_OscConfig+0x628>)
 800256c:	400a      	ands	r2, r1
 800256e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002570:	f7fe ff9c 	bl	80014ac <HAL_GetTick>
 8002574:	0003      	movs	r3, r0
 8002576:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800257a:	f7fe ff97 	bl	80014ac <HAL_GetTick>
 800257e:	0002      	movs	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e09d      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800258c:	4b50      	ldr	r3, [pc, #320]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	2380      	movs	r3, #128	; 0x80
 8002592:	049b      	lsls	r3, r3, #18
 8002594:	4013      	ands	r3, r2
 8002596:	d1f0      	bne.n	800257a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002598:	4b4d      	ldr	r3, [pc, #308]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	4a51      	ldr	r2, [pc, #324]	; (80026e4 <HAL_RCC_OscConfig+0x62c>)
 800259e:	4013      	ands	r3, r2
 80025a0:	0019      	movs	r1, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a1a      	ldr	r2, [r3, #32]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025aa:	431a      	orrs	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b0:	021b      	lsls	r3, r3, #8
 80025b2:	431a      	orrs	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b8:	431a      	orrs	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	431a      	orrs	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c4:	431a      	orrs	r2, r3
 80025c6:	4b42      	ldr	r3, [pc, #264]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80025c8:	430a      	orrs	r2, r1
 80025ca:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025cc:	4b40      	ldr	r3, [pc, #256]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	4b3f      	ldr	r3, [pc, #252]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80025d2:	2180      	movs	r1, #128	; 0x80
 80025d4:	0449      	lsls	r1, r1, #17
 80025d6:	430a      	orrs	r2, r1
 80025d8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80025da:	4b3d      	ldr	r3, [pc, #244]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	4b3c      	ldr	r3, [pc, #240]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80025e0:	2180      	movs	r1, #128	; 0x80
 80025e2:	0549      	lsls	r1, r1, #21
 80025e4:	430a      	orrs	r2, r1
 80025e6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e8:	f7fe ff60 	bl	80014ac <HAL_GetTick>
 80025ec:	0003      	movs	r3, r0
 80025ee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025f0:	e008      	b.n	8002604 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f2:	f7fe ff5b 	bl	80014ac <HAL_GetTick>
 80025f6:	0002      	movs	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e061      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002604:	4b32      	ldr	r3, [pc, #200]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	2380      	movs	r3, #128	; 0x80
 800260a:	049b      	lsls	r3, r3, #18
 800260c:	4013      	ands	r3, r2
 800260e:	d0f0      	beq.n	80025f2 <HAL_RCC_OscConfig+0x53a>
 8002610:	e059      	b.n	80026c6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002612:	4b2f      	ldr	r3, [pc, #188]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	4b2e      	ldr	r3, [pc, #184]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002618:	4931      	ldr	r1, [pc, #196]	; (80026e0 <HAL_RCC_OscConfig+0x628>)
 800261a:	400a      	ands	r2, r1
 800261c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261e:	f7fe ff45 	bl	80014ac <HAL_GetTick>
 8002622:	0003      	movs	r3, r0
 8002624:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002626:	e008      	b.n	800263a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002628:	f7fe ff40 	bl	80014ac <HAL_GetTick>
 800262c:	0002      	movs	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d901      	bls.n	800263a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e046      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800263a:	4b25      	ldr	r3, [pc, #148]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	2380      	movs	r3, #128	; 0x80
 8002640:	049b      	lsls	r3, r3, #18
 8002642:	4013      	ands	r3, r2
 8002644:	d1f0      	bne.n	8002628 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002646:	4b22      	ldr	r3, [pc, #136]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	4b21      	ldr	r3, [pc, #132]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800264c:	4926      	ldr	r1, [pc, #152]	; (80026e8 <HAL_RCC_OscConfig+0x630>)
 800264e:	400a      	ands	r2, r1
 8002650:	60da      	str	r2, [r3, #12]
 8002652:	e038      	b.n	80026c6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	69db      	ldr	r3, [r3, #28]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d101      	bne.n	8002660 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e033      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002660:	4b1b      	ldr	r3, [pc, #108]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	2203      	movs	r2, #3
 800266a:	401a      	ands	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	429a      	cmp	r2, r3
 8002672:	d126      	bne.n	80026c2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	2270      	movs	r2, #112	; 0x70
 8002678:	401a      	ands	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800267e:	429a      	cmp	r2, r3
 8002680:	d11f      	bne.n	80026c2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	23fe      	movs	r3, #254	; 0xfe
 8002686:	01db      	lsls	r3, r3, #7
 8002688:	401a      	ands	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800268e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002690:	429a      	cmp	r2, r3
 8002692:	d116      	bne.n	80026c2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	23f8      	movs	r3, #248	; 0xf8
 8002698:	039b      	lsls	r3, r3, #14
 800269a:	401a      	ands	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d10e      	bne.n	80026c2 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	23e0      	movs	r3, #224	; 0xe0
 80026a8:	051b      	lsls	r3, r3, #20
 80026aa:	401a      	ands	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d106      	bne.n	80026c2 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	0f5b      	lsrs	r3, r3, #29
 80026b8:	075a      	lsls	r2, r3, #29
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80026be:	429a      	cmp	r2, r3
 80026c0:	d001      	beq.n	80026c6 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e000      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	0018      	movs	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	b008      	add	sp, #32
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40007000 	.word	0x40007000
 80026d8:	00001388 	.word	0x00001388
 80026dc:	efffffff 	.word	0xefffffff
 80026e0:	feffffff 	.word	0xfeffffff
 80026e4:	11c1808c 	.word	0x11c1808c
 80026e8:	eefefffc 	.word	0xeefefffc

080026ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d101      	bne.n	8002700 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0e9      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002700:	4b76      	ldr	r3, [pc, #472]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2207      	movs	r2, #7
 8002706:	4013      	ands	r3, r2
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	429a      	cmp	r2, r3
 800270c:	d91e      	bls.n	800274c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800270e:	4b73      	ldr	r3, [pc, #460]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2207      	movs	r2, #7
 8002714:	4393      	bics	r3, r2
 8002716:	0019      	movs	r1, r3
 8002718:	4b70      	ldr	r3, [pc, #448]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 800271a:	683a      	ldr	r2, [r7, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002720:	f7fe fec4 	bl	80014ac <HAL_GetTick>
 8002724:	0003      	movs	r3, r0
 8002726:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002728:	e009      	b.n	800273e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800272a:	f7fe febf 	bl	80014ac <HAL_GetTick>
 800272e:	0002      	movs	r2, r0
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	4a6a      	ldr	r2, [pc, #424]	; (80028e0 <HAL_RCC_ClockConfig+0x1f4>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d901      	bls.n	800273e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e0ca      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800273e:	4b67      	ldr	r3, [pc, #412]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2207      	movs	r2, #7
 8002744:	4013      	ands	r3, r2
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	429a      	cmp	r2, r3
 800274a:	d1ee      	bne.n	800272a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2202      	movs	r2, #2
 8002752:	4013      	ands	r3, r2
 8002754:	d015      	beq.n	8002782 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2204      	movs	r2, #4
 800275c:	4013      	ands	r3, r2
 800275e:	d006      	beq.n	800276e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002760:	4b60      	ldr	r3, [pc, #384]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002762:	689a      	ldr	r2, [r3, #8]
 8002764:	4b5f      	ldr	r3, [pc, #380]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002766:	21e0      	movs	r1, #224	; 0xe0
 8002768:	01c9      	lsls	r1, r1, #7
 800276a:	430a      	orrs	r2, r1
 800276c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800276e:	4b5d      	ldr	r3, [pc, #372]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	4a5d      	ldr	r2, [pc, #372]	; (80028e8 <HAL_RCC_ClockConfig+0x1fc>)
 8002774:	4013      	ands	r3, r2
 8002776:	0019      	movs	r1, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689a      	ldr	r2, [r3, #8]
 800277c:	4b59      	ldr	r3, [pc, #356]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 800277e:	430a      	orrs	r2, r1
 8002780:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2201      	movs	r2, #1
 8002788:	4013      	ands	r3, r2
 800278a:	d057      	beq.n	800283c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d107      	bne.n	80027a4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002794:	4b53      	ldr	r3, [pc, #332]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	2380      	movs	r3, #128	; 0x80
 800279a:	029b      	lsls	r3, r3, #10
 800279c:	4013      	ands	r3, r2
 800279e:	d12b      	bne.n	80027f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e097      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d107      	bne.n	80027bc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027ac:	4b4d      	ldr	r3, [pc, #308]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	2380      	movs	r3, #128	; 0x80
 80027b2:	049b      	lsls	r3, r3, #18
 80027b4:	4013      	ands	r3, r2
 80027b6:	d11f      	bne.n	80027f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e08b      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d107      	bne.n	80027d4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027c4:	4b47      	ldr	r3, [pc, #284]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	2380      	movs	r3, #128	; 0x80
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	4013      	ands	r3, r2
 80027ce:	d113      	bne.n	80027f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e07f      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	2b03      	cmp	r3, #3
 80027da:	d106      	bne.n	80027ea <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027dc:	4b41      	ldr	r3, [pc, #260]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80027de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027e0:	2202      	movs	r2, #2
 80027e2:	4013      	ands	r3, r2
 80027e4:	d108      	bne.n	80027f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e074      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027ea:	4b3e      	ldr	r3, [pc, #248]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80027ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ee:	2202      	movs	r2, #2
 80027f0:	4013      	ands	r3, r2
 80027f2:	d101      	bne.n	80027f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e06d      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027f8:	4b3a      	ldr	r3, [pc, #232]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2207      	movs	r2, #7
 80027fe:	4393      	bics	r3, r2
 8002800:	0019      	movs	r1, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	4b37      	ldr	r3, [pc, #220]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002808:	430a      	orrs	r2, r1
 800280a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800280c:	f7fe fe4e 	bl	80014ac <HAL_GetTick>
 8002810:	0003      	movs	r3, r0
 8002812:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002814:	e009      	b.n	800282a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002816:	f7fe fe49 	bl	80014ac <HAL_GetTick>
 800281a:	0002      	movs	r2, r0
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	4a2f      	ldr	r2, [pc, #188]	; (80028e0 <HAL_RCC_ClockConfig+0x1f4>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d901      	bls.n	800282a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e054      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282a:	4b2e      	ldr	r3, [pc, #184]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	2238      	movs	r2, #56	; 0x38
 8002830:	401a      	ands	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	429a      	cmp	r2, r3
 800283a:	d1ec      	bne.n	8002816 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800283c:	4b27      	ldr	r3, [pc, #156]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2207      	movs	r2, #7
 8002842:	4013      	ands	r3, r2
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	429a      	cmp	r2, r3
 8002848:	d21e      	bcs.n	8002888 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800284a:	4b24      	ldr	r3, [pc, #144]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2207      	movs	r2, #7
 8002850:	4393      	bics	r3, r2
 8002852:	0019      	movs	r1, r3
 8002854:	4b21      	ldr	r3, [pc, #132]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	430a      	orrs	r2, r1
 800285a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800285c:	f7fe fe26 	bl	80014ac <HAL_GetTick>
 8002860:	0003      	movs	r3, r0
 8002862:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002864:	e009      	b.n	800287a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002866:	f7fe fe21 	bl	80014ac <HAL_GetTick>
 800286a:	0002      	movs	r2, r0
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	4a1b      	ldr	r2, [pc, #108]	; (80028e0 <HAL_RCC_ClockConfig+0x1f4>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d901      	bls.n	800287a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e02c      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800287a:	4b18      	ldr	r3, [pc, #96]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2207      	movs	r2, #7
 8002880:	4013      	ands	r3, r2
 8002882:	683a      	ldr	r2, [r7, #0]
 8002884:	429a      	cmp	r2, r3
 8002886:	d1ee      	bne.n	8002866 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2204      	movs	r2, #4
 800288e:	4013      	ands	r3, r2
 8002890:	d009      	beq.n	80028a6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002892:	4b14      	ldr	r3, [pc, #80]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	4a15      	ldr	r2, [pc, #84]	; (80028ec <HAL_RCC_ClockConfig+0x200>)
 8002898:	4013      	ands	r3, r2
 800289a:	0019      	movs	r1, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	68da      	ldr	r2, [r3, #12]
 80028a0:	4b10      	ldr	r3, [pc, #64]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80028a2:	430a      	orrs	r2, r1
 80028a4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80028a6:	f000 f829 	bl	80028fc <HAL_RCC_GetSysClockFreq>
 80028aa:	0001      	movs	r1, r0
 80028ac:	4b0d      	ldr	r3, [pc, #52]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	0a1b      	lsrs	r3, r3, #8
 80028b2:	220f      	movs	r2, #15
 80028b4:	401a      	ands	r2, r3
 80028b6:	4b0e      	ldr	r3, [pc, #56]	; (80028f0 <HAL_RCC_ClockConfig+0x204>)
 80028b8:	0092      	lsls	r2, r2, #2
 80028ba:	58d3      	ldr	r3, [r2, r3]
 80028bc:	221f      	movs	r2, #31
 80028be:	4013      	ands	r3, r2
 80028c0:	000a      	movs	r2, r1
 80028c2:	40da      	lsrs	r2, r3
 80028c4:	4b0b      	ldr	r3, [pc, #44]	; (80028f4 <HAL_RCC_ClockConfig+0x208>)
 80028c6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80028c8:	4b0b      	ldr	r3, [pc, #44]	; (80028f8 <HAL_RCC_ClockConfig+0x20c>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	0018      	movs	r0, r3
 80028ce:	f7fe fd91 	bl	80013f4 <HAL_InitTick>
 80028d2:	0003      	movs	r3, r0
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b004      	add	sp, #16
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40022000 	.word	0x40022000
 80028e0:	00001388 	.word	0x00001388
 80028e4:	40021000 	.word	0x40021000
 80028e8:	fffff0ff 	.word	0xfffff0ff
 80028ec:	ffff8fff 	.word	0xffff8fff
 80028f0:	08007488 	.word	0x08007488
 80028f4:	20000084 	.word	0x20000084
 80028f8:	20000088 	.word	0x20000088

080028fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002902:	4b3c      	ldr	r3, [pc, #240]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	2238      	movs	r2, #56	; 0x38
 8002908:	4013      	ands	r3, r2
 800290a:	d10f      	bne.n	800292c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800290c:	4b39      	ldr	r3, [pc, #228]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	0adb      	lsrs	r3, r3, #11
 8002912:	2207      	movs	r2, #7
 8002914:	4013      	ands	r3, r2
 8002916:	2201      	movs	r2, #1
 8002918:	409a      	lsls	r2, r3
 800291a:	0013      	movs	r3, r2
 800291c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800291e:	6839      	ldr	r1, [r7, #0]
 8002920:	4835      	ldr	r0, [pc, #212]	; (80029f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002922:	f7fd fc01 	bl	8000128 <__udivsi3>
 8002926:	0003      	movs	r3, r0
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	e05d      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800292c:	4b31      	ldr	r3, [pc, #196]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	2238      	movs	r2, #56	; 0x38
 8002932:	4013      	ands	r3, r2
 8002934:	2b08      	cmp	r3, #8
 8002936:	d102      	bne.n	800293e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002938:	4b30      	ldr	r3, [pc, #192]	; (80029fc <HAL_RCC_GetSysClockFreq+0x100>)
 800293a:	613b      	str	r3, [r7, #16]
 800293c:	e054      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800293e:	4b2d      	ldr	r3, [pc, #180]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	2238      	movs	r2, #56	; 0x38
 8002944:	4013      	ands	r3, r2
 8002946:	2b10      	cmp	r3, #16
 8002948:	d138      	bne.n	80029bc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800294a:	4b2a      	ldr	r3, [pc, #168]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	2203      	movs	r2, #3
 8002950:	4013      	ands	r3, r2
 8002952:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002954:	4b27      	ldr	r3, [pc, #156]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	091b      	lsrs	r3, r3, #4
 800295a:	2207      	movs	r2, #7
 800295c:	4013      	ands	r3, r2
 800295e:	3301      	adds	r3, #1
 8002960:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2b03      	cmp	r3, #3
 8002966:	d10d      	bne.n	8002984 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002968:	68b9      	ldr	r1, [r7, #8]
 800296a:	4824      	ldr	r0, [pc, #144]	; (80029fc <HAL_RCC_GetSysClockFreq+0x100>)
 800296c:	f7fd fbdc 	bl	8000128 <__udivsi3>
 8002970:	0003      	movs	r3, r0
 8002972:	0019      	movs	r1, r3
 8002974:	4b1f      	ldr	r3, [pc, #124]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	0a1b      	lsrs	r3, r3, #8
 800297a:	227f      	movs	r2, #127	; 0x7f
 800297c:	4013      	ands	r3, r2
 800297e:	434b      	muls	r3, r1
 8002980:	617b      	str	r3, [r7, #20]
        break;
 8002982:	e00d      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002984:	68b9      	ldr	r1, [r7, #8]
 8002986:	481c      	ldr	r0, [pc, #112]	; (80029f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002988:	f7fd fbce 	bl	8000128 <__udivsi3>
 800298c:	0003      	movs	r3, r0
 800298e:	0019      	movs	r1, r3
 8002990:	4b18      	ldr	r3, [pc, #96]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	0a1b      	lsrs	r3, r3, #8
 8002996:	227f      	movs	r2, #127	; 0x7f
 8002998:	4013      	ands	r3, r2
 800299a:	434b      	muls	r3, r1
 800299c:	617b      	str	r3, [r7, #20]
        break;
 800299e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80029a0:	4b14      	ldr	r3, [pc, #80]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	0f5b      	lsrs	r3, r3, #29
 80029a6:	2207      	movs	r2, #7
 80029a8:	4013      	ands	r3, r2
 80029aa:	3301      	adds	r3, #1
 80029ac:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	6978      	ldr	r0, [r7, #20]
 80029b2:	f7fd fbb9 	bl	8000128 <__udivsi3>
 80029b6:	0003      	movs	r3, r0
 80029b8:	613b      	str	r3, [r7, #16]
 80029ba:	e015      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80029bc:	4b0d      	ldr	r3, [pc, #52]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	2238      	movs	r2, #56	; 0x38
 80029c2:	4013      	ands	r3, r2
 80029c4:	2b20      	cmp	r3, #32
 80029c6:	d103      	bne.n	80029d0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80029c8:	2380      	movs	r3, #128	; 0x80
 80029ca:	021b      	lsls	r3, r3, #8
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	e00b      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80029d0:	4b08      	ldr	r3, [pc, #32]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	2238      	movs	r2, #56	; 0x38
 80029d6:	4013      	ands	r3, r2
 80029d8:	2b18      	cmp	r3, #24
 80029da:	d103      	bne.n	80029e4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80029dc:	23fa      	movs	r3, #250	; 0xfa
 80029de:	01db      	lsls	r3, r3, #7
 80029e0:	613b      	str	r3, [r7, #16]
 80029e2:	e001      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80029e4:	2300      	movs	r3, #0
 80029e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80029e8:	693b      	ldr	r3, [r7, #16]
}
 80029ea:	0018      	movs	r0, r3
 80029ec:	46bd      	mov	sp, r7
 80029ee:	b006      	add	sp, #24
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	46c0      	nop			; (mov r8, r8)
 80029f4:	40021000 	.word	0x40021000
 80029f8:	00f42400 	.word	0x00f42400
 80029fc:	007a1200 	.word	0x007a1200

08002a00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a04:	4b02      	ldr	r3, [pc, #8]	; (8002a10 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a06:	681b      	ldr	r3, [r3, #0]
}
 8002a08:	0018      	movs	r0, r3
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	46c0      	nop			; (mov r8, r8)
 8002a10:	20000084 	.word	0x20000084

08002a14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a14:	b5b0      	push	{r4, r5, r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002a18:	f7ff fff2 	bl	8002a00 <HAL_RCC_GetHCLKFreq>
 8002a1c:	0004      	movs	r4, r0
 8002a1e:	f7ff fb3f 	bl	80020a0 <LL_RCC_GetAPB1Prescaler>
 8002a22:	0003      	movs	r3, r0
 8002a24:	0b1a      	lsrs	r2, r3, #12
 8002a26:	4b05      	ldr	r3, [pc, #20]	; (8002a3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a28:	0092      	lsls	r2, r2, #2
 8002a2a:	58d3      	ldr	r3, [r2, r3]
 8002a2c:	221f      	movs	r2, #31
 8002a2e:	4013      	ands	r3, r2
 8002a30:	40dc      	lsrs	r4, r3
 8002a32:	0023      	movs	r3, r4
}
 8002a34:	0018      	movs	r0, r3
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bdb0      	pop	{r4, r5, r7, pc}
 8002a3a:	46c0      	nop			; (mov r8, r8)
 8002a3c:	080074c8 	.word	0x080074c8

08002a40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002a48:	2313      	movs	r3, #19
 8002a4a:	18fb      	adds	r3, r7, r3
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a50:	2312      	movs	r3, #18
 8002a52:	18fb      	adds	r3, r7, r3
 8002a54:	2200      	movs	r2, #0
 8002a56:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	2380      	movs	r3, #128	; 0x80
 8002a5e:	029b      	lsls	r3, r3, #10
 8002a60:	4013      	ands	r3, r2
 8002a62:	d100      	bne.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002a64:	e0a3      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a66:	2011      	movs	r0, #17
 8002a68:	183b      	adds	r3, r7, r0
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a6e:	4ba5      	ldr	r3, [pc, #660]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a72:	2380      	movs	r3, #128	; 0x80
 8002a74:	055b      	lsls	r3, r3, #21
 8002a76:	4013      	ands	r3, r2
 8002a78:	d110      	bne.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a7a:	4ba2      	ldr	r3, [pc, #648]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a7e:	4ba1      	ldr	r3, [pc, #644]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a80:	2180      	movs	r1, #128	; 0x80
 8002a82:	0549      	lsls	r1, r1, #21
 8002a84:	430a      	orrs	r2, r1
 8002a86:	63da      	str	r2, [r3, #60]	; 0x3c
 8002a88:	4b9e      	ldr	r3, [pc, #632]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a8c:	2380      	movs	r3, #128	; 0x80
 8002a8e:	055b      	lsls	r3, r3, #21
 8002a90:	4013      	ands	r3, r2
 8002a92:	60bb      	str	r3, [r7, #8]
 8002a94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a96:	183b      	adds	r3, r7, r0
 8002a98:	2201      	movs	r2, #1
 8002a9a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a9c:	4b9a      	ldr	r3, [pc, #616]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	4b99      	ldr	r3, [pc, #612]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002aa2:	2180      	movs	r1, #128	; 0x80
 8002aa4:	0049      	lsls	r1, r1, #1
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002aaa:	f7fe fcff 	bl	80014ac <HAL_GetTick>
 8002aae:	0003      	movs	r3, r0
 8002ab0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ab2:	e00b      	b.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ab4:	f7fe fcfa 	bl	80014ac <HAL_GetTick>
 8002ab8:	0002      	movs	r2, r0
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d904      	bls.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002ac2:	2313      	movs	r3, #19
 8002ac4:	18fb      	adds	r3, r7, r3
 8002ac6:	2203      	movs	r2, #3
 8002ac8:	701a      	strb	r2, [r3, #0]
        break;
 8002aca:	e005      	b.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002acc:	4b8e      	ldr	r3, [pc, #568]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	2380      	movs	r3, #128	; 0x80
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	d0ed      	beq.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002ad8:	2313      	movs	r3, #19
 8002ada:	18fb      	adds	r3, r7, r3
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d154      	bne.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ae2:	4b88      	ldr	r3, [pc, #544]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ae4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ae6:	23c0      	movs	r3, #192	; 0xc0
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4013      	ands	r3, r2
 8002aec:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d019      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d014      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002afe:	4b81      	ldr	r3, [pc, #516]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b02:	4a82      	ldr	r2, [pc, #520]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002b04:	4013      	ands	r3, r2
 8002b06:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b08:	4b7e      	ldr	r3, [pc, #504]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b0a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b0c:	4b7d      	ldr	r3, [pc, #500]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b0e:	2180      	movs	r1, #128	; 0x80
 8002b10:	0249      	lsls	r1, r1, #9
 8002b12:	430a      	orrs	r2, r1
 8002b14:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b16:	4b7b      	ldr	r3, [pc, #492]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b18:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b1a:	4b7a      	ldr	r3, [pc, #488]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b1c:	497c      	ldr	r1, [pc, #496]	; (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8002b1e:	400a      	ands	r2, r1
 8002b20:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b22:	4b78      	ldr	r3, [pc, #480]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b24:	697a      	ldr	r2, [r7, #20]
 8002b26:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d016      	beq.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b30:	f7fe fcbc 	bl	80014ac <HAL_GetTick>
 8002b34:	0003      	movs	r3, r0
 8002b36:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b38:	e00c      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b3a:	f7fe fcb7 	bl	80014ac <HAL_GetTick>
 8002b3e:	0002      	movs	r2, r0
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	4a73      	ldr	r2, [pc, #460]	; (8002d14 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d904      	bls.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002b4a:	2313      	movs	r3, #19
 8002b4c:	18fb      	adds	r3, r7, r3
 8002b4e:	2203      	movs	r2, #3
 8002b50:	701a      	strb	r2, [r3, #0]
            break;
 8002b52:	e004      	b.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b54:	4b6b      	ldr	r3, [pc, #428]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b58:	2202      	movs	r2, #2
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	d0ed      	beq.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002b5e:	2313      	movs	r3, #19
 8002b60:	18fb      	adds	r3, r7, r3
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d10a      	bne.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b68:	4b66      	ldr	r3, [pc, #408]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b6c:	4a67      	ldr	r2, [pc, #412]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002b6e:	4013      	ands	r3, r2
 8002b70:	0019      	movs	r1, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b76:	4b63      	ldr	r3, [pc, #396]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b7c:	e00c      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b7e:	2312      	movs	r3, #18
 8002b80:	18fb      	adds	r3, r7, r3
 8002b82:	2213      	movs	r2, #19
 8002b84:	18ba      	adds	r2, r7, r2
 8002b86:	7812      	ldrb	r2, [r2, #0]
 8002b88:	701a      	strb	r2, [r3, #0]
 8002b8a:	e005      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b8c:	2312      	movs	r3, #18
 8002b8e:	18fb      	adds	r3, r7, r3
 8002b90:	2213      	movs	r2, #19
 8002b92:	18ba      	adds	r2, r7, r2
 8002b94:	7812      	ldrb	r2, [r2, #0]
 8002b96:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b98:	2311      	movs	r3, #17
 8002b9a:	18fb      	adds	r3, r7, r3
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d105      	bne.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ba2:	4b58      	ldr	r3, [pc, #352]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ba4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ba6:	4b57      	ldr	r3, [pc, #348]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ba8:	495b      	ldr	r1, [pc, #364]	; (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8002baa:	400a      	ands	r2, r1
 8002bac:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	d009      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bb8:	4b52      	ldr	r3, [pc, #328]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002bba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bbc:	2203      	movs	r2, #3
 8002bbe:	4393      	bics	r3, r2
 8002bc0:	0019      	movs	r1, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685a      	ldr	r2, [r3, #4]
 8002bc6:	4b4f      	ldr	r3, [pc, #316]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2210      	movs	r2, #16
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d009      	beq.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002bd6:	4b4b      	ldr	r3, [pc, #300]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bda:	4a50      	ldr	r2, [pc, #320]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8002bdc:	4013      	ands	r3, r2
 8002bde:	0019      	movs	r1, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	4b47      	ldr	r3, [pc, #284]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002be6:	430a      	orrs	r2, r1
 8002be8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	2380      	movs	r3, #128	; 0x80
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	d009      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bf6:	4b43      	ldr	r3, [pc, #268]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bfa:	4a49      	ldr	r2, [pc, #292]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	0019      	movs	r1, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	695a      	ldr	r2, [r3, #20]
 8002c04:	4b3f      	ldr	r3, [pc, #252]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c06:	430a      	orrs	r2, r1
 8002c08:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	2380      	movs	r3, #128	; 0x80
 8002c10:	00db      	lsls	r3, r3, #3
 8002c12:	4013      	ands	r3, r2
 8002c14:	d009      	beq.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c16:	4b3b      	ldr	r3, [pc, #236]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c1a:	4a42      	ldr	r2, [pc, #264]	; (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	0019      	movs	r1, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	699a      	ldr	r2, [r3, #24]
 8002c24:	4b37      	ldr	r3, [pc, #220]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c26:	430a      	orrs	r2, r1
 8002c28:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2220      	movs	r2, #32
 8002c30:	4013      	ands	r3, r2
 8002c32:	d009      	beq.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c34:	4b33      	ldr	r3, [pc, #204]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c38:	4a3b      	ldr	r2, [pc, #236]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	0019      	movs	r1, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	68da      	ldr	r2, [r3, #12]
 8002c42:	4b30      	ldr	r3, [pc, #192]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c44:	430a      	orrs	r2, r1
 8002c46:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	2380      	movs	r3, #128	; 0x80
 8002c4e:	01db      	lsls	r3, r3, #7
 8002c50:	4013      	ands	r3, r2
 8002c52:	d015      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c54:	4b2b      	ldr	r3, [pc, #172]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	0899      	lsrs	r1, r3, #2
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	69da      	ldr	r2, [r3, #28]
 8002c60:	4b28      	ldr	r3, [pc, #160]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c62:	430a      	orrs	r2, r1
 8002c64:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	69da      	ldr	r2, [r3, #28]
 8002c6a:	2380      	movs	r3, #128	; 0x80
 8002c6c:	05db      	lsls	r3, r3, #23
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d106      	bne.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002c72:	4b24      	ldr	r3, [pc, #144]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c74:	68da      	ldr	r2, [r3, #12]
 8002c76:	4b23      	ldr	r3, [pc, #140]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c78:	2180      	movs	r1, #128	; 0x80
 8002c7a:	0249      	lsls	r1, r1, #9
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	2380      	movs	r3, #128	; 0x80
 8002c86:	039b      	lsls	r3, r3, #14
 8002c88:	4013      	ands	r3, r2
 8002c8a:	d016      	beq.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002c8c:	4b1d      	ldr	r3, [pc, #116]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c90:	4a26      	ldr	r2, [pc, #152]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002c92:	4013      	ands	r3, r2
 8002c94:	0019      	movs	r1, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a1a      	ldr	r2, [r3, #32]
 8002c9a:	4b1a      	ldr	r3, [pc, #104]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a1a      	ldr	r2, [r3, #32]
 8002ca4:	2380      	movs	r3, #128	; 0x80
 8002ca6:	03db      	lsls	r3, r3, #15
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d106      	bne.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002cac:	4b15      	ldr	r3, [pc, #84]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cae:	68da      	ldr	r2, [r3, #12]
 8002cb0:	4b14      	ldr	r3, [pc, #80]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cb2:	2180      	movs	r1, #128	; 0x80
 8002cb4:	0449      	lsls	r1, r1, #17
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	2380      	movs	r3, #128	; 0x80
 8002cc0:	011b      	lsls	r3, r3, #4
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	d016      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002cc6:	4b0f      	ldr	r3, [pc, #60]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cca:	4a19      	ldr	r2, [pc, #100]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ccc:	4013      	ands	r3, r2
 8002cce:	0019      	movs	r1, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	691a      	ldr	r2, [r3, #16]
 8002cd4:	4b0b      	ldr	r3, [pc, #44]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	691a      	ldr	r2, [r3, #16]
 8002cde:	2380      	movs	r3, #128	; 0x80
 8002ce0:	01db      	lsls	r3, r3, #7
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d106      	bne.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002ce6:	4b07      	ldr	r3, [pc, #28]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ce8:	68da      	ldr	r2, [r3, #12]
 8002cea:	4b06      	ldr	r3, [pc, #24]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cec:	2180      	movs	r1, #128	; 0x80
 8002cee:	0249      	lsls	r1, r1, #9
 8002cf0:	430a      	orrs	r2, r1
 8002cf2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002cf4:	2312      	movs	r3, #18
 8002cf6:	18fb      	adds	r3, r7, r3
 8002cf8:	781b      	ldrb	r3, [r3, #0]
}
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	b006      	add	sp, #24
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	46c0      	nop			; (mov r8, r8)
 8002d04:	40021000 	.word	0x40021000
 8002d08:	40007000 	.word	0x40007000
 8002d0c:	fffffcff 	.word	0xfffffcff
 8002d10:	fffeffff 	.word	0xfffeffff
 8002d14:	00001388 	.word	0x00001388
 8002d18:	efffffff 	.word	0xefffffff
 8002d1c:	fffff3ff 	.word	0xfffff3ff
 8002d20:	fff3ffff 	.word	0xfff3ffff
 8002d24:	ffcfffff 	.word	0xffcfffff
 8002d28:	ffffcfff 	.word	0xffffcfff
 8002d2c:	ffbfffff 	.word	0xffbfffff
 8002d30:	ffff3fff 	.word	0xffff3fff

08002d34 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002d34:	b5b0      	push	{r4, r5, r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d3c:	230f      	movs	r3, #15
 8002d3e:	18fb      	adds	r3, r7, r3
 8002d40:	2201      	movs	r2, #1
 8002d42:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d100      	bne.n	8002d4c <HAL_RTC_Init+0x18>
 8002d4a:	e08c      	b.n	8002e66 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2229      	movs	r2, #41	; 0x29
 8002d50:	5c9b      	ldrb	r3, [r3, r2]
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d10b      	bne.n	8002d70 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2228      	movs	r2, #40	; 0x28
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2288      	movs	r2, #136	; 0x88
 8002d64:	0212      	lsls	r2, r2, #8
 8002d66:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f7fe f8e6 	bl	8000f3c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2229      	movs	r2, #41	; 0x29
 8002d74:	2102      	movs	r1, #2
 8002d76:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	2210      	movs	r2, #16
 8002d80:	4013      	ands	r3, r2
 8002d82:	2b10      	cmp	r3, #16
 8002d84:	d062      	beq.n	8002e4c <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	22ca      	movs	r2, #202	; 0xca
 8002d8c:	625a      	str	r2, [r3, #36]	; 0x24
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2253      	movs	r2, #83	; 0x53
 8002d94:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002d96:	250f      	movs	r5, #15
 8002d98:	197c      	adds	r4, r7, r5
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f000 f9cc 	bl	800313a <RTC_EnterInitMode>
 8002da2:	0003      	movs	r3, r0
 8002da4:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8002da6:	0028      	movs	r0, r5
 8002da8:	183b      	adds	r3, r7, r0
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d12c      	bne.n	8002e0a <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	699a      	ldr	r2, [r3, #24]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	492e      	ldr	r1, [pc, #184]	; (8002e74 <HAL_RTC_Init+0x140>)
 8002dbc:	400a      	ands	r2, r1
 8002dbe:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6999      	ldr	r1, [r3, #24]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	695b      	ldr	r3, [r3, #20]
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	69db      	ldr	r3, [r3, #28]
 8002dd4:	431a      	orrs	r2, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	6912      	ldr	r2, [r2, #16]
 8002de6:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	6919      	ldr	r1, [r3, #16]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	041a      	lsls	r2, r3, #16
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002dfc:	183c      	adds	r4, r7, r0
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	0018      	movs	r0, r3
 8002e02:	f000 f9dd 	bl	80031c0 <RTC_ExitInitMode>
 8002e06:	0003      	movs	r3, r0
 8002e08:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8002e0a:	230f      	movs	r3, #15
 8002e0c:	18fb      	adds	r3, r7, r3
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d116      	bne.n	8002e42 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	699a      	ldr	r2, [r3, #24]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	00d2      	lsls	r2, r2, #3
 8002e20:	08d2      	lsrs	r2, r2, #3
 8002e22:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6999      	ldr	r1, [r3, #24]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	431a      	orrs	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	22ff      	movs	r2, #255	; 0xff
 8002e48:	625a      	str	r2, [r3, #36]	; 0x24
 8002e4a:	e003      	b.n	8002e54 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8002e4c:	230f      	movs	r3, #15
 8002e4e:	18fb      	adds	r3, r7, r3
 8002e50:	2200      	movs	r2, #0
 8002e52:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8002e54:	230f      	movs	r3, #15
 8002e56:	18fb      	adds	r3, r7, r3
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d103      	bne.n	8002e66 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2229      	movs	r2, #41	; 0x29
 8002e62:	2101      	movs	r1, #1
 8002e64:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8002e66:	230f      	movs	r3, #15
 8002e68:	18fb      	adds	r3, r7, r3
 8002e6a:	781b      	ldrb	r3, [r3, #0]
}
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b004      	add	sp, #16
 8002e72:	bdb0      	pop	{r4, r5, r7, pc}
 8002e74:	fb8fffbf 	.word	0xfb8fffbf

08002e78 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002e78:	b5b0      	push	{r4, r5, r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2228      	movs	r2, #40	; 0x28
 8002e88:	5c9b      	ldrb	r3, [r3, r2]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d101      	bne.n	8002e92 <HAL_RTC_SetTime+0x1a>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e092      	b.n	8002fb8 <HAL_RTC_SetTime+0x140>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2228      	movs	r2, #40	; 0x28
 8002e96:	2101      	movs	r1, #1
 8002e98:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2229      	movs	r2, #41	; 0x29
 8002e9e:	2102      	movs	r1, #2
 8002ea0:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	22ca      	movs	r2, #202	; 0xca
 8002ea8:	625a      	str	r2, [r3, #36]	; 0x24
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2253      	movs	r2, #83	; 0x53
 8002eb0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002eb2:	2513      	movs	r5, #19
 8002eb4:	197c      	adds	r4, r7, r5
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f000 f93e 	bl	800313a <RTC_EnterInitMode>
 8002ebe:	0003      	movs	r3, r0
 8002ec0:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8002ec2:	197b      	adds	r3, r7, r5
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d162      	bne.n	8002f90 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d125      	bne.n	8002f1c <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	2240      	movs	r2, #64	; 0x40
 8002ed8:	4013      	ands	r3, r2
 8002eda:	d102      	bne.n	8002ee2 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f000 f9ae 	bl	8003248 <RTC_ByteToBcd2>
 8002eec:	0003      	movs	r3, r0
 8002eee:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	785b      	ldrb	r3, [r3, #1]
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	f000 f9a7 	bl	8003248 <RTC_ByteToBcd2>
 8002efa:	0003      	movs	r3, r0
 8002efc:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002efe:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	789b      	ldrb	r3, [r3, #2]
 8002f04:	0018      	movs	r0, r3
 8002f06:	f000 f99f 	bl	8003248 <RTC_ByteToBcd2>
 8002f0a:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f0c:	0022      	movs	r2, r4
 8002f0e:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	78db      	ldrb	r3, [r3, #3]
 8002f14:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f16:	4313      	orrs	r3, r2
 8002f18:	617b      	str	r3, [r7, #20]
 8002f1a:	e017      	b.n	8002f4c <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	2240      	movs	r2, #64	; 0x40
 8002f24:	4013      	ands	r3, r2
 8002f26:	d102      	bne.n	8002f2e <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	785b      	ldrb	r3, [r3, #1]
 8002f38:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f3a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002f3c:	68ba      	ldr	r2, [r7, #8]
 8002f3e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f40:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	78db      	ldrb	r3, [r3, #3]
 8002f46:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	697a      	ldr	r2, [r7, #20]
 8002f52:	491b      	ldr	r1, [pc, #108]	; (8002fc0 <HAL_RTC_SetTime+0x148>)
 8002f54:	400a      	ands	r2, r1
 8002f56:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	699a      	ldr	r2, [r3, #24]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4918      	ldr	r1, [pc, #96]	; (8002fc4 <HAL_RTC_SetTime+0x14c>)
 8002f64:	400a      	ands	r2, r1
 8002f66:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6999      	ldr	r1, [r3, #24]
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	691b      	ldr	r3, [r3, #16]
 8002f76:	431a      	orrs	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002f80:	2313      	movs	r3, #19
 8002f82:	18fc      	adds	r4, r7, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	0018      	movs	r0, r3
 8002f88:	f000 f91a 	bl	80031c0 <RTC_ExitInitMode>
 8002f8c:	0003      	movs	r3, r0
 8002f8e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	22ff      	movs	r2, #255	; 0xff
 8002f96:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8002f98:	2313      	movs	r3, #19
 8002f9a:	18fb      	adds	r3, r7, r3
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d103      	bne.n	8002faa <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2229      	movs	r2, #41	; 0x29
 8002fa6:	2101      	movs	r1, #1
 8002fa8:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2228      	movs	r2, #40	; 0x28
 8002fae:	2100      	movs	r1, #0
 8002fb0:	5499      	strb	r1, [r3, r2]

  return status;
 8002fb2:	2313      	movs	r3, #19
 8002fb4:	18fb      	adds	r3, r7, r3
 8002fb6:	781b      	ldrb	r3, [r3, #0]
}
 8002fb8:	0018      	movs	r0, r3
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	b006      	add	sp, #24
 8002fbe:	bdb0      	pop	{r4, r5, r7, pc}
 8002fc0:	007f7f7f 	.word	0x007f7f7f
 8002fc4:	fffbffff 	.word	0xfffbffff

08002fc8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002fc8:	b5b0      	push	{r4, r5, r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2228      	movs	r2, #40	; 0x28
 8002fd8:	5c9b      	ldrb	r3, [r3, r2]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d101      	bne.n	8002fe2 <HAL_RTC_SetDate+0x1a>
 8002fde:	2302      	movs	r3, #2
 8002fe0:	e07e      	b.n	80030e0 <HAL_RTC_SetDate+0x118>
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2228      	movs	r2, #40	; 0x28
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2229      	movs	r2, #41	; 0x29
 8002fee:	2102      	movs	r1, #2
 8002ff0:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d10e      	bne.n	8003016 <HAL_RTC_SetDate+0x4e>
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	785b      	ldrb	r3, [r3, #1]
 8002ffc:	001a      	movs	r2, r3
 8002ffe:	2310      	movs	r3, #16
 8003000:	4013      	ands	r3, r2
 8003002:	d008      	beq.n	8003016 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	785b      	ldrb	r3, [r3, #1]
 8003008:	2210      	movs	r2, #16
 800300a:	4393      	bics	r3, r2
 800300c:	b2db      	uxtb	r3, r3
 800300e:	330a      	adds	r3, #10
 8003010:	b2da      	uxtb	r2, r3
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d11c      	bne.n	8003056 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	78db      	ldrb	r3, [r3, #3]
 8003020:	0018      	movs	r0, r3
 8003022:	f000 f911 	bl	8003248 <RTC_ByteToBcd2>
 8003026:	0003      	movs	r3, r0
 8003028:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	785b      	ldrb	r3, [r3, #1]
 800302e:	0018      	movs	r0, r3
 8003030:	f000 f90a 	bl	8003248 <RTC_ByteToBcd2>
 8003034:	0003      	movs	r3, r0
 8003036:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003038:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	789b      	ldrb	r3, [r3, #2]
 800303e:	0018      	movs	r0, r3
 8003040:	f000 f902 	bl	8003248 <RTC_ByteToBcd2>
 8003044:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003046:	0022      	movs	r2, r4
 8003048:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003050:	4313      	orrs	r3, r2
 8003052:	617b      	str	r3, [r7, #20]
 8003054:	e00e      	b.n	8003074 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	78db      	ldrb	r3, [r3, #3]
 800305a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	785b      	ldrb	r3, [r3, #1]
 8003060:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003062:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8003064:	68ba      	ldr	r2, [r7, #8]
 8003066:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003068:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003070:	4313      	orrs	r3, r2
 8003072:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	22ca      	movs	r2, #202	; 0xca
 800307a:	625a      	str	r2, [r3, #36]	; 0x24
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2253      	movs	r2, #83	; 0x53
 8003082:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003084:	2513      	movs	r5, #19
 8003086:	197c      	adds	r4, r7, r5
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	0018      	movs	r0, r3
 800308c:	f000 f855 	bl	800313a <RTC_EnterInitMode>
 8003090:	0003      	movs	r3, r0
 8003092:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003094:	0028      	movs	r0, r5
 8003096:	183b      	adds	r3, r7, r0
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d10c      	bne.n	80030b8 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	4910      	ldr	r1, [pc, #64]	; (80030e8 <HAL_RTC_SetDate+0x120>)
 80030a6:	400a      	ands	r2, r1
 80030a8:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80030aa:	183c      	adds	r4, r7, r0
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	0018      	movs	r0, r3
 80030b0:	f000 f886 	bl	80031c0 <RTC_ExitInitMode>
 80030b4:	0003      	movs	r3, r0
 80030b6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	22ff      	movs	r2, #255	; 0xff
 80030be:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80030c0:	2313      	movs	r3, #19
 80030c2:	18fb      	adds	r3, r7, r3
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d103      	bne.n	80030d2 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2229      	movs	r2, #41	; 0x29
 80030ce:	2101      	movs	r1, #1
 80030d0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2228      	movs	r2, #40	; 0x28
 80030d6:	2100      	movs	r1, #0
 80030d8:	5499      	strb	r1, [r3, r2]

  return status;
 80030da:	2313      	movs	r3, #19
 80030dc:	18fb      	adds	r3, r7, r3
 80030de:	781b      	ldrb	r3, [r3, #0]
}
 80030e0:	0018      	movs	r0, r3
 80030e2:	46bd      	mov	sp, r7
 80030e4:	b006      	add	sp, #24
 80030e6:	bdb0      	pop	{r4, r5, r7, pc}
 80030e8:	00ffff3f 	.word	0x00ffff3f

080030ec <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68da      	ldr	r2, [r3, #12]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	21a0      	movs	r1, #160	; 0xa0
 8003100:	438a      	bics	r2, r1
 8003102:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003104:	f7fe f9d2 	bl	80014ac <HAL_GetTick>
 8003108:	0003      	movs	r3, r0
 800310a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800310c:	e00a      	b.n	8003124 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800310e:	f7fe f9cd 	bl	80014ac <HAL_GetTick>
 8003112:	0002      	movs	r2, r0
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	1ad2      	subs	r2, r2, r3
 8003118:	23fa      	movs	r3, #250	; 0xfa
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	429a      	cmp	r2, r3
 800311e:	d901      	bls.n	8003124 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e006      	b.n	8003132 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	2220      	movs	r2, #32
 800312c:	4013      	ands	r3, r2
 800312e:	d0ee      	beq.n	800310e <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	0018      	movs	r0, r3
 8003134:	46bd      	mov	sp, r7
 8003136:	b004      	add	sp, #16
 8003138:	bd80      	pop	{r7, pc}

0800313a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b084      	sub	sp, #16
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8003142:	230f      	movs	r3, #15
 8003144:	18fb      	adds	r3, r7, r3
 8003146:	2200      	movs	r2, #0
 8003148:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	2240      	movs	r2, #64	; 0x40
 8003152:	4013      	ands	r3, r2
 8003154:	d12c      	bne.n	80031b0 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68da      	ldr	r2, [r3, #12]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2180      	movs	r1, #128	; 0x80
 8003162:	430a      	orrs	r2, r1
 8003164:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003166:	f7fe f9a1 	bl	80014ac <HAL_GetTick>
 800316a:	0003      	movs	r3, r0
 800316c:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800316e:	e014      	b.n	800319a <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8003170:	f7fe f99c 	bl	80014ac <HAL_GetTick>
 8003174:	0002      	movs	r2, r0
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	1ad2      	subs	r2, r2, r3
 800317a:	200f      	movs	r0, #15
 800317c:	183b      	adds	r3, r7, r0
 800317e:	1839      	adds	r1, r7, r0
 8003180:	7809      	ldrb	r1, [r1, #0]
 8003182:	7019      	strb	r1, [r3, #0]
 8003184:	23fa      	movs	r3, #250	; 0xfa
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	429a      	cmp	r2, r3
 800318a:	d906      	bls.n	800319a <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800318c:	183b      	adds	r3, r7, r0
 800318e:	2203      	movs	r2, #3
 8003190:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2229      	movs	r2, #41	; 0x29
 8003196:	2103      	movs	r1, #3
 8003198:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	2240      	movs	r2, #64	; 0x40
 80031a2:	4013      	ands	r3, r2
 80031a4:	d104      	bne.n	80031b0 <RTC_EnterInitMode+0x76>
 80031a6:	230f      	movs	r3, #15
 80031a8:	18fb      	adds	r3, r7, r3
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	2b03      	cmp	r3, #3
 80031ae:	d1df      	bne.n	8003170 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80031b0:	230f      	movs	r3, #15
 80031b2:	18fb      	adds	r3, r7, r3
 80031b4:	781b      	ldrb	r3, [r3, #0]
}
 80031b6:	0018      	movs	r0, r3
 80031b8:	46bd      	mov	sp, r7
 80031ba:	b004      	add	sp, #16
 80031bc:	bd80      	pop	{r7, pc}
	...

080031c0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80031c0:	b590      	push	{r4, r7, lr}
 80031c2:	b085      	sub	sp, #20
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031c8:	240f      	movs	r4, #15
 80031ca:	193b      	adds	r3, r7, r4
 80031cc:	2200      	movs	r2, #0
 80031ce:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80031d0:	4b1c      	ldr	r3, [pc, #112]	; (8003244 <RTC_ExitInitMode+0x84>)
 80031d2:	68da      	ldr	r2, [r3, #12]
 80031d4:	4b1b      	ldr	r3, [pc, #108]	; (8003244 <RTC_ExitInitMode+0x84>)
 80031d6:	2180      	movs	r1, #128	; 0x80
 80031d8:	438a      	bics	r2, r1
 80031da:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80031dc:	4b19      	ldr	r3, [pc, #100]	; (8003244 <RTC_ExitInitMode+0x84>)
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	2220      	movs	r2, #32
 80031e2:	4013      	ands	r3, r2
 80031e4:	d10d      	bne.n	8003202 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	0018      	movs	r0, r3
 80031ea:	f7ff ff7f 	bl	80030ec <HAL_RTC_WaitForSynchro>
 80031ee:	1e03      	subs	r3, r0, #0
 80031f0:	d021      	beq.n	8003236 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2229      	movs	r2, #41	; 0x29
 80031f6:	2103      	movs	r1, #3
 80031f8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80031fa:	193b      	adds	r3, r7, r4
 80031fc:	2203      	movs	r2, #3
 80031fe:	701a      	strb	r2, [r3, #0]
 8003200:	e019      	b.n	8003236 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003202:	4b10      	ldr	r3, [pc, #64]	; (8003244 <RTC_ExitInitMode+0x84>)
 8003204:	699a      	ldr	r2, [r3, #24]
 8003206:	4b0f      	ldr	r3, [pc, #60]	; (8003244 <RTC_ExitInitMode+0x84>)
 8003208:	2120      	movs	r1, #32
 800320a:	438a      	bics	r2, r1
 800320c:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	0018      	movs	r0, r3
 8003212:	f7ff ff6b 	bl	80030ec <HAL_RTC_WaitForSynchro>
 8003216:	1e03      	subs	r3, r0, #0
 8003218:	d007      	beq.n	800322a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2229      	movs	r2, #41	; 0x29
 800321e:	2103      	movs	r1, #3
 8003220:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8003222:	230f      	movs	r3, #15
 8003224:	18fb      	adds	r3, r7, r3
 8003226:	2203      	movs	r2, #3
 8003228:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800322a:	4b06      	ldr	r3, [pc, #24]	; (8003244 <RTC_ExitInitMode+0x84>)
 800322c:	699a      	ldr	r2, [r3, #24]
 800322e:	4b05      	ldr	r3, [pc, #20]	; (8003244 <RTC_ExitInitMode+0x84>)
 8003230:	2120      	movs	r1, #32
 8003232:	430a      	orrs	r2, r1
 8003234:	619a      	str	r2, [r3, #24]
  }

  return status;
 8003236:	230f      	movs	r3, #15
 8003238:	18fb      	adds	r3, r7, r3
 800323a:	781b      	ldrb	r3, [r3, #0]
}
 800323c:	0018      	movs	r0, r3
 800323e:	46bd      	mov	sp, r7
 8003240:	b005      	add	sp, #20
 8003242:	bd90      	pop	{r4, r7, pc}
 8003244:	40002800 	.word	0x40002800

08003248 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	0002      	movs	r2, r0
 8003250:	1dfb      	adds	r3, r7, #7
 8003252:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003254:	2300      	movs	r3, #0
 8003256:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8003258:	230b      	movs	r3, #11
 800325a:	18fb      	adds	r3, r7, r3
 800325c:	1dfa      	adds	r2, r7, #7
 800325e:	7812      	ldrb	r2, [r2, #0]
 8003260:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8003262:	e008      	b.n	8003276 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	3301      	adds	r3, #1
 8003268:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800326a:	220b      	movs	r2, #11
 800326c:	18bb      	adds	r3, r7, r2
 800326e:	18ba      	adds	r2, r7, r2
 8003270:	7812      	ldrb	r2, [r2, #0]
 8003272:	3a0a      	subs	r2, #10
 8003274:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8003276:	210b      	movs	r1, #11
 8003278:	187b      	adds	r3, r7, r1
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2b09      	cmp	r3, #9
 800327e:	d8f1      	bhi.n	8003264 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	b2db      	uxtb	r3, r3
 8003284:	011b      	lsls	r3, r3, #4
 8003286:	b2da      	uxtb	r2, r3
 8003288:	187b      	adds	r3, r7, r1
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	4313      	orrs	r3, r2
 800328e:	b2db      	uxtb	r3, r3
}
 8003290:	0018      	movs	r0, r3
 8003292:	46bd      	mov	sp, r7
 8003294:	b004      	add	sp, #16
 8003296:	bd80      	pop	{r7, pc}

08003298 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2228      	movs	r2, #40	; 0x28
 80032a8:	5c9b      	ldrb	r3, [r3, r2]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d101      	bne.n	80032b2 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e082      	b.n	80033b8 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2228      	movs	r2, #40	; 0x28
 80032b6:	2101      	movs	r1, #1
 80032b8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2229      	movs	r2, #41	; 0x29
 80032be:	2102      	movs	r1, #2
 80032c0:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	22ca      	movs	r2, #202	; 0xca
 80032c8:	625a      	str	r2, [r3, #36]	; 0x24
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2253      	movs	r2, #83	; 0x53
 80032d0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	699a      	ldr	r2, [r3, #24]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4938      	ldr	r1, [pc, #224]	; (80033c0 <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 80032de:	400a      	ands	r2, r1
 80032e0:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2104      	movs	r1, #4
 80032ee:	430a      	orrs	r2, r1
 80032f0:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80032f2:	4b34      	ldr	r3, [pc, #208]	; (80033c4 <HAL_RTCEx_SetWakeUpTimer_IT+0x12c>)
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	2240      	movs	r2, #64	; 0x40
 80032f8:	4013      	ands	r3, r2
 80032fa:	d121      	bne.n	8003340 <HAL_RTCEx_SetWakeUpTimer_IT+0xa8>
  {
    tickstart = HAL_GetTick();
 80032fc:	f7fe f8d6 	bl	80014ac <HAL_GetTick>
 8003300:	0003      	movs	r3, r0
 8003302:	617b      	str	r3, [r7, #20]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003304:	e016      	b.n	8003334 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003306:	f7fe f8d1 	bl	80014ac <HAL_GetTick>
 800330a:	0002      	movs	r2, r0
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	1ad2      	subs	r2, r2, r3
 8003310:	23fa      	movs	r3, #250	; 0xfa
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	429a      	cmp	r2, r3
 8003316:	d90d      	bls.n	8003334 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	22ff      	movs	r2, #255	; 0xff
 800331e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2229      	movs	r2, #41	; 0x29
 8003324:	2103      	movs	r1, #3
 8003326:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2228      	movs	r2, #40	; 0x28
 800332c:	2100      	movs	r1, #0
 800332e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e041      	b.n	80033b8 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	2204      	movs	r2, #4
 800333c:	4013      	ands	r3, r2
 800333e:	d0e2      	beq.n	8003306 <HAL_RTCEx_SetWakeUpTimer_IT+0x6e>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	699a      	ldr	r2, [r3, #24]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2107      	movs	r1, #7
 8003354:	438a      	bics	r2, r1
 8003356:	619a      	str	r2, [r3, #24]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6999      	ldr	r1, [r3, #24]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	430a      	orrs	r2, r1
 8003366:	619a      	str	r2, [r3, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003368:	4a17      	ldr	r2, [pc, #92]	; (80033c8 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 800336a:	2380      	movs	r3, #128	; 0x80
 800336c:	58d3      	ldr	r3, [r2, r3]
 800336e:	4916      	ldr	r1, [pc, #88]	; (80033c8 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8003370:	2280      	movs	r2, #128	; 0x80
 8003372:	0312      	lsls	r2, r2, #12
 8003374:	4313      	orrs	r3, r2
 8003376:	2280      	movs	r2, #128	; 0x80
 8003378:	508b      	str	r3, [r1, r2]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	699a      	ldr	r2, [r3, #24]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2180      	movs	r1, #128	; 0x80
 8003386:	01c9      	lsls	r1, r1, #7
 8003388:	430a      	orrs	r2, r1
 800338a:	619a      	str	r2, [r3, #24]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	699a      	ldr	r2, [r3, #24]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2180      	movs	r1, #128	; 0x80
 8003398:	00c9      	lsls	r1, r1, #3
 800339a:	430a      	orrs	r2, r1
 800339c:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	22ff      	movs	r2, #255	; 0xff
 80033a4:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2229      	movs	r2, #41	; 0x29
 80033aa:	2101      	movs	r1, #1
 80033ac:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2228      	movs	r2, #40	; 0x28
 80033b2:	2100      	movs	r1, #0
 80033b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	0018      	movs	r0, r3
 80033ba:	46bd      	mov	sp, r7
 80033bc:	b006      	add	sp, #24
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	fffffbff 	.word	0xfffffbff
 80033c4:	40002800 	.word	0x40002800
 80033c8:	40021800 	.word	0x40021800

080033cc <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033da:	2204      	movs	r2, #4
 80033dc:	4013      	ands	r3, r2
 80033de:	d00b      	beq.n	80033f8 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2104      	movs	r1, #4
 80033ec:	430a      	orrs	r2, r1
 80033ee:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	0018      	movs	r0, r3
 80033f4:	f000 f808 	bl	8003408 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2229      	movs	r2, #41	; 0x29
 80033fc:	2101      	movs	r1, #1
 80033fe:	5499      	strb	r1, [r3, r2]
}
 8003400:	46c0      	nop			; (mov r8, r8)
 8003402:	46bd      	mov	sp, r7
 8003404:	b002      	add	sp, #8
 8003406:	bd80      	pop	{r7, pc}

08003408 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8003410:	46c0      	nop			; (mov r8, r8)
 8003412:	46bd      	mov	sp, r7
 8003414:	b002      	add	sp, #8
 8003416:	bd80      	pop	{r7, pc}

08003418 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d101      	bne.n	800342a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e04a      	b.n	80034c0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	223d      	movs	r2, #61	; 0x3d
 800342e:	5c9b      	ldrb	r3, [r3, r2]
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b00      	cmp	r3, #0
 8003434:	d107      	bne.n	8003446 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	223c      	movs	r2, #60	; 0x3c
 800343a:	2100      	movs	r1, #0
 800343c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	0018      	movs	r0, r3
 8003442:	f7fd fdc1 	bl	8000fc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	223d      	movs	r2, #61	; 0x3d
 800344a:	2102      	movs	r1, #2
 800344c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	3304      	adds	r3, #4
 8003456:	0019      	movs	r1, r3
 8003458:	0010      	movs	r0, r2
 800345a:	f000 fa09 	bl	8003870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2248      	movs	r2, #72	; 0x48
 8003462:	2101      	movs	r1, #1
 8003464:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	223e      	movs	r2, #62	; 0x3e
 800346a:	2101      	movs	r1, #1
 800346c:	5499      	strb	r1, [r3, r2]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	223f      	movs	r2, #63	; 0x3f
 8003472:	2101      	movs	r1, #1
 8003474:	5499      	strb	r1, [r3, r2]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2240      	movs	r2, #64	; 0x40
 800347a:	2101      	movs	r1, #1
 800347c:	5499      	strb	r1, [r3, r2]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2241      	movs	r2, #65	; 0x41
 8003482:	2101      	movs	r1, #1
 8003484:	5499      	strb	r1, [r3, r2]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2242      	movs	r2, #66	; 0x42
 800348a:	2101      	movs	r1, #1
 800348c:	5499      	strb	r1, [r3, r2]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2243      	movs	r2, #67	; 0x43
 8003492:	2101      	movs	r1, #1
 8003494:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2244      	movs	r2, #68	; 0x44
 800349a:	2101      	movs	r1, #1
 800349c:	5499      	strb	r1, [r3, r2]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2245      	movs	r2, #69	; 0x45
 80034a2:	2101      	movs	r1, #1
 80034a4:	5499      	strb	r1, [r3, r2]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2246      	movs	r2, #70	; 0x46
 80034aa:	2101      	movs	r1, #1
 80034ac:	5499      	strb	r1, [r3, r2]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2247      	movs	r2, #71	; 0x47
 80034b2:	2101      	movs	r1, #1
 80034b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	223d      	movs	r2, #61	; 0x3d
 80034ba:	2101      	movs	r1, #1
 80034bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034be:	2300      	movs	r3, #0
}
 80034c0:	0018      	movs	r0, r3
 80034c2:	46bd      	mov	sp, r7
 80034c4:	b002      	add	sp, #8
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	223d      	movs	r2, #61	; 0x3d
 80034d4:	5c9b      	ldrb	r3, [r3, r2]
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d001      	beq.n	80034e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e03d      	b.n	800355c <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	223d      	movs	r2, #61	; 0x3d
 80034e4:	2102      	movs	r1, #2
 80034e6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68da      	ldr	r2, [r3, #12]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2101      	movs	r1, #1
 80034f4:	430a      	orrs	r2, r1
 80034f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a19      	ldr	r2, [pc, #100]	; (8003564 <HAL_TIM_Base_Start_IT+0x9c>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d00a      	beq.n	8003518 <HAL_TIM_Base_Start_IT+0x50>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	2380      	movs	r3, #128	; 0x80
 8003508:	05db      	lsls	r3, r3, #23
 800350a:	429a      	cmp	r2, r3
 800350c:	d004      	beq.n	8003518 <HAL_TIM_Base_Start_IT+0x50>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a15      	ldr	r2, [pc, #84]	; (8003568 <HAL_TIM_Base_Start_IT+0xa0>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d116      	bne.n	8003546 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	4a13      	ldr	r2, [pc, #76]	; (800356c <HAL_TIM_Base_Start_IT+0xa4>)
 8003520:	4013      	ands	r3, r2
 8003522:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2b06      	cmp	r3, #6
 8003528:	d016      	beq.n	8003558 <HAL_TIM_Base_Start_IT+0x90>
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	2380      	movs	r3, #128	; 0x80
 800352e:	025b      	lsls	r3, r3, #9
 8003530:	429a      	cmp	r2, r3
 8003532:	d011      	beq.n	8003558 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2101      	movs	r1, #1
 8003540:	430a      	orrs	r2, r1
 8003542:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003544:	e008      	b.n	8003558 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2101      	movs	r1, #1
 8003552:	430a      	orrs	r2, r1
 8003554:	601a      	str	r2, [r3, #0]
 8003556:	e000      	b.n	800355a <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003558:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	0018      	movs	r0, r3
 800355e:	46bd      	mov	sp, r7
 8003560:	b004      	add	sp, #16
 8003562:	bd80      	pop	{r7, pc}
 8003564:	40012c00 	.word	0x40012c00
 8003568:	40000400 	.word	0x40000400
 800356c:	00010007 	.word	0x00010007

08003570 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	68da      	ldr	r2, [r3, #12]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2101      	movs	r1, #1
 8003584:	438a      	bics	r2, r1
 8003586:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6a1b      	ldr	r3, [r3, #32]
 800358e:	4a0d      	ldr	r2, [pc, #52]	; (80035c4 <HAL_TIM_Base_Stop_IT+0x54>)
 8003590:	4013      	ands	r3, r2
 8003592:	d10d      	bne.n	80035b0 <HAL_TIM_Base_Stop_IT+0x40>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	4a0b      	ldr	r2, [pc, #44]	; (80035c8 <HAL_TIM_Base_Stop_IT+0x58>)
 800359c:	4013      	ands	r3, r2
 800359e:	d107      	bne.n	80035b0 <HAL_TIM_Base_Stop_IT+0x40>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2101      	movs	r1, #1
 80035ac:	438a      	bics	r2, r1
 80035ae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	223d      	movs	r2, #61	; 0x3d
 80035b4:	2101      	movs	r1, #1
 80035b6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	0018      	movs	r0, r3
 80035bc:	46bd      	mov	sp, r7
 80035be:	b002      	add	sp, #8
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	46c0      	nop			; (mov r8, r8)
 80035c4:	00001111 	.word	0x00001111
 80035c8:	00000444 	.word	0x00000444

080035cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	2202      	movs	r2, #2
 80035dc:	4013      	ands	r3, r2
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d124      	bne.n	800362c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	2202      	movs	r2, #2
 80035ea:	4013      	ands	r3, r2
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d11d      	bne.n	800362c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2203      	movs	r2, #3
 80035f6:	4252      	negs	r2, r2
 80035f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	2203      	movs	r2, #3
 8003608:	4013      	ands	r3, r2
 800360a:	d004      	beq.n	8003616 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	0018      	movs	r0, r3
 8003610:	f000 f916 	bl	8003840 <HAL_TIM_IC_CaptureCallback>
 8003614:	e007      	b.n	8003626 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	0018      	movs	r0, r3
 800361a:	f000 f909 	bl	8003830 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	0018      	movs	r0, r3
 8003622:	f000 f915 	bl	8003850 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	2204      	movs	r2, #4
 8003634:	4013      	ands	r3, r2
 8003636:	2b04      	cmp	r3, #4
 8003638:	d125      	bne.n	8003686 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	2204      	movs	r2, #4
 8003642:	4013      	ands	r3, r2
 8003644:	2b04      	cmp	r3, #4
 8003646:	d11e      	bne.n	8003686 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2205      	movs	r2, #5
 800364e:	4252      	negs	r2, r2
 8003650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2202      	movs	r2, #2
 8003656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	699a      	ldr	r2, [r3, #24]
 800365e:	23c0      	movs	r3, #192	; 0xc0
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	4013      	ands	r3, r2
 8003664:	d004      	beq.n	8003670 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	0018      	movs	r0, r3
 800366a:	f000 f8e9 	bl	8003840 <HAL_TIM_IC_CaptureCallback>
 800366e:	e007      	b.n	8003680 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	0018      	movs	r0, r3
 8003674:	f000 f8dc 	bl	8003830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	0018      	movs	r0, r3
 800367c:	f000 f8e8 	bl	8003850 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	691b      	ldr	r3, [r3, #16]
 800368c:	2208      	movs	r2, #8
 800368e:	4013      	ands	r3, r2
 8003690:	2b08      	cmp	r3, #8
 8003692:	d124      	bne.n	80036de <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	2208      	movs	r2, #8
 800369c:	4013      	ands	r3, r2
 800369e:	2b08      	cmp	r3, #8
 80036a0:	d11d      	bne.n	80036de <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2209      	movs	r2, #9
 80036a8:	4252      	negs	r2, r2
 80036aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2204      	movs	r2, #4
 80036b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	69db      	ldr	r3, [r3, #28]
 80036b8:	2203      	movs	r2, #3
 80036ba:	4013      	ands	r3, r2
 80036bc:	d004      	beq.n	80036c8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	0018      	movs	r0, r3
 80036c2:	f000 f8bd 	bl	8003840 <HAL_TIM_IC_CaptureCallback>
 80036c6:	e007      	b.n	80036d8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	0018      	movs	r0, r3
 80036cc:	f000 f8b0 	bl	8003830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	0018      	movs	r0, r3
 80036d4:	f000 f8bc 	bl	8003850 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	2210      	movs	r2, #16
 80036e6:	4013      	ands	r3, r2
 80036e8:	2b10      	cmp	r3, #16
 80036ea:	d125      	bne.n	8003738 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	2210      	movs	r2, #16
 80036f4:	4013      	ands	r3, r2
 80036f6:	2b10      	cmp	r3, #16
 80036f8:	d11e      	bne.n	8003738 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2211      	movs	r2, #17
 8003700:	4252      	negs	r2, r2
 8003702:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2208      	movs	r2, #8
 8003708:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	69da      	ldr	r2, [r3, #28]
 8003710:	23c0      	movs	r3, #192	; 0xc0
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4013      	ands	r3, r2
 8003716:	d004      	beq.n	8003722 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	0018      	movs	r0, r3
 800371c:	f000 f890 	bl	8003840 <HAL_TIM_IC_CaptureCallback>
 8003720:	e007      	b.n	8003732 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	0018      	movs	r0, r3
 8003726:	f000 f883 	bl	8003830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	0018      	movs	r0, r3
 800372e:	f000 f88f 	bl	8003850 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	2201      	movs	r2, #1
 8003740:	4013      	ands	r3, r2
 8003742:	2b01      	cmp	r3, #1
 8003744:	d10f      	bne.n	8003766 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	2201      	movs	r2, #1
 800374e:	4013      	ands	r3, r2
 8003750:	2b01      	cmp	r3, #1
 8003752:	d108      	bne.n	8003766 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2202      	movs	r2, #2
 800375a:	4252      	negs	r2, r2
 800375c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	0018      	movs	r0, r3
 8003762:	f7fd fba7 	bl	8000eb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	2280      	movs	r2, #128	; 0x80
 800376e:	4013      	ands	r3, r2
 8003770:	2b80      	cmp	r3, #128	; 0x80
 8003772:	d10f      	bne.n	8003794 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	2280      	movs	r2, #128	; 0x80
 800377c:	4013      	ands	r3, r2
 800377e:	2b80      	cmp	r3, #128	; 0x80
 8003780:	d108      	bne.n	8003794 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2281      	movs	r2, #129	; 0x81
 8003788:	4252      	negs	r2, r2
 800378a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	0018      	movs	r0, r3
 8003790:	f000 f8ec 	bl	800396c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	691a      	ldr	r2, [r3, #16]
 800379a:	2380      	movs	r3, #128	; 0x80
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	401a      	ands	r2, r3
 80037a0:	2380      	movs	r3, #128	; 0x80
 80037a2:	005b      	lsls	r3, r3, #1
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d10e      	bne.n	80037c6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	2280      	movs	r2, #128	; 0x80
 80037b0:	4013      	ands	r3, r2
 80037b2:	2b80      	cmp	r3, #128	; 0x80
 80037b4:	d107      	bne.n	80037c6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a1c      	ldr	r2, [pc, #112]	; (800382c <HAL_TIM_IRQHandler+0x260>)
 80037bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	0018      	movs	r0, r3
 80037c2:	f000 f8db 	bl	800397c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	691b      	ldr	r3, [r3, #16]
 80037cc:	2240      	movs	r2, #64	; 0x40
 80037ce:	4013      	ands	r3, r2
 80037d0:	2b40      	cmp	r3, #64	; 0x40
 80037d2:	d10f      	bne.n	80037f4 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	2240      	movs	r2, #64	; 0x40
 80037dc:	4013      	ands	r3, r2
 80037de:	2b40      	cmp	r3, #64	; 0x40
 80037e0:	d108      	bne.n	80037f4 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2241      	movs	r2, #65	; 0x41
 80037e8:	4252      	negs	r2, r2
 80037ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	0018      	movs	r0, r3
 80037f0:	f000 f836 	bl	8003860 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	2220      	movs	r2, #32
 80037fc:	4013      	ands	r3, r2
 80037fe:	2b20      	cmp	r3, #32
 8003800:	d10f      	bne.n	8003822 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	2220      	movs	r2, #32
 800380a:	4013      	ands	r3, r2
 800380c:	2b20      	cmp	r3, #32
 800380e:	d108      	bne.n	8003822 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2221      	movs	r2, #33	; 0x21
 8003816:	4252      	negs	r2, r2
 8003818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	0018      	movs	r0, r3
 800381e:	f000 f89d 	bl	800395c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003822:	46c0      	nop			; (mov r8, r8)
 8003824:	46bd      	mov	sp, r7
 8003826:	b002      	add	sp, #8
 8003828:	bd80      	pop	{r7, pc}
 800382a:	46c0      	nop			; (mov r8, r8)
 800382c:	fffffeff 	.word	0xfffffeff

08003830 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003838:	46c0      	nop			; (mov r8, r8)
 800383a:	46bd      	mov	sp, r7
 800383c:	b002      	add	sp, #8
 800383e:	bd80      	pop	{r7, pc}

08003840 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003848:	46c0      	nop			; (mov r8, r8)
 800384a:	46bd      	mov	sp, r7
 800384c:	b002      	add	sp, #8
 800384e:	bd80      	pop	{r7, pc}

08003850 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003858:	46c0      	nop			; (mov r8, r8)
 800385a:	46bd      	mov	sp, r7
 800385c:	b002      	add	sp, #8
 800385e:	bd80      	pop	{r7, pc}

08003860 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003868:	46c0      	nop			; (mov r8, r8)
 800386a:	46bd      	mov	sp, r7
 800386c:	b002      	add	sp, #8
 800386e:	bd80      	pop	{r7, pc}

08003870 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a30      	ldr	r2, [pc, #192]	; (8003944 <TIM_Base_SetConfig+0xd4>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d008      	beq.n	800389a <TIM_Base_SetConfig+0x2a>
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	2380      	movs	r3, #128	; 0x80
 800388c:	05db      	lsls	r3, r3, #23
 800388e:	429a      	cmp	r2, r3
 8003890:	d003      	beq.n	800389a <TIM_Base_SetConfig+0x2a>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a2c      	ldr	r2, [pc, #176]	; (8003948 <TIM_Base_SetConfig+0xd8>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d108      	bne.n	80038ac <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2270      	movs	r2, #112	; 0x70
 800389e:	4393      	bics	r3, r2
 80038a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a25      	ldr	r2, [pc, #148]	; (8003944 <TIM_Base_SetConfig+0xd4>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d014      	beq.n	80038de <TIM_Base_SetConfig+0x6e>
 80038b4:	687a      	ldr	r2, [r7, #4]
 80038b6:	2380      	movs	r3, #128	; 0x80
 80038b8:	05db      	lsls	r3, r3, #23
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d00f      	beq.n	80038de <TIM_Base_SetConfig+0x6e>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a21      	ldr	r2, [pc, #132]	; (8003948 <TIM_Base_SetConfig+0xd8>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d00b      	beq.n	80038de <TIM_Base_SetConfig+0x6e>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a20      	ldr	r2, [pc, #128]	; (800394c <TIM_Base_SetConfig+0xdc>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d007      	beq.n	80038de <TIM_Base_SetConfig+0x6e>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a1f      	ldr	r2, [pc, #124]	; (8003950 <TIM_Base_SetConfig+0xe0>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d003      	beq.n	80038de <TIM_Base_SetConfig+0x6e>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a1e      	ldr	r2, [pc, #120]	; (8003954 <TIM_Base_SetConfig+0xe4>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d108      	bne.n	80038f0 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	4a1d      	ldr	r2, [pc, #116]	; (8003958 <TIM_Base_SetConfig+0xe8>)
 80038e2:	4013      	ands	r3, r2
 80038e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2280      	movs	r2, #128	; 0x80
 80038f4:	4393      	bics	r3, r2
 80038f6:	001a      	movs	r2, r3
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	689a      	ldr	r2, [r3, #8]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a0a      	ldr	r2, [pc, #40]	; (8003944 <TIM_Base_SetConfig+0xd4>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d007      	beq.n	800392e <TIM_Base_SetConfig+0xbe>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a0b      	ldr	r2, [pc, #44]	; (8003950 <TIM_Base_SetConfig+0xe0>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d003      	beq.n	800392e <TIM_Base_SetConfig+0xbe>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a0a      	ldr	r2, [pc, #40]	; (8003954 <TIM_Base_SetConfig+0xe4>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d103      	bne.n	8003936 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	691a      	ldr	r2, [r3, #16]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2201      	movs	r2, #1
 800393a:	615a      	str	r2, [r3, #20]
}
 800393c:	46c0      	nop			; (mov r8, r8)
 800393e:	46bd      	mov	sp, r7
 8003940:	b004      	add	sp, #16
 8003942:	bd80      	pop	{r7, pc}
 8003944:	40012c00 	.word	0x40012c00
 8003948:	40000400 	.word	0x40000400
 800394c:	40002000 	.word	0x40002000
 8003950:	40014400 	.word	0x40014400
 8003954:	40014800 	.word	0x40014800
 8003958:	fffffcff 	.word	0xfffffcff

0800395c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003964:	46c0      	nop			; (mov r8, r8)
 8003966:	46bd      	mov	sp, r7
 8003968:	b002      	add	sp, #8
 800396a:	bd80      	pop	{r7, pc}

0800396c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003974:	46c0      	nop			; (mov r8, r8)
 8003976:	46bd      	mov	sp, r7
 8003978:	b002      	add	sp, #8
 800397a:	bd80      	pop	{r7, pc}

0800397c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003984:	46c0      	nop			; (mov r8, r8)
 8003986:	46bd      	mov	sp, r7
 8003988:	b002      	add	sp, #8
 800398a:	bd80      	pop	{r7, pc}

0800398c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d101      	bne.n	800399e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e046      	b.n	8003a2c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2288      	movs	r2, #136	; 0x88
 80039a2:	589b      	ldr	r3, [r3, r2]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d107      	bne.n	80039b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2284      	movs	r2, #132	; 0x84
 80039ac:	2100      	movs	r1, #0
 80039ae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	0018      	movs	r0, r3
 80039b4:	f7fd fb30 	bl	8001018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2288      	movs	r2, #136	; 0x88
 80039bc:	2124      	movs	r1, #36	; 0x24
 80039be:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2101      	movs	r1, #1
 80039cc:	438a      	bics	r2, r1
 80039ce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	0018      	movs	r0, r3
 80039d4:	f000 fc12 	bl	80041fc <UART_SetConfig>
 80039d8:	0003      	movs	r3, r0
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d101      	bne.n	80039e2 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e024      	b.n	8003a2c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	0018      	movs	r0, r3
 80039ee:	f000 fe7d 	bl	80046ec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	685a      	ldr	r2, [r3, #4]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	490d      	ldr	r1, [pc, #52]	; (8003a34 <HAL_UART_Init+0xa8>)
 80039fe:	400a      	ands	r2, r1
 8003a00:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	212a      	movs	r1, #42	; 0x2a
 8003a0e:	438a      	bics	r2, r1
 8003a10:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2101      	movs	r1, #1
 8003a1e:	430a      	orrs	r2, r1
 8003a20:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	0018      	movs	r0, r3
 8003a26:	f000 ff15 	bl	8004854 <UART_CheckIdleState>
 8003a2a:	0003      	movs	r3, r0
}
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	b002      	add	sp, #8
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	ffffb7ff 	.word	0xffffb7ff

08003a38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b08a      	sub	sp, #40	; 0x28
 8003a3c:	af02      	add	r7, sp, #8
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	603b      	str	r3, [r7, #0]
 8003a44:	1dbb      	adds	r3, r7, #6
 8003a46:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2288      	movs	r2, #136	; 0x88
 8003a4c:	589b      	ldr	r3, [r3, r2]
 8003a4e:	2b20      	cmp	r3, #32
 8003a50:	d000      	beq.n	8003a54 <HAL_UART_Transmit+0x1c>
 8003a52:	e088      	b.n	8003b66 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <HAL_UART_Transmit+0x2a>
 8003a5a:	1dbb      	adds	r3, r7, #6
 8003a5c:	881b      	ldrh	r3, [r3, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e080      	b.n	8003b68 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	689a      	ldr	r2, [r3, #8]
 8003a6a:	2380      	movs	r3, #128	; 0x80
 8003a6c:	015b      	lsls	r3, r3, #5
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d109      	bne.n	8003a86 <HAL_UART_Transmit+0x4e>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d105      	bne.n	8003a86 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	4013      	ands	r3, r2
 8003a80:	d001      	beq.n	8003a86 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e070      	b.n	8003b68 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2290      	movs	r2, #144	; 0x90
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2288      	movs	r2, #136	; 0x88
 8003a92:	2121      	movs	r1, #33	; 0x21
 8003a94:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a96:	f7fd fd09 	bl	80014ac <HAL_GetTick>
 8003a9a:	0003      	movs	r3, r0
 8003a9c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	1dba      	adds	r2, r7, #6
 8003aa2:	2154      	movs	r1, #84	; 0x54
 8003aa4:	8812      	ldrh	r2, [r2, #0]
 8003aa6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	1dba      	adds	r2, r7, #6
 8003aac:	2156      	movs	r1, #86	; 0x56
 8003aae:	8812      	ldrh	r2, [r2, #0]
 8003ab0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	2380      	movs	r3, #128	; 0x80
 8003ab8:	015b      	lsls	r3, r3, #5
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d108      	bne.n	8003ad0 <HAL_UART_Transmit+0x98>
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d104      	bne.n	8003ad0 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	61bb      	str	r3, [r7, #24]
 8003ace:	e003      	b.n	8003ad8 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ad8:	e02c      	b.n	8003b34 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	68f8      	ldr	r0, [r7, #12]
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	9300      	str	r3, [sp, #0]
 8003ae2:	0013      	movs	r3, r2
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	2180      	movs	r1, #128	; 0x80
 8003ae8:	f000 ff02 	bl	80048f0 <UART_WaitOnFlagUntilTimeout>
 8003aec:	1e03      	subs	r3, r0, #0
 8003aee:	d001      	beq.n	8003af4 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e039      	b.n	8003b68 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d10b      	bne.n	8003b12 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	881b      	ldrh	r3, [r3, #0]
 8003afe:	001a      	movs	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	05d2      	lsls	r2, r2, #23
 8003b06:	0dd2      	lsrs	r2, r2, #23
 8003b08:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	3302      	adds	r3, #2
 8003b0e:	61bb      	str	r3, [r7, #24]
 8003b10:	e007      	b.n	8003b22 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	781a      	ldrb	r2, [r3, #0]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	3301      	adds	r3, #1
 8003b20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2256      	movs	r2, #86	; 0x56
 8003b26:	5a9b      	ldrh	r3, [r3, r2]
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	3b01      	subs	r3, #1
 8003b2c:	b299      	uxth	r1, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2256      	movs	r2, #86	; 0x56
 8003b32:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2256      	movs	r2, #86	; 0x56
 8003b38:	5a9b      	ldrh	r3, [r3, r2]
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1cc      	bne.n	8003ada <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b40:	697a      	ldr	r2, [r7, #20]
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	9300      	str	r3, [sp, #0]
 8003b48:	0013      	movs	r3, r2
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	2140      	movs	r1, #64	; 0x40
 8003b4e:	f000 fecf 	bl	80048f0 <UART_WaitOnFlagUntilTimeout>
 8003b52:	1e03      	subs	r3, r0, #0
 8003b54:	d001      	beq.n	8003b5a <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e006      	b.n	8003b68 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2288      	movs	r2, #136	; 0x88
 8003b5e:	2120      	movs	r1, #32
 8003b60:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003b62:	2300      	movs	r3, #0
 8003b64:	e000      	b.n	8003b68 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8003b66:	2302      	movs	r3, #2
  }
}
 8003b68:	0018      	movs	r0, r3
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	b008      	add	sp, #32
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b70:	b5b0      	push	{r4, r5, r7, lr}
 8003b72:	b0aa      	sub	sp, #168	; 0xa8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	69db      	ldr	r3, [r3, #28]
 8003b7e:	22a4      	movs	r2, #164	; 0xa4
 8003b80:	18b9      	adds	r1, r7, r2
 8003b82:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	20a0      	movs	r0, #160	; 0xa0
 8003b8c:	1839      	adds	r1, r7, r0
 8003b8e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	249c      	movs	r4, #156	; 0x9c
 8003b98:	1939      	adds	r1, r7, r4
 8003b9a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003b9c:	0011      	movs	r1, r2
 8003b9e:	18bb      	adds	r3, r7, r2
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4aa2      	ldr	r2, [pc, #648]	; (8003e2c <HAL_UART_IRQHandler+0x2bc>)
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	2298      	movs	r2, #152	; 0x98
 8003ba8:	18bd      	adds	r5, r7, r2
 8003baa:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8003bac:	18bb      	adds	r3, r7, r2
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d11a      	bne.n	8003bea <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003bb4:	187b      	adds	r3, r7, r1
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	4013      	ands	r3, r2
 8003bbc:	d015      	beq.n	8003bea <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003bbe:	183b      	adds	r3, r7, r0
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	d105      	bne.n	8003bd4 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003bc8:	193b      	adds	r3, r7, r4
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	2380      	movs	r3, #128	; 0x80
 8003bce:	055b      	lsls	r3, r3, #21
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	d00a      	beq.n	8003bea <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d100      	bne.n	8003bde <HAL_UART_IRQHandler+0x6e>
 8003bdc:	e2dc      	b.n	8004198 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	0010      	movs	r0, r2
 8003be6:	4798      	blx	r3
      }
      return;
 8003be8:	e2d6      	b.n	8004198 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003bea:	2398      	movs	r3, #152	; 0x98
 8003bec:	18fb      	adds	r3, r7, r3
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d100      	bne.n	8003bf6 <HAL_UART_IRQHandler+0x86>
 8003bf4:	e122      	b.n	8003e3c <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003bf6:	239c      	movs	r3, #156	; 0x9c
 8003bf8:	18fb      	adds	r3, r7, r3
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a8c      	ldr	r2, [pc, #560]	; (8003e30 <HAL_UART_IRQHandler+0x2c0>)
 8003bfe:	4013      	ands	r3, r2
 8003c00:	d106      	bne.n	8003c10 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003c02:	23a0      	movs	r3, #160	; 0xa0
 8003c04:	18fb      	adds	r3, r7, r3
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a8a      	ldr	r2, [pc, #552]	; (8003e34 <HAL_UART_IRQHandler+0x2c4>)
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	d100      	bne.n	8003c10 <HAL_UART_IRQHandler+0xa0>
 8003c0e:	e115      	b.n	8003e3c <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003c10:	23a4      	movs	r3, #164	; 0xa4
 8003c12:	18fb      	adds	r3, r7, r3
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2201      	movs	r2, #1
 8003c18:	4013      	ands	r3, r2
 8003c1a:	d012      	beq.n	8003c42 <HAL_UART_IRQHandler+0xd2>
 8003c1c:	23a0      	movs	r3, #160	; 0xa0
 8003c1e:	18fb      	adds	r3, r7, r3
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	2380      	movs	r3, #128	; 0x80
 8003c24:	005b      	lsls	r3, r3, #1
 8003c26:	4013      	ands	r3, r2
 8003c28:	d00b      	beq.n	8003c42 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2290      	movs	r2, #144	; 0x90
 8003c36:	589b      	ldr	r3, [r3, r2]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2190      	movs	r1, #144	; 0x90
 8003c40:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003c42:	23a4      	movs	r3, #164	; 0xa4
 8003c44:	18fb      	adds	r3, r7, r3
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2202      	movs	r2, #2
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	d011      	beq.n	8003c72 <HAL_UART_IRQHandler+0x102>
 8003c4e:	239c      	movs	r3, #156	; 0x9c
 8003c50:	18fb      	adds	r3, r7, r3
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2201      	movs	r2, #1
 8003c56:	4013      	ands	r3, r2
 8003c58:	d00b      	beq.n	8003c72 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2202      	movs	r2, #2
 8003c60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2290      	movs	r2, #144	; 0x90
 8003c66:	589b      	ldr	r3, [r3, r2]
 8003c68:	2204      	movs	r2, #4
 8003c6a:	431a      	orrs	r2, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2190      	movs	r1, #144	; 0x90
 8003c70:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003c72:	23a4      	movs	r3, #164	; 0xa4
 8003c74:	18fb      	adds	r3, r7, r3
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2204      	movs	r2, #4
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	d011      	beq.n	8003ca2 <HAL_UART_IRQHandler+0x132>
 8003c7e:	239c      	movs	r3, #156	; 0x9c
 8003c80:	18fb      	adds	r3, r7, r3
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2201      	movs	r2, #1
 8003c86:	4013      	ands	r3, r2
 8003c88:	d00b      	beq.n	8003ca2 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2204      	movs	r2, #4
 8003c90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2290      	movs	r2, #144	; 0x90
 8003c96:	589b      	ldr	r3, [r3, r2]
 8003c98:	2202      	movs	r2, #2
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2190      	movs	r1, #144	; 0x90
 8003ca0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003ca2:	23a4      	movs	r3, #164	; 0xa4
 8003ca4:	18fb      	adds	r3, r7, r3
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2208      	movs	r2, #8
 8003caa:	4013      	ands	r3, r2
 8003cac:	d017      	beq.n	8003cde <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003cae:	23a0      	movs	r3, #160	; 0xa0
 8003cb0:	18fb      	adds	r3, r7, r3
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2220      	movs	r2, #32
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	d105      	bne.n	8003cc6 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003cba:	239c      	movs	r3, #156	; 0x9c
 8003cbc:	18fb      	adds	r3, r7, r3
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a5b      	ldr	r2, [pc, #364]	; (8003e30 <HAL_UART_IRQHandler+0x2c0>)
 8003cc2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003cc4:	d00b      	beq.n	8003cde <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2208      	movs	r2, #8
 8003ccc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2290      	movs	r2, #144	; 0x90
 8003cd2:	589b      	ldr	r3, [r3, r2]
 8003cd4:	2208      	movs	r2, #8
 8003cd6:	431a      	orrs	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2190      	movs	r1, #144	; 0x90
 8003cdc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003cde:	23a4      	movs	r3, #164	; 0xa4
 8003ce0:	18fb      	adds	r3, r7, r3
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	2380      	movs	r3, #128	; 0x80
 8003ce6:	011b      	lsls	r3, r3, #4
 8003ce8:	4013      	ands	r3, r2
 8003cea:	d013      	beq.n	8003d14 <HAL_UART_IRQHandler+0x1a4>
 8003cec:	23a0      	movs	r3, #160	; 0xa0
 8003cee:	18fb      	adds	r3, r7, r3
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	2380      	movs	r3, #128	; 0x80
 8003cf4:	04db      	lsls	r3, r3, #19
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	d00c      	beq.n	8003d14 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2280      	movs	r2, #128	; 0x80
 8003d00:	0112      	lsls	r2, r2, #4
 8003d02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2290      	movs	r2, #144	; 0x90
 8003d08:	589b      	ldr	r3, [r3, r2]
 8003d0a:	2220      	movs	r2, #32
 8003d0c:	431a      	orrs	r2, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2190      	movs	r1, #144	; 0x90
 8003d12:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2290      	movs	r2, #144	; 0x90
 8003d18:	589b      	ldr	r3, [r3, r2]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d100      	bne.n	8003d20 <HAL_UART_IRQHandler+0x1b0>
 8003d1e:	e23d      	b.n	800419c <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003d20:	23a4      	movs	r3, #164	; 0xa4
 8003d22:	18fb      	adds	r3, r7, r3
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	2220      	movs	r2, #32
 8003d28:	4013      	ands	r3, r2
 8003d2a:	d015      	beq.n	8003d58 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003d2c:	23a0      	movs	r3, #160	; 0xa0
 8003d2e:	18fb      	adds	r3, r7, r3
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2220      	movs	r2, #32
 8003d34:	4013      	ands	r3, r2
 8003d36:	d106      	bne.n	8003d46 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003d38:	239c      	movs	r3, #156	; 0x9c
 8003d3a:	18fb      	adds	r3, r7, r3
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	2380      	movs	r3, #128	; 0x80
 8003d40:	055b      	lsls	r3, r3, #21
 8003d42:	4013      	ands	r3, r2
 8003d44:	d008      	beq.n	8003d58 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d004      	beq.n	8003d58 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	0010      	movs	r0, r2
 8003d56:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2290      	movs	r2, #144	; 0x90
 8003d5c:	589b      	ldr	r3, [r3, r2]
 8003d5e:	2194      	movs	r1, #148	; 0x94
 8003d60:	187a      	adds	r2, r7, r1
 8003d62:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	2240      	movs	r2, #64	; 0x40
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	2b40      	cmp	r3, #64	; 0x40
 8003d70:	d004      	beq.n	8003d7c <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003d72:	187b      	adds	r3, r7, r1
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2228      	movs	r2, #40	; 0x28
 8003d78:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d7a:	d04c      	beq.n	8003e16 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	0018      	movs	r0, r3
 8003d80:	f000 ff64 	bl	8004c4c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	2240      	movs	r2, #64	; 0x40
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	2b40      	cmp	r3, #64	; 0x40
 8003d90:	d13c      	bne.n	8003e0c <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d92:	f3ef 8310 	mrs	r3, PRIMASK
 8003d96:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003d98:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d9a:	2090      	movs	r0, #144	; 0x90
 8003d9c:	183a      	adds	r2, r7, r0
 8003d9e:	6013      	str	r3, [r2, #0]
 8003da0:	2301      	movs	r3, #1
 8003da2:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003da4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003da6:	f383 8810 	msr	PRIMASK, r3
}
 8003daa:	46c0      	nop			; (mov r8, r8)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	689a      	ldr	r2, [r3, #8]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2140      	movs	r1, #64	; 0x40
 8003db8:	438a      	bics	r2, r1
 8003dba:	609a      	str	r2, [r3, #8]
 8003dbc:	183b      	adds	r3, r7, r0
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dc2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003dc4:	f383 8810 	msr	PRIMASK, r3
}
 8003dc8:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2280      	movs	r2, #128	; 0x80
 8003dce:	589b      	ldr	r3, [r3, r2]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d016      	beq.n	8003e02 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2280      	movs	r2, #128	; 0x80
 8003dd8:	589b      	ldr	r3, [r3, r2]
 8003dda:	4a17      	ldr	r2, [pc, #92]	; (8003e38 <HAL_UART_IRQHandler+0x2c8>)
 8003ddc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2280      	movs	r2, #128	; 0x80
 8003de2:	589b      	ldr	r3, [r3, r2]
 8003de4:	0018      	movs	r0, r3
 8003de6:	f7fd fddf 	bl	80019a8 <HAL_DMA_Abort_IT>
 8003dea:	1e03      	subs	r3, r0, #0
 8003dec:	d01c      	beq.n	8003e28 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2280      	movs	r2, #128	; 0x80
 8003df2:	589b      	ldr	r3, [r3, r2]
 8003df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	2180      	movs	r1, #128	; 0x80
 8003dfa:	5852      	ldr	r2, [r2, r1]
 8003dfc:	0010      	movs	r0, r2
 8003dfe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e00:	e012      	b.n	8003e28 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	0018      	movs	r0, r3
 8003e06:	f000 f9f1 	bl	80041ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e0a:	e00d      	b.n	8003e28 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	0018      	movs	r0, r3
 8003e10:	f000 f9ec 	bl	80041ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e14:	e008      	b.n	8003e28 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	0018      	movs	r0, r3
 8003e1a:	f000 f9e7 	bl	80041ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2290      	movs	r2, #144	; 0x90
 8003e22:	2100      	movs	r1, #0
 8003e24:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003e26:	e1b9      	b.n	800419c <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e28:	46c0      	nop			; (mov r8, r8)
    return;
 8003e2a:	e1b7      	b.n	800419c <HAL_UART_IRQHandler+0x62c>
 8003e2c:	0000080f 	.word	0x0000080f
 8003e30:	10000001 	.word	0x10000001
 8003e34:	04000120 	.word	0x04000120
 8003e38:	08004f11 	.word	0x08004f11

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d000      	beq.n	8003e46 <HAL_UART_IRQHandler+0x2d6>
 8003e44:	e13e      	b.n	80040c4 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003e46:	23a4      	movs	r3, #164	; 0xa4
 8003e48:	18fb      	adds	r3, r7, r3
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2210      	movs	r2, #16
 8003e4e:	4013      	ands	r3, r2
 8003e50:	d100      	bne.n	8003e54 <HAL_UART_IRQHandler+0x2e4>
 8003e52:	e137      	b.n	80040c4 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003e54:	23a0      	movs	r3, #160	; 0xa0
 8003e56:	18fb      	adds	r3, r7, r3
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2210      	movs	r2, #16
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	d100      	bne.n	8003e62 <HAL_UART_IRQHandler+0x2f2>
 8003e60:	e130      	b.n	80040c4 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	2210      	movs	r2, #16
 8003e68:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	2240      	movs	r2, #64	; 0x40
 8003e72:	4013      	ands	r3, r2
 8003e74:	2b40      	cmp	r3, #64	; 0x40
 8003e76:	d000      	beq.n	8003e7a <HAL_UART_IRQHandler+0x30a>
 8003e78:	e0a4      	b.n	8003fc4 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2280      	movs	r2, #128	; 0x80
 8003e7e:	589b      	ldr	r3, [r3, r2]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	685a      	ldr	r2, [r3, #4]
 8003e84:	217e      	movs	r1, #126	; 0x7e
 8003e86:	187b      	adds	r3, r7, r1
 8003e88:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003e8a:	187b      	adds	r3, r7, r1
 8003e8c:	881b      	ldrh	r3, [r3, #0]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d100      	bne.n	8003e94 <HAL_UART_IRQHandler+0x324>
 8003e92:	e185      	b.n	80041a0 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	225c      	movs	r2, #92	; 0x5c
 8003e98:	5a9b      	ldrh	r3, [r3, r2]
 8003e9a:	187a      	adds	r2, r7, r1
 8003e9c:	8812      	ldrh	r2, [r2, #0]
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d300      	bcc.n	8003ea4 <HAL_UART_IRQHandler+0x334>
 8003ea2:	e17d      	b.n	80041a0 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	187a      	adds	r2, r7, r1
 8003ea8:	215e      	movs	r1, #94	; 0x5e
 8003eaa:	8812      	ldrh	r2, [r2, #0]
 8003eac:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2280      	movs	r2, #128	; 0x80
 8003eb2:	589b      	ldr	r3, [r3, r2]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2220      	movs	r2, #32
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d170      	bne.n	8003fa0 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ebe:	f3ef 8310 	mrs	r3, PRIMASK
 8003ec2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ec6:	67bb      	str	r3, [r7, #120]	; 0x78
 8003ec8:	2301      	movs	r3, #1
 8003eca:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ece:	f383 8810 	msr	PRIMASK, r3
}
 8003ed2:	46c0      	nop			; (mov r8, r8)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	49b4      	ldr	r1, [pc, #720]	; (80041b0 <HAL_UART_IRQHandler+0x640>)
 8003ee0:	400a      	ands	r2, r1
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ee6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eea:	f383 8810 	msr	PRIMASK, r3
}
 8003eee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ef0:	f3ef 8310 	mrs	r3, PRIMASK
 8003ef4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003ef6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ef8:	677b      	str	r3, [r7, #116]	; 0x74
 8003efa:	2301      	movs	r3, #1
 8003efc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003efe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f00:	f383 8810 	msr	PRIMASK, r3
}
 8003f04:	46c0      	nop			; (mov r8, r8)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	689a      	ldr	r2, [r3, #8]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2101      	movs	r1, #1
 8003f12:	438a      	bics	r2, r1
 8003f14:	609a      	str	r2, [r3, #8]
 8003f16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f18:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f1c:	f383 8810 	msr	PRIMASK, r3
}
 8003f20:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f22:	f3ef 8310 	mrs	r3, PRIMASK
 8003f26:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003f28:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f2a:	673b      	str	r3, [r7, #112]	; 0x70
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f32:	f383 8810 	msr	PRIMASK, r3
}
 8003f36:	46c0      	nop			; (mov r8, r8)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	689a      	ldr	r2, [r3, #8]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2140      	movs	r1, #64	; 0x40
 8003f44:	438a      	bics	r2, r1
 8003f46:	609a      	str	r2, [r3, #8]
 8003f48:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f4a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f4e:	f383 8810 	msr	PRIMASK, r3
}
 8003f52:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	228c      	movs	r2, #140	; 0x8c
 8003f58:	2120      	movs	r1, #32
 8003f5a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f62:	f3ef 8310 	mrs	r3, PRIMASK
 8003f66:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003f68:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f6a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f70:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f72:	f383 8810 	msr	PRIMASK, r3
}
 8003f76:	46c0      	nop			; (mov r8, r8)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	2110      	movs	r1, #16
 8003f84:	438a      	bics	r2, r1
 8003f86:	601a      	str	r2, [r3, #0]
 8003f88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f8a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f8e:	f383 8810 	msr	PRIMASK, r3
}
 8003f92:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2280      	movs	r2, #128	; 0x80
 8003f98:	589b      	ldr	r3, [r3, r2]
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	f7fd fca2 	bl	80018e4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	225c      	movs	r2, #92	; 0x5c
 8003faa:	5a9a      	ldrh	r2, [r3, r2]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	215e      	movs	r1, #94	; 0x5e
 8003fb0:	5a5b      	ldrh	r3, [r3, r1]
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	b29a      	uxth	r2, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	0011      	movs	r1, r2
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f7fc fe41 	bl	8000c44 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003fc2:	e0ed      	b.n	80041a0 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	225c      	movs	r2, #92	; 0x5c
 8003fc8:	5a99      	ldrh	r1, [r3, r2]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	225e      	movs	r2, #94	; 0x5e
 8003fce:	5a9b      	ldrh	r3, [r3, r2]
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	208e      	movs	r0, #142	; 0x8e
 8003fd4:	183b      	adds	r3, r7, r0
 8003fd6:	1a8a      	subs	r2, r1, r2
 8003fd8:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	225e      	movs	r2, #94	; 0x5e
 8003fde:	5a9b      	ldrh	r3, [r3, r2]
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d100      	bne.n	8003fe8 <HAL_UART_IRQHandler+0x478>
 8003fe6:	e0dd      	b.n	80041a4 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8003fe8:	183b      	adds	r3, r7, r0
 8003fea:	881b      	ldrh	r3, [r3, #0]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d100      	bne.n	8003ff2 <HAL_UART_IRQHandler+0x482>
 8003ff0:	e0d8      	b.n	80041a4 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ff2:	f3ef 8310 	mrs	r3, PRIMASK
 8003ff6:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003ffa:	2488      	movs	r4, #136	; 0x88
 8003ffc:	193a      	adds	r2, r7, r4
 8003ffe:	6013      	str	r3, [r2, #0]
 8004000:	2301      	movs	r3, #1
 8004002:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	f383 8810 	msr	PRIMASK, r3
}
 800400a:	46c0      	nop			; (mov r8, r8)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4967      	ldr	r1, [pc, #412]	; (80041b4 <HAL_UART_IRQHandler+0x644>)
 8004018:	400a      	ands	r2, r1
 800401a:	601a      	str	r2, [r3, #0]
 800401c:	193b      	adds	r3, r7, r4
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f383 8810 	msr	PRIMASK, r3
}
 8004028:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800402a:	f3ef 8310 	mrs	r3, PRIMASK
 800402e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004030:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004032:	2484      	movs	r4, #132	; 0x84
 8004034:	193a      	adds	r2, r7, r4
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	2301      	movs	r3, #1
 800403a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	f383 8810 	msr	PRIMASK, r3
}
 8004042:	46c0      	nop			; (mov r8, r8)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	689a      	ldr	r2, [r3, #8]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	495a      	ldr	r1, [pc, #360]	; (80041b8 <HAL_UART_IRQHandler+0x648>)
 8004050:	400a      	ands	r2, r1
 8004052:	609a      	str	r2, [r3, #8]
 8004054:	193b      	adds	r3, r7, r4
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800405a:	6a3b      	ldr	r3, [r7, #32]
 800405c:	f383 8810 	msr	PRIMASK, r3
}
 8004060:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	228c      	movs	r2, #140	; 0x8c
 8004066:	2120      	movs	r1, #32
 8004068:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004076:	f3ef 8310 	mrs	r3, PRIMASK
 800407a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800407c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800407e:	2480      	movs	r4, #128	; 0x80
 8004080:	193a      	adds	r2, r7, r4
 8004082:	6013      	str	r3, [r2, #0]
 8004084:	2301      	movs	r3, #1
 8004086:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800408a:	f383 8810 	msr	PRIMASK, r3
}
 800408e:	46c0      	nop			; (mov r8, r8)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2110      	movs	r1, #16
 800409c:	438a      	bics	r2, r1
 800409e:	601a      	str	r2, [r3, #0]
 80040a0:	193b      	adds	r3, r7, r4
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040a8:	f383 8810 	msr	PRIMASK, r3
}
 80040ac:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2202      	movs	r2, #2
 80040b2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040b4:	183b      	adds	r3, r7, r0
 80040b6:	881a      	ldrh	r2, [r3, #0]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	0011      	movs	r1, r2
 80040bc:	0018      	movs	r0, r3
 80040be:	f7fc fdc1 	bl	8000c44 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80040c2:	e06f      	b.n	80041a4 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80040c4:	23a4      	movs	r3, #164	; 0xa4
 80040c6:	18fb      	adds	r3, r7, r3
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	2380      	movs	r3, #128	; 0x80
 80040cc:	035b      	lsls	r3, r3, #13
 80040ce:	4013      	ands	r3, r2
 80040d0:	d010      	beq.n	80040f4 <HAL_UART_IRQHandler+0x584>
 80040d2:	239c      	movs	r3, #156	; 0x9c
 80040d4:	18fb      	adds	r3, r7, r3
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	2380      	movs	r3, #128	; 0x80
 80040da:	03db      	lsls	r3, r3, #15
 80040dc:	4013      	ands	r3, r2
 80040de:	d009      	beq.n	80040f4 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2280      	movs	r2, #128	; 0x80
 80040e6:	0352      	lsls	r2, r2, #13
 80040e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	0018      	movs	r0, r3
 80040ee:	f000 ff52 	bl	8004f96 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80040f2:	e05a      	b.n	80041aa <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80040f4:	23a4      	movs	r3, #164	; 0xa4
 80040f6:	18fb      	adds	r3, r7, r3
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2280      	movs	r2, #128	; 0x80
 80040fc:	4013      	ands	r3, r2
 80040fe:	d016      	beq.n	800412e <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004100:	23a0      	movs	r3, #160	; 0xa0
 8004102:	18fb      	adds	r3, r7, r3
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	2280      	movs	r2, #128	; 0x80
 8004108:	4013      	ands	r3, r2
 800410a:	d106      	bne.n	800411a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800410c:	239c      	movs	r3, #156	; 0x9c
 800410e:	18fb      	adds	r3, r7, r3
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	2380      	movs	r3, #128	; 0x80
 8004114:	041b      	lsls	r3, r3, #16
 8004116:	4013      	ands	r3, r2
 8004118:	d009      	beq.n	800412e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800411e:	2b00      	cmp	r3, #0
 8004120:	d042      	beq.n	80041a8 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	0010      	movs	r0, r2
 800412a:	4798      	blx	r3
    }
    return;
 800412c:	e03c      	b.n	80041a8 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800412e:	23a4      	movs	r3, #164	; 0xa4
 8004130:	18fb      	adds	r3, r7, r3
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2240      	movs	r2, #64	; 0x40
 8004136:	4013      	ands	r3, r2
 8004138:	d00a      	beq.n	8004150 <HAL_UART_IRQHandler+0x5e0>
 800413a:	23a0      	movs	r3, #160	; 0xa0
 800413c:	18fb      	adds	r3, r7, r3
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2240      	movs	r2, #64	; 0x40
 8004142:	4013      	ands	r3, r2
 8004144:	d004      	beq.n	8004150 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	0018      	movs	r0, r3
 800414a:	f000 fef8 	bl	8004f3e <UART_EndTransmit_IT>
    return;
 800414e:	e02c      	b.n	80041aa <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004150:	23a4      	movs	r3, #164	; 0xa4
 8004152:	18fb      	adds	r3, r7, r3
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	2380      	movs	r3, #128	; 0x80
 8004158:	041b      	lsls	r3, r3, #16
 800415a:	4013      	ands	r3, r2
 800415c:	d00b      	beq.n	8004176 <HAL_UART_IRQHandler+0x606>
 800415e:	23a0      	movs	r3, #160	; 0xa0
 8004160:	18fb      	adds	r3, r7, r3
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	2380      	movs	r3, #128	; 0x80
 8004166:	05db      	lsls	r3, r3, #23
 8004168:	4013      	ands	r3, r2
 800416a:	d004      	beq.n	8004176 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	0018      	movs	r0, r3
 8004170:	f000 ff21 	bl	8004fb6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004174:	e019      	b.n	80041aa <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004176:	23a4      	movs	r3, #164	; 0xa4
 8004178:	18fb      	adds	r3, r7, r3
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	2380      	movs	r3, #128	; 0x80
 800417e:	045b      	lsls	r3, r3, #17
 8004180:	4013      	ands	r3, r2
 8004182:	d012      	beq.n	80041aa <HAL_UART_IRQHandler+0x63a>
 8004184:	23a0      	movs	r3, #160	; 0xa0
 8004186:	18fb      	adds	r3, r7, r3
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2b00      	cmp	r3, #0
 800418c:	da0d      	bge.n	80041aa <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	0018      	movs	r0, r3
 8004192:	f000 ff08 	bl	8004fa6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004196:	e008      	b.n	80041aa <HAL_UART_IRQHandler+0x63a>
      return;
 8004198:	46c0      	nop			; (mov r8, r8)
 800419a:	e006      	b.n	80041aa <HAL_UART_IRQHandler+0x63a>
    return;
 800419c:	46c0      	nop			; (mov r8, r8)
 800419e:	e004      	b.n	80041aa <HAL_UART_IRQHandler+0x63a>
      return;
 80041a0:	46c0      	nop			; (mov r8, r8)
 80041a2:	e002      	b.n	80041aa <HAL_UART_IRQHandler+0x63a>
      return;
 80041a4:	46c0      	nop			; (mov r8, r8)
 80041a6:	e000      	b.n	80041aa <HAL_UART_IRQHandler+0x63a>
    return;
 80041a8:	46c0      	nop			; (mov r8, r8)
  }
}
 80041aa:	46bd      	mov	sp, r7
 80041ac:	b02a      	add	sp, #168	; 0xa8
 80041ae:	bdb0      	pop	{r4, r5, r7, pc}
 80041b0:	fffffeff 	.word	0xfffffeff
 80041b4:	fffffedf 	.word	0xfffffedf
 80041b8:	effffffe 	.word	0xeffffffe

080041bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80041c4:	46c0      	nop			; (mov r8, r8)
 80041c6:	46bd      	mov	sp, r7
 80041c8:	b002      	add	sp, #8
 80041ca:	bd80      	pop	{r7, pc}

080041cc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80041d4:	46c0      	nop			; (mov r8, r8)
 80041d6:	46bd      	mov	sp, r7
 80041d8:	b002      	add	sp, #8
 80041da:	bd80      	pop	{r7, pc}

080041dc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b082      	sub	sp, #8
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80041e4:	46c0      	nop			; (mov r8, r8)
 80041e6:	46bd      	mov	sp, r7
 80041e8:	b002      	add	sp, #8
 80041ea:	bd80      	pop	{r7, pc}

080041ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80041f4:	46c0      	nop			; (mov r8, r8)
 80041f6:	46bd      	mov	sp, r7
 80041f8:	b002      	add	sp, #8
 80041fa:	bd80      	pop	{r7, pc}

080041fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041fc:	b5b0      	push	{r4, r5, r7, lr}
 80041fe:	b090      	sub	sp, #64	; 0x40
 8004200:	af00      	add	r7, sp, #0
 8004202:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004204:	231a      	movs	r3, #26
 8004206:	2220      	movs	r2, #32
 8004208:	189b      	adds	r3, r3, r2
 800420a:	19db      	adds	r3, r3, r7
 800420c:	2200      	movs	r2, #0
 800420e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	431a      	orrs	r2, r3
 800421a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	431a      	orrs	r2, r3
 8004220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004222:	69db      	ldr	r3, [r3, #28]
 8004224:	4313      	orrs	r3, r2
 8004226:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4ac4      	ldr	r2, [pc, #784]	; (8004540 <UART_SetConfig+0x344>)
 8004230:	4013      	ands	r3, r2
 8004232:	0019      	movs	r1, r3
 8004234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800423a:	430b      	orrs	r3, r1
 800423c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800423e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	4abf      	ldr	r2, [pc, #764]	; (8004544 <UART_SetConfig+0x348>)
 8004246:	4013      	ands	r3, r2
 8004248:	0018      	movs	r0, r3
 800424a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424c:	68d9      	ldr	r1, [r3, #12]
 800424e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	0003      	movs	r3, r0
 8004254:	430b      	orrs	r3, r1
 8004256:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425a:	699b      	ldr	r3, [r3, #24]
 800425c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800425e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4ab9      	ldr	r2, [pc, #740]	; (8004548 <UART_SetConfig+0x34c>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d004      	beq.n	8004272 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800426e:	4313      	orrs	r3, r2
 8004270:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	4ab4      	ldr	r2, [pc, #720]	; (800454c <UART_SetConfig+0x350>)
 800427a:	4013      	ands	r3, r2
 800427c:	0019      	movs	r1, r3
 800427e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004284:	430b      	orrs	r3, r1
 8004286:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800428e:	220f      	movs	r2, #15
 8004290:	4393      	bics	r3, r2
 8004292:	0018      	movs	r0, r3
 8004294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004296:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	0003      	movs	r3, r0
 800429e:	430b      	orrs	r3, r1
 80042a0:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4aaa      	ldr	r2, [pc, #680]	; (8004550 <UART_SetConfig+0x354>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d131      	bne.n	8004310 <UART_SetConfig+0x114>
 80042ac:	4ba9      	ldr	r3, [pc, #676]	; (8004554 <UART_SetConfig+0x358>)
 80042ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042b0:	2203      	movs	r2, #3
 80042b2:	4013      	ands	r3, r2
 80042b4:	2b03      	cmp	r3, #3
 80042b6:	d01d      	beq.n	80042f4 <UART_SetConfig+0xf8>
 80042b8:	d823      	bhi.n	8004302 <UART_SetConfig+0x106>
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d00c      	beq.n	80042d8 <UART_SetConfig+0xdc>
 80042be:	d820      	bhi.n	8004302 <UART_SetConfig+0x106>
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d002      	beq.n	80042ca <UART_SetConfig+0xce>
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d00e      	beq.n	80042e6 <UART_SetConfig+0xea>
 80042c8:	e01b      	b.n	8004302 <UART_SetConfig+0x106>
 80042ca:	231b      	movs	r3, #27
 80042cc:	2220      	movs	r2, #32
 80042ce:	189b      	adds	r3, r3, r2
 80042d0:	19db      	adds	r3, r3, r7
 80042d2:	2200      	movs	r2, #0
 80042d4:	701a      	strb	r2, [r3, #0]
 80042d6:	e071      	b.n	80043bc <UART_SetConfig+0x1c0>
 80042d8:	231b      	movs	r3, #27
 80042da:	2220      	movs	r2, #32
 80042dc:	189b      	adds	r3, r3, r2
 80042de:	19db      	adds	r3, r3, r7
 80042e0:	2202      	movs	r2, #2
 80042e2:	701a      	strb	r2, [r3, #0]
 80042e4:	e06a      	b.n	80043bc <UART_SetConfig+0x1c0>
 80042e6:	231b      	movs	r3, #27
 80042e8:	2220      	movs	r2, #32
 80042ea:	189b      	adds	r3, r3, r2
 80042ec:	19db      	adds	r3, r3, r7
 80042ee:	2204      	movs	r2, #4
 80042f0:	701a      	strb	r2, [r3, #0]
 80042f2:	e063      	b.n	80043bc <UART_SetConfig+0x1c0>
 80042f4:	231b      	movs	r3, #27
 80042f6:	2220      	movs	r2, #32
 80042f8:	189b      	adds	r3, r3, r2
 80042fa:	19db      	adds	r3, r3, r7
 80042fc:	2208      	movs	r2, #8
 80042fe:	701a      	strb	r2, [r3, #0]
 8004300:	e05c      	b.n	80043bc <UART_SetConfig+0x1c0>
 8004302:	231b      	movs	r3, #27
 8004304:	2220      	movs	r2, #32
 8004306:	189b      	adds	r3, r3, r2
 8004308:	19db      	adds	r3, r3, r7
 800430a:	2210      	movs	r2, #16
 800430c:	701a      	strb	r2, [r3, #0]
 800430e:	e055      	b.n	80043bc <UART_SetConfig+0x1c0>
 8004310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a90      	ldr	r2, [pc, #576]	; (8004558 <UART_SetConfig+0x35c>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d106      	bne.n	8004328 <UART_SetConfig+0x12c>
 800431a:	231b      	movs	r3, #27
 800431c:	2220      	movs	r2, #32
 800431e:	189b      	adds	r3, r3, r2
 8004320:	19db      	adds	r3, r3, r7
 8004322:	2200      	movs	r2, #0
 8004324:	701a      	strb	r2, [r3, #0]
 8004326:	e049      	b.n	80043bc <UART_SetConfig+0x1c0>
 8004328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a86      	ldr	r2, [pc, #536]	; (8004548 <UART_SetConfig+0x34c>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d13e      	bne.n	80043b0 <UART_SetConfig+0x1b4>
 8004332:	4b88      	ldr	r3, [pc, #544]	; (8004554 <UART_SetConfig+0x358>)
 8004334:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004336:	23c0      	movs	r3, #192	; 0xc0
 8004338:	011b      	lsls	r3, r3, #4
 800433a:	4013      	ands	r3, r2
 800433c:	22c0      	movs	r2, #192	; 0xc0
 800433e:	0112      	lsls	r2, r2, #4
 8004340:	4293      	cmp	r3, r2
 8004342:	d027      	beq.n	8004394 <UART_SetConfig+0x198>
 8004344:	22c0      	movs	r2, #192	; 0xc0
 8004346:	0112      	lsls	r2, r2, #4
 8004348:	4293      	cmp	r3, r2
 800434a:	d82a      	bhi.n	80043a2 <UART_SetConfig+0x1a6>
 800434c:	2280      	movs	r2, #128	; 0x80
 800434e:	0112      	lsls	r2, r2, #4
 8004350:	4293      	cmp	r3, r2
 8004352:	d011      	beq.n	8004378 <UART_SetConfig+0x17c>
 8004354:	2280      	movs	r2, #128	; 0x80
 8004356:	0112      	lsls	r2, r2, #4
 8004358:	4293      	cmp	r3, r2
 800435a:	d822      	bhi.n	80043a2 <UART_SetConfig+0x1a6>
 800435c:	2b00      	cmp	r3, #0
 800435e:	d004      	beq.n	800436a <UART_SetConfig+0x16e>
 8004360:	2280      	movs	r2, #128	; 0x80
 8004362:	00d2      	lsls	r2, r2, #3
 8004364:	4293      	cmp	r3, r2
 8004366:	d00e      	beq.n	8004386 <UART_SetConfig+0x18a>
 8004368:	e01b      	b.n	80043a2 <UART_SetConfig+0x1a6>
 800436a:	231b      	movs	r3, #27
 800436c:	2220      	movs	r2, #32
 800436e:	189b      	adds	r3, r3, r2
 8004370:	19db      	adds	r3, r3, r7
 8004372:	2200      	movs	r2, #0
 8004374:	701a      	strb	r2, [r3, #0]
 8004376:	e021      	b.n	80043bc <UART_SetConfig+0x1c0>
 8004378:	231b      	movs	r3, #27
 800437a:	2220      	movs	r2, #32
 800437c:	189b      	adds	r3, r3, r2
 800437e:	19db      	adds	r3, r3, r7
 8004380:	2202      	movs	r2, #2
 8004382:	701a      	strb	r2, [r3, #0]
 8004384:	e01a      	b.n	80043bc <UART_SetConfig+0x1c0>
 8004386:	231b      	movs	r3, #27
 8004388:	2220      	movs	r2, #32
 800438a:	189b      	adds	r3, r3, r2
 800438c:	19db      	adds	r3, r3, r7
 800438e:	2204      	movs	r2, #4
 8004390:	701a      	strb	r2, [r3, #0]
 8004392:	e013      	b.n	80043bc <UART_SetConfig+0x1c0>
 8004394:	231b      	movs	r3, #27
 8004396:	2220      	movs	r2, #32
 8004398:	189b      	adds	r3, r3, r2
 800439a:	19db      	adds	r3, r3, r7
 800439c:	2208      	movs	r2, #8
 800439e:	701a      	strb	r2, [r3, #0]
 80043a0:	e00c      	b.n	80043bc <UART_SetConfig+0x1c0>
 80043a2:	231b      	movs	r3, #27
 80043a4:	2220      	movs	r2, #32
 80043a6:	189b      	adds	r3, r3, r2
 80043a8:	19db      	adds	r3, r3, r7
 80043aa:	2210      	movs	r2, #16
 80043ac:	701a      	strb	r2, [r3, #0]
 80043ae:	e005      	b.n	80043bc <UART_SetConfig+0x1c0>
 80043b0:	231b      	movs	r3, #27
 80043b2:	2220      	movs	r2, #32
 80043b4:	189b      	adds	r3, r3, r2
 80043b6:	19db      	adds	r3, r3, r7
 80043b8:	2210      	movs	r2, #16
 80043ba:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80043bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a61      	ldr	r2, [pc, #388]	; (8004548 <UART_SetConfig+0x34c>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d000      	beq.n	80043c8 <UART_SetConfig+0x1cc>
 80043c6:	e092      	b.n	80044ee <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80043c8:	231b      	movs	r3, #27
 80043ca:	2220      	movs	r2, #32
 80043cc:	189b      	adds	r3, r3, r2
 80043ce:	19db      	adds	r3, r3, r7
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	2b08      	cmp	r3, #8
 80043d4:	d015      	beq.n	8004402 <UART_SetConfig+0x206>
 80043d6:	dc18      	bgt.n	800440a <UART_SetConfig+0x20e>
 80043d8:	2b04      	cmp	r3, #4
 80043da:	d00d      	beq.n	80043f8 <UART_SetConfig+0x1fc>
 80043dc:	dc15      	bgt.n	800440a <UART_SetConfig+0x20e>
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d002      	beq.n	80043e8 <UART_SetConfig+0x1ec>
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	d005      	beq.n	80043f2 <UART_SetConfig+0x1f6>
 80043e6:	e010      	b.n	800440a <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043e8:	f7fe fb14 	bl	8002a14 <HAL_RCC_GetPCLK1Freq>
 80043ec:	0003      	movs	r3, r0
 80043ee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80043f0:	e014      	b.n	800441c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043f2:	4b5a      	ldr	r3, [pc, #360]	; (800455c <UART_SetConfig+0x360>)
 80043f4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80043f6:	e011      	b.n	800441c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043f8:	f7fe fa80 	bl	80028fc <HAL_RCC_GetSysClockFreq>
 80043fc:	0003      	movs	r3, r0
 80043fe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004400:	e00c      	b.n	800441c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004402:	2380      	movs	r3, #128	; 0x80
 8004404:	021b      	lsls	r3, r3, #8
 8004406:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004408:	e008      	b.n	800441c <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 800440a:	2300      	movs	r3, #0
 800440c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800440e:	231a      	movs	r3, #26
 8004410:	2220      	movs	r2, #32
 8004412:	189b      	adds	r3, r3, r2
 8004414:	19db      	adds	r3, r3, r7
 8004416:	2201      	movs	r2, #1
 8004418:	701a      	strb	r2, [r3, #0]
        break;
 800441a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800441c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800441e:	2b00      	cmp	r3, #0
 8004420:	d100      	bne.n	8004424 <UART_SetConfig+0x228>
 8004422:	e147      	b.n	80046b4 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004426:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004428:	4b4d      	ldr	r3, [pc, #308]	; (8004560 <UART_SetConfig+0x364>)
 800442a:	0052      	lsls	r2, r2, #1
 800442c:	5ad3      	ldrh	r3, [r2, r3]
 800442e:	0019      	movs	r1, r3
 8004430:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004432:	f7fb fe79 	bl	8000128 <__udivsi3>
 8004436:	0003      	movs	r3, r0
 8004438:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443c:	685a      	ldr	r2, [r3, #4]
 800443e:	0013      	movs	r3, r2
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	189b      	adds	r3, r3, r2
 8004444:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004446:	429a      	cmp	r2, r3
 8004448:	d305      	bcc.n	8004456 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800444a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004450:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004452:	429a      	cmp	r2, r3
 8004454:	d906      	bls.n	8004464 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8004456:	231a      	movs	r3, #26
 8004458:	2220      	movs	r2, #32
 800445a:	189b      	adds	r3, r3, r2
 800445c:	19db      	adds	r3, r3, r7
 800445e:	2201      	movs	r2, #1
 8004460:	701a      	strb	r2, [r3, #0]
 8004462:	e127      	b.n	80046b4 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004466:	61bb      	str	r3, [r7, #24]
 8004468:	2300      	movs	r3, #0
 800446a:	61fb      	str	r3, [r7, #28]
 800446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004470:	4b3b      	ldr	r3, [pc, #236]	; (8004560 <UART_SetConfig+0x364>)
 8004472:	0052      	lsls	r2, r2, #1
 8004474:	5ad3      	ldrh	r3, [r2, r3]
 8004476:	613b      	str	r3, [r7, #16]
 8004478:	2300      	movs	r3, #0
 800447a:	617b      	str	r3, [r7, #20]
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	69b8      	ldr	r0, [r7, #24]
 8004482:	69f9      	ldr	r1, [r7, #28]
 8004484:	f7fb ffc6 	bl	8000414 <__aeabi_uldivmod>
 8004488:	0002      	movs	r2, r0
 800448a:	000b      	movs	r3, r1
 800448c:	0e11      	lsrs	r1, r2, #24
 800448e:	021d      	lsls	r5, r3, #8
 8004490:	430d      	orrs	r5, r1
 8004492:	0214      	lsls	r4, r2, #8
 8004494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	085b      	lsrs	r3, r3, #1
 800449a:	60bb      	str	r3, [r7, #8]
 800449c:	2300      	movs	r3, #0
 800449e:	60fb      	str	r3, [r7, #12]
 80044a0:	68b8      	ldr	r0, [r7, #8]
 80044a2:	68f9      	ldr	r1, [r7, #12]
 80044a4:	1900      	adds	r0, r0, r4
 80044a6:	4169      	adcs	r1, r5
 80044a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	603b      	str	r3, [r7, #0]
 80044ae:	2300      	movs	r3, #0
 80044b0:	607b      	str	r3, [r7, #4]
 80044b2:	683a      	ldr	r2, [r7, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f7fb ffad 	bl	8000414 <__aeabi_uldivmod>
 80044ba:	0002      	movs	r2, r0
 80044bc:	000b      	movs	r3, r1
 80044be:	0013      	movs	r3, r2
 80044c0:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80044c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044c4:	23c0      	movs	r3, #192	; 0xc0
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d309      	bcc.n	80044e0 <UART_SetConfig+0x2e4>
 80044cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044ce:	2380      	movs	r3, #128	; 0x80
 80044d0:	035b      	lsls	r3, r3, #13
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d204      	bcs.n	80044e0 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 80044d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044dc:	60da      	str	r2, [r3, #12]
 80044de:	e0e9      	b.n	80046b4 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 80044e0:	231a      	movs	r3, #26
 80044e2:	2220      	movs	r2, #32
 80044e4:	189b      	adds	r3, r3, r2
 80044e6:	19db      	adds	r3, r3, r7
 80044e8:	2201      	movs	r2, #1
 80044ea:	701a      	strb	r2, [r3, #0]
 80044ec:	e0e2      	b.n	80046b4 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f0:	69da      	ldr	r2, [r3, #28]
 80044f2:	2380      	movs	r3, #128	; 0x80
 80044f4:	021b      	lsls	r3, r3, #8
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d000      	beq.n	80044fc <UART_SetConfig+0x300>
 80044fa:	e083      	b.n	8004604 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80044fc:	231b      	movs	r3, #27
 80044fe:	2220      	movs	r2, #32
 8004500:	189b      	adds	r3, r3, r2
 8004502:	19db      	adds	r3, r3, r7
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	2b08      	cmp	r3, #8
 8004508:	d015      	beq.n	8004536 <UART_SetConfig+0x33a>
 800450a:	dc2b      	bgt.n	8004564 <UART_SetConfig+0x368>
 800450c:	2b04      	cmp	r3, #4
 800450e:	d00d      	beq.n	800452c <UART_SetConfig+0x330>
 8004510:	dc28      	bgt.n	8004564 <UART_SetConfig+0x368>
 8004512:	2b00      	cmp	r3, #0
 8004514:	d002      	beq.n	800451c <UART_SetConfig+0x320>
 8004516:	2b02      	cmp	r3, #2
 8004518:	d005      	beq.n	8004526 <UART_SetConfig+0x32a>
 800451a:	e023      	b.n	8004564 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800451c:	f7fe fa7a 	bl	8002a14 <HAL_RCC_GetPCLK1Freq>
 8004520:	0003      	movs	r3, r0
 8004522:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004524:	e027      	b.n	8004576 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004526:	4b0d      	ldr	r3, [pc, #52]	; (800455c <UART_SetConfig+0x360>)
 8004528:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800452a:	e024      	b.n	8004576 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800452c:	f7fe f9e6 	bl	80028fc <HAL_RCC_GetSysClockFreq>
 8004530:	0003      	movs	r3, r0
 8004532:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004534:	e01f      	b.n	8004576 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004536:	2380      	movs	r3, #128	; 0x80
 8004538:	021b      	lsls	r3, r3, #8
 800453a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800453c:	e01b      	b.n	8004576 <UART_SetConfig+0x37a>
 800453e:	46c0      	nop			; (mov r8, r8)
 8004540:	cfff69f3 	.word	0xcfff69f3
 8004544:	ffffcfff 	.word	0xffffcfff
 8004548:	40008000 	.word	0x40008000
 800454c:	11fff4ff 	.word	0x11fff4ff
 8004550:	40013800 	.word	0x40013800
 8004554:	40021000 	.word	0x40021000
 8004558:	40004400 	.word	0x40004400
 800455c:	00f42400 	.word	0x00f42400
 8004560:	080074e8 	.word	0x080074e8
      default:
        pclk = 0U;
 8004564:	2300      	movs	r3, #0
 8004566:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004568:	231a      	movs	r3, #26
 800456a:	2220      	movs	r2, #32
 800456c:	189b      	adds	r3, r3, r2
 800456e:	19db      	adds	r3, r3, r7
 8004570:	2201      	movs	r2, #1
 8004572:	701a      	strb	r2, [r3, #0]
        break;
 8004574:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004578:	2b00      	cmp	r3, #0
 800457a:	d100      	bne.n	800457e <UART_SetConfig+0x382>
 800457c:	e09a      	b.n	80046b4 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800457e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004580:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004582:	4b58      	ldr	r3, [pc, #352]	; (80046e4 <UART_SetConfig+0x4e8>)
 8004584:	0052      	lsls	r2, r2, #1
 8004586:	5ad3      	ldrh	r3, [r2, r3]
 8004588:	0019      	movs	r1, r3
 800458a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800458c:	f7fb fdcc 	bl	8000128 <__udivsi3>
 8004590:	0003      	movs	r3, r0
 8004592:	005a      	lsls	r2, r3, #1
 8004594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	085b      	lsrs	r3, r3, #1
 800459a:	18d2      	adds	r2, r2, r3
 800459c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	0019      	movs	r1, r3
 80045a2:	0010      	movs	r0, r2
 80045a4:	f7fb fdc0 	bl	8000128 <__udivsi3>
 80045a8:	0003      	movs	r3, r0
 80045aa:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ae:	2b0f      	cmp	r3, #15
 80045b0:	d921      	bls.n	80045f6 <UART_SetConfig+0x3fa>
 80045b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045b4:	2380      	movs	r3, #128	; 0x80
 80045b6:	025b      	lsls	r3, r3, #9
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d21c      	bcs.n	80045f6 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045be:	b29a      	uxth	r2, r3
 80045c0:	200e      	movs	r0, #14
 80045c2:	2420      	movs	r4, #32
 80045c4:	1903      	adds	r3, r0, r4
 80045c6:	19db      	adds	r3, r3, r7
 80045c8:	210f      	movs	r1, #15
 80045ca:	438a      	bics	r2, r1
 80045cc:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d0:	085b      	lsrs	r3, r3, #1
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	2207      	movs	r2, #7
 80045d6:	4013      	ands	r3, r2
 80045d8:	b299      	uxth	r1, r3
 80045da:	1903      	adds	r3, r0, r4
 80045dc:	19db      	adds	r3, r3, r7
 80045de:	1902      	adds	r2, r0, r4
 80045e0:	19d2      	adds	r2, r2, r7
 80045e2:	8812      	ldrh	r2, [r2, #0]
 80045e4:	430a      	orrs	r2, r1
 80045e6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80045e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	1902      	adds	r2, r0, r4
 80045ee:	19d2      	adds	r2, r2, r7
 80045f0:	8812      	ldrh	r2, [r2, #0]
 80045f2:	60da      	str	r2, [r3, #12]
 80045f4:	e05e      	b.n	80046b4 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 80045f6:	231a      	movs	r3, #26
 80045f8:	2220      	movs	r2, #32
 80045fa:	189b      	adds	r3, r3, r2
 80045fc:	19db      	adds	r3, r3, r7
 80045fe:	2201      	movs	r2, #1
 8004600:	701a      	strb	r2, [r3, #0]
 8004602:	e057      	b.n	80046b4 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004604:	231b      	movs	r3, #27
 8004606:	2220      	movs	r2, #32
 8004608:	189b      	adds	r3, r3, r2
 800460a:	19db      	adds	r3, r3, r7
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	2b08      	cmp	r3, #8
 8004610:	d015      	beq.n	800463e <UART_SetConfig+0x442>
 8004612:	dc18      	bgt.n	8004646 <UART_SetConfig+0x44a>
 8004614:	2b04      	cmp	r3, #4
 8004616:	d00d      	beq.n	8004634 <UART_SetConfig+0x438>
 8004618:	dc15      	bgt.n	8004646 <UART_SetConfig+0x44a>
 800461a:	2b00      	cmp	r3, #0
 800461c:	d002      	beq.n	8004624 <UART_SetConfig+0x428>
 800461e:	2b02      	cmp	r3, #2
 8004620:	d005      	beq.n	800462e <UART_SetConfig+0x432>
 8004622:	e010      	b.n	8004646 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004624:	f7fe f9f6 	bl	8002a14 <HAL_RCC_GetPCLK1Freq>
 8004628:	0003      	movs	r3, r0
 800462a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800462c:	e014      	b.n	8004658 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800462e:	4b2e      	ldr	r3, [pc, #184]	; (80046e8 <UART_SetConfig+0x4ec>)
 8004630:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004632:	e011      	b.n	8004658 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004634:	f7fe f962 	bl	80028fc <HAL_RCC_GetSysClockFreq>
 8004638:	0003      	movs	r3, r0
 800463a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800463c:	e00c      	b.n	8004658 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800463e:	2380      	movs	r3, #128	; 0x80
 8004640:	021b      	lsls	r3, r3, #8
 8004642:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004644:	e008      	b.n	8004658 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8004646:	2300      	movs	r3, #0
 8004648:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800464a:	231a      	movs	r3, #26
 800464c:	2220      	movs	r2, #32
 800464e:	189b      	adds	r3, r3, r2
 8004650:	19db      	adds	r3, r3, r7
 8004652:	2201      	movs	r2, #1
 8004654:	701a      	strb	r2, [r3, #0]
        break;
 8004656:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800465a:	2b00      	cmp	r3, #0
 800465c:	d02a      	beq.n	80046b4 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800465e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004660:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004662:	4b20      	ldr	r3, [pc, #128]	; (80046e4 <UART_SetConfig+0x4e8>)
 8004664:	0052      	lsls	r2, r2, #1
 8004666:	5ad3      	ldrh	r3, [r2, r3]
 8004668:	0019      	movs	r1, r3
 800466a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800466c:	f7fb fd5c 	bl	8000128 <__udivsi3>
 8004670:	0003      	movs	r3, r0
 8004672:	001a      	movs	r2, r3
 8004674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	085b      	lsrs	r3, r3, #1
 800467a:	18d2      	adds	r2, r2, r3
 800467c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	0019      	movs	r1, r3
 8004682:	0010      	movs	r0, r2
 8004684:	f7fb fd50 	bl	8000128 <__udivsi3>
 8004688:	0003      	movs	r3, r0
 800468a:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800468c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800468e:	2b0f      	cmp	r3, #15
 8004690:	d90a      	bls.n	80046a8 <UART_SetConfig+0x4ac>
 8004692:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004694:	2380      	movs	r3, #128	; 0x80
 8004696:	025b      	lsls	r3, r3, #9
 8004698:	429a      	cmp	r2, r3
 800469a:	d205      	bcs.n	80046a8 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800469c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800469e:	b29a      	uxth	r2, r3
 80046a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	60da      	str	r2, [r3, #12]
 80046a6:	e005      	b.n	80046b4 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 80046a8:	231a      	movs	r3, #26
 80046aa:	2220      	movs	r2, #32
 80046ac:	189b      	adds	r3, r3, r2
 80046ae:	19db      	adds	r3, r3, r7
 80046b0:	2201      	movs	r2, #1
 80046b2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80046b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b6:	226a      	movs	r2, #106	; 0x6a
 80046b8:	2101      	movs	r1, #1
 80046ba:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80046bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046be:	2268      	movs	r2, #104	; 0x68
 80046c0:	2101      	movs	r1, #1
 80046c2:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80046c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c6:	2200      	movs	r2, #0
 80046c8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80046ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046cc:	2200      	movs	r2, #0
 80046ce:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80046d0:	231a      	movs	r3, #26
 80046d2:	2220      	movs	r2, #32
 80046d4:	189b      	adds	r3, r3, r2
 80046d6:	19db      	adds	r3, r3, r7
 80046d8:	781b      	ldrb	r3, [r3, #0]
}
 80046da:	0018      	movs	r0, r3
 80046dc:	46bd      	mov	sp, r7
 80046de:	b010      	add	sp, #64	; 0x40
 80046e0:	bdb0      	pop	{r4, r5, r7, pc}
 80046e2:	46c0      	nop			; (mov r8, r8)
 80046e4:	080074e8 	.word	0x080074e8
 80046e8:	00f42400 	.word	0x00f42400

080046ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f8:	2201      	movs	r2, #1
 80046fa:	4013      	ands	r3, r2
 80046fc:	d00b      	beq.n	8004716 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	4a4a      	ldr	r2, [pc, #296]	; (8004830 <UART_AdvFeatureConfig+0x144>)
 8004706:	4013      	ands	r3, r2
 8004708:	0019      	movs	r1, r3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800471a:	2202      	movs	r2, #2
 800471c:	4013      	ands	r3, r2
 800471e:	d00b      	beq.n	8004738 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	4a43      	ldr	r2, [pc, #268]	; (8004834 <UART_AdvFeatureConfig+0x148>)
 8004728:	4013      	ands	r3, r2
 800472a:	0019      	movs	r1, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	430a      	orrs	r2, r1
 8004736:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800473c:	2204      	movs	r2, #4
 800473e:	4013      	ands	r3, r2
 8004740:	d00b      	beq.n	800475a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	4a3b      	ldr	r2, [pc, #236]	; (8004838 <UART_AdvFeatureConfig+0x14c>)
 800474a:	4013      	ands	r3, r2
 800474c:	0019      	movs	r1, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	430a      	orrs	r2, r1
 8004758:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800475e:	2208      	movs	r2, #8
 8004760:	4013      	ands	r3, r2
 8004762:	d00b      	beq.n	800477c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	4a34      	ldr	r2, [pc, #208]	; (800483c <UART_AdvFeatureConfig+0x150>)
 800476c:	4013      	ands	r3, r2
 800476e:	0019      	movs	r1, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	430a      	orrs	r2, r1
 800477a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004780:	2210      	movs	r2, #16
 8004782:	4013      	ands	r3, r2
 8004784:	d00b      	beq.n	800479e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	4a2c      	ldr	r2, [pc, #176]	; (8004840 <UART_AdvFeatureConfig+0x154>)
 800478e:	4013      	ands	r3, r2
 8004790:	0019      	movs	r1, r3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	430a      	orrs	r2, r1
 800479c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a2:	2220      	movs	r2, #32
 80047a4:	4013      	ands	r3, r2
 80047a6:	d00b      	beq.n	80047c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	4a25      	ldr	r2, [pc, #148]	; (8004844 <UART_AdvFeatureConfig+0x158>)
 80047b0:	4013      	ands	r3, r2
 80047b2:	0019      	movs	r1, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	430a      	orrs	r2, r1
 80047be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047c4:	2240      	movs	r2, #64	; 0x40
 80047c6:	4013      	ands	r3, r2
 80047c8:	d01d      	beq.n	8004806 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	4a1d      	ldr	r2, [pc, #116]	; (8004848 <UART_AdvFeatureConfig+0x15c>)
 80047d2:	4013      	ands	r3, r2
 80047d4:	0019      	movs	r1, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	430a      	orrs	r2, r1
 80047e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047e6:	2380      	movs	r3, #128	; 0x80
 80047e8:	035b      	lsls	r3, r3, #13
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d10b      	bne.n	8004806 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	4a15      	ldr	r2, [pc, #84]	; (800484c <UART_AdvFeatureConfig+0x160>)
 80047f6:	4013      	ands	r3, r2
 80047f8:	0019      	movs	r1, r3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	430a      	orrs	r2, r1
 8004804:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800480a:	2280      	movs	r2, #128	; 0x80
 800480c:	4013      	ands	r3, r2
 800480e:	d00b      	beq.n	8004828 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	4a0e      	ldr	r2, [pc, #56]	; (8004850 <UART_AdvFeatureConfig+0x164>)
 8004818:	4013      	ands	r3, r2
 800481a:	0019      	movs	r1, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	605a      	str	r2, [r3, #4]
  }
}
 8004828:	46c0      	nop			; (mov r8, r8)
 800482a:	46bd      	mov	sp, r7
 800482c:	b002      	add	sp, #8
 800482e:	bd80      	pop	{r7, pc}
 8004830:	fffdffff 	.word	0xfffdffff
 8004834:	fffeffff 	.word	0xfffeffff
 8004838:	fffbffff 	.word	0xfffbffff
 800483c:	ffff7fff 	.word	0xffff7fff
 8004840:	ffffefff 	.word	0xffffefff
 8004844:	ffffdfff 	.word	0xffffdfff
 8004848:	ffefffff 	.word	0xffefffff
 800484c:	ff9fffff 	.word	0xff9fffff
 8004850:	fff7ffff 	.word	0xfff7ffff

08004854 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af02      	add	r7, sp, #8
 800485a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2290      	movs	r2, #144	; 0x90
 8004860:	2100      	movs	r1, #0
 8004862:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004864:	f7fc fe22 	bl	80014ac <HAL_GetTick>
 8004868:	0003      	movs	r3, r0
 800486a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	2208      	movs	r2, #8
 8004874:	4013      	ands	r3, r2
 8004876:	2b08      	cmp	r3, #8
 8004878:	d10c      	bne.n	8004894 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2280      	movs	r2, #128	; 0x80
 800487e:	0391      	lsls	r1, r2, #14
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	4a1a      	ldr	r2, [pc, #104]	; (80048ec <UART_CheckIdleState+0x98>)
 8004884:	9200      	str	r2, [sp, #0]
 8004886:	2200      	movs	r2, #0
 8004888:	f000 f832 	bl	80048f0 <UART_WaitOnFlagUntilTimeout>
 800488c:	1e03      	subs	r3, r0, #0
 800488e:	d001      	beq.n	8004894 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e026      	b.n	80048e2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2204      	movs	r2, #4
 800489c:	4013      	ands	r3, r2
 800489e:	2b04      	cmp	r3, #4
 80048a0:	d10c      	bne.n	80048bc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2280      	movs	r2, #128	; 0x80
 80048a6:	03d1      	lsls	r1, r2, #15
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	4a10      	ldr	r2, [pc, #64]	; (80048ec <UART_CheckIdleState+0x98>)
 80048ac:	9200      	str	r2, [sp, #0]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f000 f81e 	bl	80048f0 <UART_WaitOnFlagUntilTimeout>
 80048b4:	1e03      	subs	r3, r0, #0
 80048b6:	d001      	beq.n	80048bc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e012      	b.n	80048e2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2288      	movs	r2, #136	; 0x88
 80048c0:	2120      	movs	r1, #32
 80048c2:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	228c      	movs	r2, #140	; 0x8c
 80048c8:	2120      	movs	r1, #32
 80048ca:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2284      	movs	r2, #132	; 0x84
 80048dc:	2100      	movs	r1, #0
 80048de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	0018      	movs	r0, r3
 80048e4:	46bd      	mov	sp, r7
 80048e6:	b004      	add	sp, #16
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	46c0      	nop			; (mov r8, r8)
 80048ec:	01ffffff 	.word	0x01ffffff

080048f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b094      	sub	sp, #80	; 0x50
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	603b      	str	r3, [r7, #0]
 80048fc:	1dfb      	adds	r3, r7, #7
 80048fe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004900:	e0a7      	b.n	8004a52 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004902:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004904:	3301      	adds	r3, #1
 8004906:	d100      	bne.n	800490a <UART_WaitOnFlagUntilTimeout+0x1a>
 8004908:	e0a3      	b.n	8004a52 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800490a:	f7fc fdcf 	bl	80014ac <HAL_GetTick>
 800490e:	0002      	movs	r2, r0
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004916:	429a      	cmp	r2, r3
 8004918:	d302      	bcc.n	8004920 <UART_WaitOnFlagUntilTimeout+0x30>
 800491a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800491c:	2b00      	cmp	r3, #0
 800491e:	d13f      	bne.n	80049a0 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004920:	f3ef 8310 	mrs	r3, PRIMASK
 8004924:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004926:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004928:	647b      	str	r3, [r7, #68]	; 0x44
 800492a:	2301      	movs	r3, #1
 800492c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800492e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004930:	f383 8810 	msr	PRIMASK, r3
}
 8004934:	46c0      	nop			; (mov r8, r8)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	494e      	ldr	r1, [pc, #312]	; (8004a7c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004942:	400a      	ands	r2, r1
 8004944:	601a      	str	r2, [r3, #0]
 8004946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004948:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800494a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800494c:	f383 8810 	msr	PRIMASK, r3
}
 8004950:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004952:	f3ef 8310 	mrs	r3, PRIMASK
 8004956:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004958:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800495a:	643b      	str	r3, [r7, #64]	; 0x40
 800495c:	2301      	movs	r3, #1
 800495e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004962:	f383 8810 	msr	PRIMASK, r3
}
 8004966:	46c0      	nop			; (mov r8, r8)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	689a      	ldr	r2, [r3, #8]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2101      	movs	r1, #1
 8004974:	438a      	bics	r2, r1
 8004976:	609a      	str	r2, [r3, #8]
 8004978:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800497a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800497c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800497e:	f383 8810 	msr	PRIMASK, r3
}
 8004982:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2288      	movs	r2, #136	; 0x88
 8004988:	2120      	movs	r1, #32
 800498a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	228c      	movs	r2, #140	; 0x8c
 8004990:	2120      	movs	r1, #32
 8004992:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2284      	movs	r2, #132	; 0x84
 8004998:	2100      	movs	r1, #0
 800499a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800499c:	2303      	movs	r3, #3
 800499e:	e069      	b.n	8004a74 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2204      	movs	r2, #4
 80049a8:	4013      	ands	r3, r2
 80049aa:	d052      	beq.n	8004a52 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	69da      	ldr	r2, [r3, #28]
 80049b2:	2380      	movs	r3, #128	; 0x80
 80049b4:	011b      	lsls	r3, r3, #4
 80049b6:	401a      	ands	r2, r3
 80049b8:	2380      	movs	r3, #128	; 0x80
 80049ba:	011b      	lsls	r3, r3, #4
 80049bc:	429a      	cmp	r2, r3
 80049be:	d148      	bne.n	8004a52 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2280      	movs	r2, #128	; 0x80
 80049c6:	0112      	lsls	r2, r2, #4
 80049c8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049ca:	f3ef 8310 	mrs	r3, PRIMASK
 80049ce:	613b      	str	r3, [r7, #16]
  return(result);
 80049d0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80049d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049d4:	2301      	movs	r3, #1
 80049d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f383 8810 	msr	PRIMASK, r3
}
 80049de:	46c0      	nop			; (mov r8, r8)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4924      	ldr	r1, [pc, #144]	; (8004a7c <UART_WaitOnFlagUntilTimeout+0x18c>)
 80049ec:	400a      	ands	r2, r1
 80049ee:	601a      	str	r2, [r3, #0]
 80049f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049f2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	f383 8810 	msr	PRIMASK, r3
}
 80049fa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049fc:	f3ef 8310 	mrs	r3, PRIMASK
 8004a00:	61fb      	str	r3, [r7, #28]
  return(result);
 8004a02:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a04:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a06:	2301      	movs	r3, #1
 8004a08:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a0a:	6a3b      	ldr	r3, [r7, #32]
 8004a0c:	f383 8810 	msr	PRIMASK, r3
}
 8004a10:	46c0      	nop			; (mov r8, r8)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	689a      	ldr	r2, [r3, #8]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2101      	movs	r1, #1
 8004a1e:	438a      	bics	r2, r1
 8004a20:	609a      	str	r2, [r3, #8]
 8004a22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a24:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a28:	f383 8810 	msr	PRIMASK, r3
}
 8004a2c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2288      	movs	r2, #136	; 0x88
 8004a32:	2120      	movs	r1, #32
 8004a34:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	228c      	movs	r2, #140	; 0x8c
 8004a3a:	2120      	movs	r1, #32
 8004a3c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2290      	movs	r2, #144	; 0x90
 8004a42:	2120      	movs	r1, #32
 8004a44:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2284      	movs	r2, #132	; 0x84
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e010      	b.n	8004a74 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	69db      	ldr	r3, [r3, #28]
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	68ba      	ldr	r2, [r7, #8]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	425a      	negs	r2, r3
 8004a62:	4153      	adcs	r3, r2
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	001a      	movs	r2, r3
 8004a68:	1dfb      	adds	r3, r7, #7
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d100      	bne.n	8004a72 <UART_WaitOnFlagUntilTimeout+0x182>
 8004a70:	e747      	b.n	8004902 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	0018      	movs	r0, r3
 8004a76:	46bd      	mov	sp, r7
 8004a78:	b014      	add	sp, #80	; 0x50
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	fffffe5f 	.word	0xfffffe5f

08004a80 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b090      	sub	sp, #64	; 0x40
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	1dbb      	adds	r3, r7, #6
 8004a8c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	1dba      	adds	r2, r7, #6
 8004a98:	215c      	movs	r1, #92	; 0x5c
 8004a9a:	8812      	ldrh	r2, [r2, #0]
 8004a9c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2290      	movs	r2, #144	; 0x90
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	228c      	movs	r2, #140	; 0x8c
 8004aaa:	2122      	movs	r1, #34	; 0x22
 8004aac:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2280      	movs	r2, #128	; 0x80
 8004ab2:	589b      	ldr	r3, [r3, r2]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d02d      	beq.n	8004b14 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2280      	movs	r2, #128	; 0x80
 8004abc:	589b      	ldr	r3, [r3, r2]
 8004abe:	4a40      	ldr	r2, [pc, #256]	; (8004bc0 <UART_Start_Receive_DMA+0x140>)
 8004ac0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2280      	movs	r2, #128	; 0x80
 8004ac6:	589b      	ldr	r3, [r3, r2]
 8004ac8:	4a3e      	ldr	r2, [pc, #248]	; (8004bc4 <UART_Start_Receive_DMA+0x144>)
 8004aca:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2280      	movs	r2, #128	; 0x80
 8004ad0:	589b      	ldr	r3, [r3, r2]
 8004ad2:	4a3d      	ldr	r2, [pc, #244]	; (8004bc8 <UART_Start_Receive_DMA+0x148>)
 8004ad4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2280      	movs	r2, #128	; 0x80
 8004ada:	589b      	ldr	r3, [r3, r2]
 8004adc:	2200      	movs	r2, #0
 8004ade:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2280      	movs	r2, #128	; 0x80
 8004ae4:	5898      	ldr	r0, [r3, r2]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	3324      	adds	r3, #36	; 0x24
 8004aec:	0019      	movs	r1, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004af2:	001a      	movs	r2, r3
 8004af4:	1dbb      	adds	r3, r7, #6
 8004af6:	881b      	ldrh	r3, [r3, #0]
 8004af8:	f7fc fe6e 	bl	80017d8 <HAL_DMA_Start_IT>
 8004afc:	1e03      	subs	r3, r0, #0
 8004afe:	d009      	beq.n	8004b14 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2290      	movs	r2, #144	; 0x90
 8004b04:	2110      	movs	r1, #16
 8004b06:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	228c      	movs	r2, #140	; 0x8c
 8004b0c:	2120      	movs	r1, #32
 8004b0e:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e050      	b.n	8004bb6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d019      	beq.n	8004b50 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b1c:	f3ef 8310 	mrs	r3, PRIMASK
 8004b20:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b24:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b26:	2301      	movs	r3, #1
 8004b28:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b2c:	f383 8810 	msr	PRIMASK, r3
}
 8004b30:	46c0      	nop			; (mov r8, r8)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2180      	movs	r1, #128	; 0x80
 8004b3e:	0049      	lsls	r1, r1, #1
 8004b40:	430a      	orrs	r2, r1
 8004b42:	601a      	str	r2, [r3, #0]
 8004b44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b46:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b4a:	f383 8810 	msr	PRIMASK, r3
}
 8004b4e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b50:	f3ef 8310 	mrs	r3, PRIMASK
 8004b54:	613b      	str	r3, [r7, #16]
  return(result);
 8004b56:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b58:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	f383 8810 	msr	PRIMASK, r3
}
 8004b64:	46c0      	nop			; (mov r8, r8)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	689a      	ldr	r2, [r3, #8]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2101      	movs	r1, #1
 8004b72:	430a      	orrs	r2, r1
 8004b74:	609a      	str	r2, [r3, #8]
 8004b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b78:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	f383 8810 	msr	PRIMASK, r3
}
 8004b80:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b82:	f3ef 8310 	mrs	r3, PRIMASK
 8004b86:	61fb      	str	r3, [r7, #28]
  return(result);
 8004b88:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b8a:	637b      	str	r3, [r7, #52]	; 0x34
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b90:	6a3b      	ldr	r3, [r7, #32]
 8004b92:	f383 8810 	msr	PRIMASK, r3
}
 8004b96:	46c0      	nop			; (mov r8, r8)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	689a      	ldr	r2, [r3, #8]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2140      	movs	r1, #64	; 0x40
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	609a      	str	r2, [r3, #8]
 8004ba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004baa:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bae:	f383 8810 	msr	PRIMASK, r3
}
 8004bb2:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	0018      	movs	r0, r3
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	b010      	add	sp, #64	; 0x40
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	46c0      	nop			; (mov r8, r8)
 8004bc0:	08004d19 	.word	0x08004d19
 8004bc4:	08004e49 	.word	0x08004e49
 8004bc8:	08004e8b 	.word	0x08004e8b

08004bcc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b08a      	sub	sp, #40	; 0x28
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bd4:	f3ef 8310 	mrs	r3, PRIMASK
 8004bd8:	60bb      	str	r3, [r7, #8]
  return(result);
 8004bda:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8004bde:	2301      	movs	r3, #1
 8004be0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f383 8810 	msr	PRIMASK, r3
}
 8004be8:	46c0      	nop			; (mov r8, r8)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	21c0      	movs	r1, #192	; 0xc0
 8004bf6:	438a      	bics	r2, r1
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bfc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	f383 8810 	msr	PRIMASK, r3
}
 8004c04:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c06:	f3ef 8310 	mrs	r3, PRIMASK
 8004c0a:	617b      	str	r3, [r7, #20]
  return(result);
 8004c0c:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004c0e:	623b      	str	r3, [r7, #32]
 8004c10:	2301      	movs	r3, #1
 8004c12:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	f383 8810 	msr	PRIMASK, r3
}
 8004c1a:	46c0      	nop			; (mov r8, r8)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689a      	ldr	r2, [r3, #8]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4908      	ldr	r1, [pc, #32]	; (8004c48 <UART_EndTxTransfer+0x7c>)
 8004c28:	400a      	ands	r2, r1
 8004c2a:	609a      	str	r2, [r3, #8]
 8004c2c:	6a3b      	ldr	r3, [r7, #32]
 8004c2e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	f383 8810 	msr	PRIMASK, r3
}
 8004c36:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2288      	movs	r2, #136	; 0x88
 8004c3c:	2120      	movs	r1, #32
 8004c3e:	5099      	str	r1, [r3, r2]
}
 8004c40:	46c0      	nop			; (mov r8, r8)
 8004c42:	46bd      	mov	sp, r7
 8004c44:	b00a      	add	sp, #40	; 0x28
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	ff7fffff 	.word	0xff7fffff

08004c4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b08e      	sub	sp, #56	; 0x38
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c54:	f3ef 8310 	mrs	r3, PRIMASK
 8004c58:	617b      	str	r3, [r7, #20]
  return(result);
 8004c5a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c5c:	637b      	str	r3, [r7, #52]	; 0x34
 8004c5e:	2301      	movs	r3, #1
 8004c60:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	f383 8810 	msr	PRIMASK, r3
}
 8004c68:	46c0      	nop			; (mov r8, r8)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4926      	ldr	r1, [pc, #152]	; (8004d10 <UART_EndRxTransfer+0xc4>)
 8004c76:	400a      	ands	r2, r1
 8004c78:	601a      	str	r2, [r3, #0]
 8004c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c7c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	f383 8810 	msr	PRIMASK, r3
}
 8004c84:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c86:	f3ef 8310 	mrs	r3, PRIMASK
 8004c8a:	623b      	str	r3, [r7, #32]
  return(result);
 8004c8c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004c8e:	633b      	str	r3, [r7, #48]	; 0x30
 8004c90:	2301      	movs	r3, #1
 8004c92:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c96:	f383 8810 	msr	PRIMASK, r3
}
 8004c9a:	46c0      	nop			; (mov r8, r8)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	689a      	ldr	r2, [r3, #8]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	491b      	ldr	r1, [pc, #108]	; (8004d14 <UART_EndRxTransfer+0xc8>)
 8004ca8:	400a      	ands	r2, r1
 8004caa:	609a      	str	r2, [r3, #8]
 8004cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cae:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cb2:	f383 8810 	msr	PRIMASK, r3
}
 8004cb6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d118      	bne.n	8004cf2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cc0:	f3ef 8310 	mrs	r3, PRIMASK
 8004cc4:	60bb      	str	r3, [r7, #8]
  return(result);
 8004cc6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cca:	2301      	movs	r3, #1
 8004ccc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f383 8810 	msr	PRIMASK, r3
}
 8004cd4:	46c0      	nop			; (mov r8, r8)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2110      	movs	r1, #16
 8004ce2:	438a      	bics	r2, r1
 8004ce4:	601a      	str	r2, [r3, #0]
 8004ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ce8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	f383 8810 	msr	PRIMASK, r3
}
 8004cf0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	228c      	movs	r2, #140	; 0x8c
 8004cf6:	2120      	movs	r1, #32
 8004cf8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004d06:	46c0      	nop			; (mov r8, r8)
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	b00e      	add	sp, #56	; 0x38
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	46c0      	nop			; (mov r8, r8)
 8004d10:	fffffedf 	.word	0xfffffedf
 8004d14:	effffffe 	.word	0xeffffffe

08004d18 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b094      	sub	sp, #80	; 0x50
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d24:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2220      	movs	r2, #32
 8004d2e:	4013      	ands	r3, r2
 8004d30:	d16f      	bne.n	8004e12 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8004d32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d34:	225e      	movs	r2, #94	; 0x5e
 8004d36:	2100      	movs	r1, #0
 8004d38:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d3a:	f3ef 8310 	mrs	r3, PRIMASK
 8004d3e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004d40:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d42:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d44:	2301      	movs	r3, #1
 8004d46:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	f383 8810 	msr	PRIMASK, r3
}
 8004d4e:	46c0      	nop			; (mov r8, r8)
 8004d50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	493a      	ldr	r1, [pc, #232]	; (8004e44 <UART_DMAReceiveCplt+0x12c>)
 8004d5c:	400a      	ands	r2, r1
 8004d5e:	601a      	str	r2, [r3, #0]
 8004d60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d62:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d64:	6a3b      	ldr	r3, [r7, #32]
 8004d66:	f383 8810 	msr	PRIMASK, r3
}
 8004d6a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d6c:	f3ef 8310 	mrs	r3, PRIMASK
 8004d70:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d74:	647b      	str	r3, [r7, #68]	; 0x44
 8004d76:	2301      	movs	r3, #1
 8004d78:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7c:	f383 8810 	msr	PRIMASK, r3
}
 8004d80:	46c0      	nop			; (mov r8, r8)
 8004d82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	689a      	ldr	r2, [r3, #8]
 8004d88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	438a      	bics	r2, r1
 8004d90:	609a      	str	r2, [r3, #8]
 8004d92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d94:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d98:	f383 8810 	msr	PRIMASK, r3
}
 8004d9c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d9e:	f3ef 8310 	mrs	r3, PRIMASK
 8004da2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004da6:	643b      	str	r3, [r7, #64]	; 0x40
 8004da8:	2301      	movs	r3, #1
 8004daa:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dae:	f383 8810 	msr	PRIMASK, r3
}
 8004db2:	46c0      	nop			; (mov r8, r8)
 8004db4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	689a      	ldr	r2, [r3, #8]
 8004dba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2140      	movs	r1, #64	; 0x40
 8004dc0:	438a      	bics	r2, r1
 8004dc2:	609a      	str	r2, [r3, #8]
 8004dc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dc6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dca:	f383 8810 	msr	PRIMASK, r3
}
 8004dce:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004dd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dd2:	228c      	movs	r2, #140	; 0x8c
 8004dd4:	2120      	movs	r1, #32
 8004dd6:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d118      	bne.n	8004e12 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004de0:	f3ef 8310 	mrs	r3, PRIMASK
 8004de4:	60fb      	str	r3, [r7, #12]
  return(result);
 8004de6:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004de8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004dea:	2301      	movs	r3, #1
 8004dec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	f383 8810 	msr	PRIMASK, r3
}
 8004df4:	46c0      	nop			; (mov r8, r8)
 8004df6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2110      	movs	r1, #16
 8004e02:	438a      	bics	r2, r1
 8004e04:	601a      	str	r2, [r3, #0]
 8004e06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e08:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	f383 8810 	msr	PRIMASK, r3
}
 8004e10:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e14:	2200      	movs	r2, #0
 8004e16:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d108      	bne.n	8004e32 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e22:	225c      	movs	r2, #92	; 0x5c
 8004e24:	5a9a      	ldrh	r2, [r3, r2]
 8004e26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e28:	0011      	movs	r1, r2
 8004e2a:	0018      	movs	r0, r3
 8004e2c:	f7fb ff0a 	bl	8000c44 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e30:	e003      	b.n	8004e3a <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 8004e32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e34:	0018      	movs	r0, r3
 8004e36:	f7ff f9c9 	bl	80041cc <HAL_UART_RxCpltCallback>
}
 8004e3a:	46c0      	nop			; (mov r8, r8)
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	b014      	add	sp, #80	; 0x50
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	46c0      	nop			; (mov r8, r8)
 8004e44:	fffffeff 	.word	0xfffffeff

08004e48 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e54:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d10a      	bne.n	8004e7a <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	225c      	movs	r2, #92	; 0x5c
 8004e68:	5a9b      	ldrh	r3, [r3, r2]
 8004e6a:	085b      	lsrs	r3, r3, #1
 8004e6c:	b29a      	uxth	r2, r3
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	0011      	movs	r1, r2
 8004e72:	0018      	movs	r0, r3
 8004e74:	f7fb fee6 	bl	8000c44 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e78:	e003      	b.n	8004e82 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	0018      	movs	r0, r3
 8004e7e:	f7ff f9ad 	bl	80041dc <HAL_UART_RxHalfCpltCallback>
}
 8004e82:	46c0      	nop			; (mov r8, r8)
 8004e84:	46bd      	mov	sp, r7
 8004e86:	b004      	add	sp, #16
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b086      	sub	sp, #24
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e96:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	2288      	movs	r2, #136	; 0x88
 8004e9c:	589b      	ldr	r3, [r3, r2]
 8004e9e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	228c      	movs	r2, #140	; 0x8c
 8004ea4:	589b      	ldr	r3, [r3, r2]
 8004ea6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	2280      	movs	r2, #128	; 0x80
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	2b80      	cmp	r3, #128	; 0x80
 8004eb4:	d10a      	bne.n	8004ecc <UART_DMAError+0x42>
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	2b21      	cmp	r3, #33	; 0x21
 8004eba:	d107      	bne.n	8004ecc <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	2256      	movs	r2, #86	; 0x56
 8004ec0:	2100      	movs	r1, #0
 8004ec2:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	0018      	movs	r0, r3
 8004ec8:	f7ff fe80 	bl	8004bcc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	2240      	movs	r2, #64	; 0x40
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	2b40      	cmp	r3, #64	; 0x40
 8004ed8:	d10a      	bne.n	8004ef0 <UART_DMAError+0x66>
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2b22      	cmp	r3, #34	; 0x22
 8004ede:	d107      	bne.n	8004ef0 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	225e      	movs	r2, #94	; 0x5e
 8004ee4:	2100      	movs	r1, #0
 8004ee6:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	0018      	movs	r0, r3
 8004eec:	f7ff feae 	bl	8004c4c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	2290      	movs	r2, #144	; 0x90
 8004ef4:	589b      	ldr	r3, [r3, r2]
 8004ef6:	2210      	movs	r2, #16
 8004ef8:	431a      	orrs	r2, r3
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	2190      	movs	r1, #144	; 0x90
 8004efe:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	0018      	movs	r0, r3
 8004f04:	f7ff f972 	bl	80041ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f08:	46c0      	nop			; (mov r8, r8)
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	b006      	add	sp, #24
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f1c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	225e      	movs	r2, #94	; 0x5e
 8004f22:	2100      	movs	r1, #0
 8004f24:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2256      	movs	r2, #86	; 0x56
 8004f2a:	2100      	movs	r1, #0
 8004f2c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	0018      	movs	r0, r3
 8004f32:	f7ff f95b 	bl	80041ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f36:	46c0      	nop			; (mov r8, r8)
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	b004      	add	sp, #16
 8004f3c:	bd80      	pop	{r7, pc}

08004f3e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f3e:	b580      	push	{r7, lr}
 8004f40:	b086      	sub	sp, #24
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f46:	f3ef 8310 	mrs	r3, PRIMASK
 8004f4a:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f4c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004f4e:	617b      	str	r3, [r7, #20]
 8004f50:	2301      	movs	r3, #1
 8004f52:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f383 8810 	msr	PRIMASK, r3
}
 8004f5a:	46c0      	nop			; (mov r8, r8)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2140      	movs	r1, #64	; 0x40
 8004f68:	438a      	bics	r2, r1
 8004f6a:	601a      	str	r2, [r3, #0]
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	f383 8810 	msr	PRIMASK, r3
}
 8004f76:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2288      	movs	r2, #136	; 0x88
 8004f7c:	2120      	movs	r1, #32
 8004f7e:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	0018      	movs	r0, r3
 8004f8a:	f7ff f917 	bl	80041bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f8e:	46c0      	nop			; (mov r8, r8)
 8004f90:	46bd      	mov	sp, r7
 8004f92:	b006      	add	sp, #24
 8004f94:	bd80      	pop	{r7, pc}

08004f96 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004f96:	b580      	push	{r7, lr}
 8004f98:	b082      	sub	sp, #8
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004f9e:	46c0      	nop			; (mov r8, r8)
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	b002      	add	sp, #8
 8004fa4:	bd80      	pop	{r7, pc}

08004fa6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004fa6:	b580      	push	{r7, lr}
 8004fa8:	b082      	sub	sp, #8
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004fae:	46c0      	nop			; (mov r8, r8)
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	b002      	add	sp, #8
 8004fb4:	bd80      	pop	{r7, pc}

08004fb6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004fb6:	b580      	push	{r7, lr}
 8004fb8:	b082      	sub	sp, #8
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004fbe:	46c0      	nop			; (mov r8, r8)
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	b002      	add	sp, #8
 8004fc4:	bd80      	pop	{r7, pc}
	...

08004fc8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2284      	movs	r2, #132	; 0x84
 8004fd4:	5c9b      	ldrb	r3, [r3, r2]
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d101      	bne.n	8004fde <HAL_UARTEx_DisableFifoMode+0x16>
 8004fda:	2302      	movs	r3, #2
 8004fdc:	e027      	b.n	800502e <HAL_UARTEx_DisableFifoMode+0x66>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2284      	movs	r2, #132	; 0x84
 8004fe2:	2101      	movs	r1, #1
 8004fe4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2288      	movs	r2, #136	; 0x88
 8004fea:	2124      	movs	r1, #36	; 0x24
 8004fec:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2101      	movs	r1, #1
 8005002:	438a      	bics	r2, r1
 8005004:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	4a0b      	ldr	r2, [pc, #44]	; (8005038 <HAL_UARTEx_DisableFifoMode+0x70>)
 800500a:	4013      	ands	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2200      	movs	r2, #0
 8005012:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2288      	movs	r2, #136	; 0x88
 8005020:	2120      	movs	r1, #32
 8005022:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2284      	movs	r2, #132	; 0x84
 8005028:	2100      	movs	r1, #0
 800502a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800502c:	2300      	movs	r3, #0
}
 800502e:	0018      	movs	r0, r3
 8005030:	46bd      	mov	sp, r7
 8005032:	b004      	add	sp, #16
 8005034:	bd80      	pop	{r7, pc}
 8005036:	46c0      	nop			; (mov r8, r8)
 8005038:	dfffffff 	.word	0xdfffffff

0800503c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2284      	movs	r2, #132	; 0x84
 800504a:	5c9b      	ldrb	r3, [r3, r2]
 800504c:	2b01      	cmp	r3, #1
 800504e:	d101      	bne.n	8005054 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005050:	2302      	movs	r3, #2
 8005052:	e02e      	b.n	80050b2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2284      	movs	r2, #132	; 0x84
 8005058:	2101      	movs	r1, #1
 800505a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2288      	movs	r2, #136	; 0x88
 8005060:	2124      	movs	r1, #36	; 0x24
 8005062:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2101      	movs	r1, #1
 8005078:	438a      	bics	r2, r1
 800507a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	00db      	lsls	r3, r3, #3
 8005084:	08d9      	lsrs	r1, r3, #3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	683a      	ldr	r2, [r7, #0]
 800508c:	430a      	orrs	r2, r1
 800508e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	0018      	movs	r0, r3
 8005094:	f000 f8bc 	bl	8005210 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2288      	movs	r2, #136	; 0x88
 80050a4:	2120      	movs	r1, #32
 80050a6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2284      	movs	r2, #132	; 0x84
 80050ac:	2100      	movs	r1, #0
 80050ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	0018      	movs	r0, r3
 80050b4:	46bd      	mov	sp, r7
 80050b6:	b004      	add	sp, #16
 80050b8:	bd80      	pop	{r7, pc}
	...

080050bc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2284      	movs	r2, #132	; 0x84
 80050ca:	5c9b      	ldrb	r3, [r3, r2]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d101      	bne.n	80050d4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80050d0:	2302      	movs	r3, #2
 80050d2:	e02f      	b.n	8005134 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2284      	movs	r2, #132	; 0x84
 80050d8:	2101      	movs	r1, #1
 80050da:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2288      	movs	r2, #136	; 0x88
 80050e0:	2124      	movs	r1, #36	; 0x24
 80050e2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2101      	movs	r1, #1
 80050f8:	438a      	bics	r2, r1
 80050fa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	4a0e      	ldr	r2, [pc, #56]	; (800513c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005104:	4013      	ands	r3, r2
 8005106:	0019      	movs	r1, r3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	683a      	ldr	r2, [r7, #0]
 800510e:	430a      	orrs	r2, r1
 8005110:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	0018      	movs	r0, r3
 8005116:	f000 f87b 	bl	8005210 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2288      	movs	r2, #136	; 0x88
 8005126:	2120      	movs	r1, #32
 8005128:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2284      	movs	r2, #132	; 0x84
 800512e:	2100      	movs	r1, #0
 8005130:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005132:	2300      	movs	r3, #0
}
 8005134:	0018      	movs	r0, r3
 8005136:	46bd      	mov	sp, r7
 8005138:	b004      	add	sp, #16
 800513a:	bd80      	pop	{r7, pc}
 800513c:	f1ffffff 	.word	0xf1ffffff

08005140 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005140:	b5b0      	push	{r4, r5, r7, lr}
 8005142:	b08a      	sub	sp, #40	; 0x28
 8005144:	af00      	add	r7, sp, #0
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	60b9      	str	r1, [r7, #8]
 800514a:	1dbb      	adds	r3, r7, #6
 800514c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	228c      	movs	r2, #140	; 0x8c
 8005152:	589b      	ldr	r3, [r3, r2]
 8005154:	2b20      	cmp	r3, #32
 8005156:	d156      	bne.n	8005206 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d003      	beq.n	8005166 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800515e:	1dbb      	adds	r3, r7, #6
 8005160:	881b      	ldrh	r3, [r3, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e04e      	b.n	8005208 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	689a      	ldr	r2, [r3, #8]
 800516e:	2380      	movs	r3, #128	; 0x80
 8005170:	015b      	lsls	r3, r3, #5
 8005172:	429a      	cmp	r2, r3
 8005174:	d109      	bne.n	800518a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d105      	bne.n	800518a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	2201      	movs	r2, #1
 8005182:	4013      	ands	r3, r2
 8005184:	d001      	beq.n	800518a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e03e      	b.n	8005208 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2201      	movs	r2, #1
 800518e:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005196:	2527      	movs	r5, #39	; 0x27
 8005198:	197c      	adds	r4, r7, r5
 800519a:	1dbb      	adds	r3, r7, #6
 800519c:	881a      	ldrh	r2, [r3, #0]
 800519e:	68b9      	ldr	r1, [r7, #8]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	0018      	movs	r0, r3
 80051a4:	f7ff fc6c 	bl	8004a80 <UART_Start_Receive_DMA>
 80051a8:	0003      	movs	r3, r0
 80051aa:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80051ac:	197b      	adds	r3, r7, r5
 80051ae:	781b      	ldrb	r3, [r3, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d124      	bne.n	80051fe <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d11c      	bne.n	80051f6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2210      	movs	r2, #16
 80051c2:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051c4:	f3ef 8310 	mrs	r3, PRIMASK
 80051c8:	617b      	str	r3, [r7, #20]
  return(result);
 80051ca:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051cc:	623b      	str	r3, [r7, #32]
 80051ce:	2301      	movs	r3, #1
 80051d0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	f383 8810 	msr	PRIMASK, r3
}
 80051d8:	46c0      	nop			; (mov r8, r8)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2110      	movs	r1, #16
 80051e6:	430a      	orrs	r2, r1
 80051e8:	601a      	str	r2, [r3, #0]
 80051ea:	6a3b      	ldr	r3, [r7, #32]
 80051ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	f383 8810 	msr	PRIMASK, r3
}
 80051f4:	e003      	b.n	80051fe <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80051f6:	2327      	movs	r3, #39	; 0x27
 80051f8:	18fb      	adds	r3, r7, r3
 80051fa:	2201      	movs	r2, #1
 80051fc:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 80051fe:	2327      	movs	r3, #39	; 0x27
 8005200:	18fb      	adds	r3, r7, r3
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	e000      	b.n	8005208 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8005206:	2302      	movs	r3, #2
  }
}
 8005208:	0018      	movs	r0, r3
 800520a:	46bd      	mov	sp, r7
 800520c:	b00a      	add	sp, #40	; 0x28
 800520e:	bdb0      	pop	{r4, r5, r7, pc}

08005210 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005212:	b085      	sub	sp, #20
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800521c:	2b00      	cmp	r3, #0
 800521e:	d108      	bne.n	8005232 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	226a      	movs	r2, #106	; 0x6a
 8005224:	2101      	movs	r1, #1
 8005226:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2268      	movs	r2, #104	; 0x68
 800522c:	2101      	movs	r1, #1
 800522e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005230:	e043      	b.n	80052ba <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005232:	260f      	movs	r6, #15
 8005234:	19bb      	adds	r3, r7, r6
 8005236:	2208      	movs	r2, #8
 8005238:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800523a:	200e      	movs	r0, #14
 800523c:	183b      	adds	r3, r7, r0
 800523e:	2208      	movs	r2, #8
 8005240:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	0e5b      	lsrs	r3, r3, #25
 800524a:	b2da      	uxtb	r2, r3
 800524c:	240d      	movs	r4, #13
 800524e:	193b      	adds	r3, r7, r4
 8005250:	2107      	movs	r1, #7
 8005252:	400a      	ands	r2, r1
 8005254:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	0f5b      	lsrs	r3, r3, #29
 800525e:	b2da      	uxtb	r2, r3
 8005260:	250c      	movs	r5, #12
 8005262:	197b      	adds	r3, r7, r5
 8005264:	2107      	movs	r1, #7
 8005266:	400a      	ands	r2, r1
 8005268:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800526a:	183b      	adds	r3, r7, r0
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	197a      	adds	r2, r7, r5
 8005270:	7812      	ldrb	r2, [r2, #0]
 8005272:	4914      	ldr	r1, [pc, #80]	; (80052c4 <UARTEx_SetNbDataToProcess+0xb4>)
 8005274:	5c8a      	ldrb	r2, [r1, r2]
 8005276:	435a      	muls	r2, r3
 8005278:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800527a:	197b      	adds	r3, r7, r5
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	4a12      	ldr	r2, [pc, #72]	; (80052c8 <UARTEx_SetNbDataToProcess+0xb8>)
 8005280:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005282:	0019      	movs	r1, r3
 8005284:	f7fa ffda 	bl	800023c <__divsi3>
 8005288:	0003      	movs	r3, r0
 800528a:	b299      	uxth	r1, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	226a      	movs	r2, #106	; 0x6a
 8005290:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005292:	19bb      	adds	r3, r7, r6
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	193a      	adds	r2, r7, r4
 8005298:	7812      	ldrb	r2, [r2, #0]
 800529a:	490a      	ldr	r1, [pc, #40]	; (80052c4 <UARTEx_SetNbDataToProcess+0xb4>)
 800529c:	5c8a      	ldrb	r2, [r1, r2]
 800529e:	435a      	muls	r2, r3
 80052a0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80052a2:	193b      	adds	r3, r7, r4
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	4a08      	ldr	r2, [pc, #32]	; (80052c8 <UARTEx_SetNbDataToProcess+0xb8>)
 80052a8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80052aa:	0019      	movs	r1, r3
 80052ac:	f7fa ffc6 	bl	800023c <__divsi3>
 80052b0:	0003      	movs	r3, r0
 80052b2:	b299      	uxth	r1, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2268      	movs	r2, #104	; 0x68
 80052b8:	5299      	strh	r1, [r3, r2]
}
 80052ba:	46c0      	nop			; (mov r8, r8)
 80052bc:	46bd      	mov	sp, r7
 80052be:	b005      	add	sp, #20
 80052c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052c2:	46c0      	nop			; (mov r8, r8)
 80052c4:	08007500 	.word	0x08007500
 80052c8:	08007508 	.word	0x08007508

080052cc <__errno>:
 80052cc:	4b01      	ldr	r3, [pc, #4]	; (80052d4 <__errno+0x8>)
 80052ce:	6818      	ldr	r0, [r3, #0]
 80052d0:	4770      	bx	lr
 80052d2:	46c0      	nop			; (mov r8, r8)
 80052d4:	20000090 	.word	0x20000090

080052d8 <__libc_init_array>:
 80052d8:	b570      	push	{r4, r5, r6, lr}
 80052da:	2600      	movs	r6, #0
 80052dc:	4d0c      	ldr	r5, [pc, #48]	; (8005310 <__libc_init_array+0x38>)
 80052de:	4c0d      	ldr	r4, [pc, #52]	; (8005314 <__libc_init_array+0x3c>)
 80052e0:	1b64      	subs	r4, r4, r5
 80052e2:	10a4      	asrs	r4, r4, #2
 80052e4:	42a6      	cmp	r6, r4
 80052e6:	d109      	bne.n	80052fc <__libc_init_array+0x24>
 80052e8:	2600      	movs	r6, #0
 80052ea:	f001 ffe9 	bl	80072c0 <_init>
 80052ee:	4d0a      	ldr	r5, [pc, #40]	; (8005318 <__libc_init_array+0x40>)
 80052f0:	4c0a      	ldr	r4, [pc, #40]	; (800531c <__libc_init_array+0x44>)
 80052f2:	1b64      	subs	r4, r4, r5
 80052f4:	10a4      	asrs	r4, r4, #2
 80052f6:	42a6      	cmp	r6, r4
 80052f8:	d105      	bne.n	8005306 <__libc_init_array+0x2e>
 80052fa:	bd70      	pop	{r4, r5, r6, pc}
 80052fc:	00b3      	lsls	r3, r6, #2
 80052fe:	58eb      	ldr	r3, [r5, r3]
 8005300:	4798      	blx	r3
 8005302:	3601      	adds	r6, #1
 8005304:	e7ee      	b.n	80052e4 <__libc_init_array+0xc>
 8005306:	00b3      	lsls	r3, r6, #2
 8005308:	58eb      	ldr	r3, [r5, r3]
 800530a:	4798      	blx	r3
 800530c:	3601      	adds	r6, #1
 800530e:	e7f2      	b.n	80052f6 <__libc_init_array+0x1e>
 8005310:	0800777c 	.word	0x0800777c
 8005314:	0800777c 	.word	0x0800777c
 8005318:	0800777c 	.word	0x0800777c
 800531c:	08007780 	.word	0x08007780

08005320 <memset>:
 8005320:	0003      	movs	r3, r0
 8005322:	1882      	adds	r2, r0, r2
 8005324:	4293      	cmp	r3, r2
 8005326:	d100      	bne.n	800532a <memset+0xa>
 8005328:	4770      	bx	lr
 800532a:	7019      	strb	r1, [r3, #0]
 800532c:	3301      	adds	r3, #1
 800532e:	e7f9      	b.n	8005324 <memset+0x4>

08005330 <sniprintf>:
 8005330:	b40c      	push	{r2, r3}
 8005332:	b530      	push	{r4, r5, lr}
 8005334:	4b17      	ldr	r3, [pc, #92]	; (8005394 <sniprintf+0x64>)
 8005336:	000c      	movs	r4, r1
 8005338:	681d      	ldr	r5, [r3, #0]
 800533a:	b09d      	sub	sp, #116	; 0x74
 800533c:	2900      	cmp	r1, #0
 800533e:	da08      	bge.n	8005352 <sniprintf+0x22>
 8005340:	238b      	movs	r3, #139	; 0x8b
 8005342:	2001      	movs	r0, #1
 8005344:	602b      	str	r3, [r5, #0]
 8005346:	4240      	negs	r0, r0
 8005348:	b01d      	add	sp, #116	; 0x74
 800534a:	bc30      	pop	{r4, r5}
 800534c:	bc08      	pop	{r3}
 800534e:	b002      	add	sp, #8
 8005350:	4718      	bx	r3
 8005352:	2382      	movs	r3, #130	; 0x82
 8005354:	466a      	mov	r2, sp
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	8293      	strh	r3, [r2, #20]
 800535a:	2300      	movs	r3, #0
 800535c:	9002      	str	r0, [sp, #8]
 800535e:	9006      	str	r0, [sp, #24]
 8005360:	4299      	cmp	r1, r3
 8005362:	d000      	beq.n	8005366 <sniprintf+0x36>
 8005364:	1e4b      	subs	r3, r1, #1
 8005366:	9304      	str	r3, [sp, #16]
 8005368:	9307      	str	r3, [sp, #28]
 800536a:	2301      	movs	r3, #1
 800536c:	466a      	mov	r2, sp
 800536e:	425b      	negs	r3, r3
 8005370:	82d3      	strh	r3, [r2, #22]
 8005372:	0028      	movs	r0, r5
 8005374:	ab21      	add	r3, sp, #132	; 0x84
 8005376:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005378:	a902      	add	r1, sp, #8
 800537a:	9301      	str	r3, [sp, #4]
 800537c:	f000 face 	bl	800591c <_svfiprintf_r>
 8005380:	1c43      	adds	r3, r0, #1
 8005382:	da01      	bge.n	8005388 <sniprintf+0x58>
 8005384:	238b      	movs	r3, #139	; 0x8b
 8005386:	602b      	str	r3, [r5, #0]
 8005388:	2c00      	cmp	r4, #0
 800538a:	d0dd      	beq.n	8005348 <sniprintf+0x18>
 800538c:	2300      	movs	r3, #0
 800538e:	9a02      	ldr	r2, [sp, #8]
 8005390:	7013      	strb	r3, [r2, #0]
 8005392:	e7d9      	b.n	8005348 <sniprintf+0x18>
 8005394:	20000090 	.word	0x20000090

08005398 <siprintf>:
 8005398:	b40e      	push	{r1, r2, r3}
 800539a:	b500      	push	{lr}
 800539c:	490b      	ldr	r1, [pc, #44]	; (80053cc <siprintf+0x34>)
 800539e:	b09c      	sub	sp, #112	; 0x70
 80053a0:	ab1d      	add	r3, sp, #116	; 0x74
 80053a2:	9002      	str	r0, [sp, #8]
 80053a4:	9006      	str	r0, [sp, #24]
 80053a6:	9107      	str	r1, [sp, #28]
 80053a8:	9104      	str	r1, [sp, #16]
 80053aa:	4809      	ldr	r0, [pc, #36]	; (80053d0 <siprintf+0x38>)
 80053ac:	4909      	ldr	r1, [pc, #36]	; (80053d4 <siprintf+0x3c>)
 80053ae:	cb04      	ldmia	r3!, {r2}
 80053b0:	9105      	str	r1, [sp, #20]
 80053b2:	6800      	ldr	r0, [r0, #0]
 80053b4:	a902      	add	r1, sp, #8
 80053b6:	9301      	str	r3, [sp, #4]
 80053b8:	f000 fab0 	bl	800591c <_svfiprintf_r>
 80053bc:	2300      	movs	r3, #0
 80053be:	9a02      	ldr	r2, [sp, #8]
 80053c0:	7013      	strb	r3, [r2, #0]
 80053c2:	b01c      	add	sp, #112	; 0x70
 80053c4:	bc08      	pop	{r3}
 80053c6:	b003      	add	sp, #12
 80053c8:	4718      	bx	r3
 80053ca:	46c0      	nop			; (mov r8, r8)
 80053cc:	7fffffff 	.word	0x7fffffff
 80053d0:	20000090 	.word	0x20000090
 80053d4:	ffff0208 	.word	0xffff0208

080053d8 <siscanf>:
 80053d8:	b40e      	push	{r1, r2, r3}
 80053da:	b530      	push	{r4, r5, lr}
 80053dc:	2381      	movs	r3, #129	; 0x81
 80053de:	b09c      	sub	sp, #112	; 0x70
 80053e0:	466a      	mov	r2, sp
 80053e2:	ac1f      	add	r4, sp, #124	; 0x7c
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	cc20      	ldmia	r4!, {r5}
 80053e8:	8293      	strh	r3, [r2, #20]
 80053ea:	9002      	str	r0, [sp, #8]
 80053ec:	9006      	str	r0, [sp, #24]
 80053ee:	f7fa fe89 	bl	8000104 <strlen>
 80053f2:	4b0b      	ldr	r3, [pc, #44]	; (8005420 <siscanf+0x48>)
 80053f4:	466a      	mov	r2, sp
 80053f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80053f8:	2300      	movs	r3, #0
 80053fa:	9003      	str	r0, [sp, #12]
 80053fc:	9007      	str	r0, [sp, #28]
 80053fe:	4809      	ldr	r0, [pc, #36]	; (8005424 <siscanf+0x4c>)
 8005400:	930f      	str	r3, [sp, #60]	; 0x3c
 8005402:	9314      	str	r3, [sp, #80]	; 0x50
 8005404:	3b01      	subs	r3, #1
 8005406:	82d3      	strh	r3, [r2, #22]
 8005408:	a902      	add	r1, sp, #8
 800540a:	0023      	movs	r3, r4
 800540c:	002a      	movs	r2, r5
 800540e:	6800      	ldr	r0, [r0, #0]
 8005410:	9401      	str	r4, [sp, #4]
 8005412:	f000 fbdf 	bl	8005bd4 <__ssvfiscanf_r>
 8005416:	b01c      	add	sp, #112	; 0x70
 8005418:	bc30      	pop	{r4, r5}
 800541a:	bc08      	pop	{r3}
 800541c:	b003      	add	sp, #12
 800541e:	4718      	bx	r3
 8005420:	08005451 	.word	0x08005451
 8005424:	20000090 	.word	0x20000090

08005428 <__sread>:
 8005428:	b570      	push	{r4, r5, r6, lr}
 800542a:	000c      	movs	r4, r1
 800542c:	250e      	movs	r5, #14
 800542e:	5f49      	ldrsh	r1, [r1, r5]
 8005430:	f001 f994 	bl	800675c <_read_r>
 8005434:	2800      	cmp	r0, #0
 8005436:	db03      	blt.n	8005440 <__sread+0x18>
 8005438:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800543a:	181b      	adds	r3, r3, r0
 800543c:	6563      	str	r3, [r4, #84]	; 0x54
 800543e:	bd70      	pop	{r4, r5, r6, pc}
 8005440:	89a3      	ldrh	r3, [r4, #12]
 8005442:	4a02      	ldr	r2, [pc, #8]	; (800544c <__sread+0x24>)
 8005444:	4013      	ands	r3, r2
 8005446:	81a3      	strh	r3, [r4, #12]
 8005448:	e7f9      	b.n	800543e <__sread+0x16>
 800544a:	46c0      	nop			; (mov r8, r8)
 800544c:	ffffefff 	.word	0xffffefff

08005450 <__seofread>:
 8005450:	2000      	movs	r0, #0
 8005452:	4770      	bx	lr

08005454 <__swrite>:
 8005454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005456:	001f      	movs	r7, r3
 8005458:	898b      	ldrh	r3, [r1, #12]
 800545a:	0005      	movs	r5, r0
 800545c:	000c      	movs	r4, r1
 800545e:	0016      	movs	r6, r2
 8005460:	05db      	lsls	r3, r3, #23
 8005462:	d505      	bpl.n	8005470 <__swrite+0x1c>
 8005464:	230e      	movs	r3, #14
 8005466:	5ec9      	ldrsh	r1, [r1, r3]
 8005468:	2200      	movs	r2, #0
 800546a:	2302      	movs	r3, #2
 800546c:	f000 f8f4 	bl	8005658 <_lseek_r>
 8005470:	89a3      	ldrh	r3, [r4, #12]
 8005472:	4a05      	ldr	r2, [pc, #20]	; (8005488 <__swrite+0x34>)
 8005474:	0028      	movs	r0, r5
 8005476:	4013      	ands	r3, r2
 8005478:	81a3      	strh	r3, [r4, #12]
 800547a:	0032      	movs	r2, r6
 800547c:	230e      	movs	r3, #14
 800547e:	5ee1      	ldrsh	r1, [r4, r3]
 8005480:	003b      	movs	r3, r7
 8005482:	f000 f895 	bl	80055b0 <_write_r>
 8005486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005488:	ffffefff 	.word	0xffffefff

0800548c <__sseek>:
 800548c:	b570      	push	{r4, r5, r6, lr}
 800548e:	000c      	movs	r4, r1
 8005490:	250e      	movs	r5, #14
 8005492:	5f49      	ldrsh	r1, [r1, r5]
 8005494:	f000 f8e0 	bl	8005658 <_lseek_r>
 8005498:	89a3      	ldrh	r3, [r4, #12]
 800549a:	1c42      	adds	r2, r0, #1
 800549c:	d103      	bne.n	80054a6 <__sseek+0x1a>
 800549e:	4a05      	ldr	r2, [pc, #20]	; (80054b4 <__sseek+0x28>)
 80054a0:	4013      	ands	r3, r2
 80054a2:	81a3      	strh	r3, [r4, #12]
 80054a4:	bd70      	pop	{r4, r5, r6, pc}
 80054a6:	2280      	movs	r2, #128	; 0x80
 80054a8:	0152      	lsls	r2, r2, #5
 80054aa:	4313      	orrs	r3, r2
 80054ac:	81a3      	strh	r3, [r4, #12]
 80054ae:	6560      	str	r0, [r4, #84]	; 0x54
 80054b0:	e7f8      	b.n	80054a4 <__sseek+0x18>
 80054b2:	46c0      	nop			; (mov r8, r8)
 80054b4:	ffffefff 	.word	0xffffefff

080054b8 <__sclose>:
 80054b8:	b510      	push	{r4, lr}
 80054ba:	230e      	movs	r3, #14
 80054bc:	5ec9      	ldrsh	r1, [r1, r3]
 80054be:	f000 f8a9 	bl	8005614 <_close_r>
 80054c2:	bd10      	pop	{r4, pc}

080054c4 <strncmp>:
 80054c4:	b530      	push	{r4, r5, lr}
 80054c6:	0005      	movs	r5, r0
 80054c8:	1e10      	subs	r0, r2, #0
 80054ca:	d008      	beq.n	80054de <strncmp+0x1a>
 80054cc:	2400      	movs	r4, #0
 80054ce:	3a01      	subs	r2, #1
 80054d0:	5d2b      	ldrb	r3, [r5, r4]
 80054d2:	5d08      	ldrb	r0, [r1, r4]
 80054d4:	4283      	cmp	r3, r0
 80054d6:	d101      	bne.n	80054dc <strncmp+0x18>
 80054d8:	4294      	cmp	r4, r2
 80054da:	d101      	bne.n	80054e0 <strncmp+0x1c>
 80054dc:	1a18      	subs	r0, r3, r0
 80054de:	bd30      	pop	{r4, r5, pc}
 80054e0:	3401      	adds	r4, #1
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1f4      	bne.n	80054d0 <strncmp+0xc>
 80054e6:	e7f9      	b.n	80054dc <strncmp+0x18>

080054e8 <strtok>:
 80054e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ea:	4b16      	ldr	r3, [pc, #88]	; (8005544 <strtok+0x5c>)
 80054ec:	0005      	movs	r5, r0
 80054ee:	681f      	ldr	r7, [r3, #0]
 80054f0:	000e      	movs	r6, r1
 80054f2:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80054f4:	2c00      	cmp	r4, #0
 80054f6:	d11d      	bne.n	8005534 <strtok+0x4c>
 80054f8:	2050      	movs	r0, #80	; 0x50
 80054fa:	f000 f8c1 	bl	8005680 <malloc>
 80054fe:	1e02      	subs	r2, r0, #0
 8005500:	65b8      	str	r0, [r7, #88]	; 0x58
 8005502:	d104      	bne.n	800550e <strtok+0x26>
 8005504:	2157      	movs	r1, #87	; 0x57
 8005506:	4b10      	ldr	r3, [pc, #64]	; (8005548 <strtok+0x60>)
 8005508:	4810      	ldr	r0, [pc, #64]	; (800554c <strtok+0x64>)
 800550a:	f000 f865 	bl	80055d8 <__assert_func>
 800550e:	6004      	str	r4, [r0, #0]
 8005510:	6044      	str	r4, [r0, #4]
 8005512:	6084      	str	r4, [r0, #8]
 8005514:	60c4      	str	r4, [r0, #12]
 8005516:	6104      	str	r4, [r0, #16]
 8005518:	6144      	str	r4, [r0, #20]
 800551a:	6184      	str	r4, [r0, #24]
 800551c:	6284      	str	r4, [r0, #40]	; 0x28
 800551e:	62c4      	str	r4, [r0, #44]	; 0x2c
 8005520:	6304      	str	r4, [r0, #48]	; 0x30
 8005522:	6344      	str	r4, [r0, #52]	; 0x34
 8005524:	6384      	str	r4, [r0, #56]	; 0x38
 8005526:	63c4      	str	r4, [r0, #60]	; 0x3c
 8005528:	6404      	str	r4, [r0, #64]	; 0x40
 800552a:	6444      	str	r4, [r0, #68]	; 0x44
 800552c:	6484      	str	r4, [r0, #72]	; 0x48
 800552e:	64c4      	str	r4, [r0, #76]	; 0x4c
 8005530:	7704      	strb	r4, [r0, #28]
 8005532:	6244      	str	r4, [r0, #36]	; 0x24
 8005534:	0031      	movs	r1, r6
 8005536:	0028      	movs	r0, r5
 8005538:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800553a:	2301      	movs	r3, #1
 800553c:	f000 f808 	bl	8005550 <__strtok_r>
 8005540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005542:	46c0      	nop			; (mov r8, r8)
 8005544:	20000090 	.word	0x20000090
 8005548:	08007514 	.word	0x08007514
 800554c:	0800752b 	.word	0x0800752b

08005550 <__strtok_r>:
 8005550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005552:	2800      	cmp	r0, #0
 8005554:	d102      	bne.n	800555c <__strtok_r+0xc>
 8005556:	6810      	ldr	r0, [r2, #0]
 8005558:	2800      	cmp	r0, #0
 800555a:	d013      	beq.n	8005584 <__strtok_r+0x34>
 800555c:	0004      	movs	r4, r0
 800555e:	0020      	movs	r0, r4
 8005560:	000e      	movs	r6, r1
 8005562:	7805      	ldrb	r5, [r0, #0]
 8005564:	3401      	adds	r4, #1
 8005566:	7837      	ldrb	r7, [r6, #0]
 8005568:	2f00      	cmp	r7, #0
 800556a:	d104      	bne.n	8005576 <__strtok_r+0x26>
 800556c:	2d00      	cmp	r5, #0
 800556e:	d10f      	bne.n	8005590 <__strtok_r+0x40>
 8005570:	0028      	movs	r0, r5
 8005572:	6015      	str	r5, [r2, #0]
 8005574:	e006      	b.n	8005584 <__strtok_r+0x34>
 8005576:	3601      	adds	r6, #1
 8005578:	42bd      	cmp	r5, r7
 800557a:	d1f4      	bne.n	8005566 <__strtok_r+0x16>
 800557c:	2b00      	cmp	r3, #0
 800557e:	d1ee      	bne.n	800555e <__strtok_r+0xe>
 8005580:	6014      	str	r4, [r2, #0]
 8005582:	7003      	strb	r3, [r0, #0]
 8005584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005586:	002f      	movs	r7, r5
 8005588:	e00f      	b.n	80055aa <__strtok_r+0x5a>
 800558a:	3301      	adds	r3, #1
 800558c:	2e00      	cmp	r6, #0
 800558e:	d104      	bne.n	800559a <__strtok_r+0x4a>
 8005590:	0023      	movs	r3, r4
 8005592:	3401      	adds	r4, #1
 8005594:	781d      	ldrb	r5, [r3, #0]
 8005596:	0027      	movs	r7, r4
 8005598:	000b      	movs	r3, r1
 800559a:	781e      	ldrb	r6, [r3, #0]
 800559c:	42b5      	cmp	r5, r6
 800559e:	d1f4      	bne.n	800558a <__strtok_r+0x3a>
 80055a0:	2d00      	cmp	r5, #0
 80055a2:	d0f0      	beq.n	8005586 <__strtok_r+0x36>
 80055a4:	2300      	movs	r3, #0
 80055a6:	3c01      	subs	r4, #1
 80055a8:	7023      	strb	r3, [r4, #0]
 80055aa:	6017      	str	r7, [r2, #0]
 80055ac:	e7ea      	b.n	8005584 <__strtok_r+0x34>
	...

080055b0 <_write_r>:
 80055b0:	b570      	push	{r4, r5, r6, lr}
 80055b2:	0004      	movs	r4, r0
 80055b4:	0008      	movs	r0, r1
 80055b6:	0011      	movs	r1, r2
 80055b8:	001a      	movs	r2, r3
 80055ba:	2300      	movs	r3, #0
 80055bc:	4d05      	ldr	r5, [pc, #20]	; (80055d4 <_write_r+0x24>)
 80055be:	602b      	str	r3, [r5, #0]
 80055c0:	f7fb fe49 	bl	8001256 <_write>
 80055c4:	1c43      	adds	r3, r0, #1
 80055c6:	d103      	bne.n	80055d0 <_write_r+0x20>
 80055c8:	682b      	ldr	r3, [r5, #0]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d000      	beq.n	80055d0 <_write_r+0x20>
 80055ce:	6023      	str	r3, [r4, #0]
 80055d0:	bd70      	pop	{r4, r5, r6, pc}
 80055d2:	46c0      	nop			; (mov r8, r8)
 80055d4:	200004e4 	.word	0x200004e4

080055d8 <__assert_func>:
 80055d8:	b530      	push	{r4, r5, lr}
 80055da:	0014      	movs	r4, r2
 80055dc:	001a      	movs	r2, r3
 80055de:	4b09      	ldr	r3, [pc, #36]	; (8005604 <__assert_func+0x2c>)
 80055e0:	0005      	movs	r5, r0
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	b085      	sub	sp, #20
 80055e6:	68d8      	ldr	r0, [r3, #12]
 80055e8:	4b07      	ldr	r3, [pc, #28]	; (8005608 <__assert_func+0x30>)
 80055ea:	2c00      	cmp	r4, #0
 80055ec:	d101      	bne.n	80055f2 <__assert_func+0x1a>
 80055ee:	4b07      	ldr	r3, [pc, #28]	; (800560c <__assert_func+0x34>)
 80055f0:	001c      	movs	r4, r3
 80055f2:	9301      	str	r3, [sp, #4]
 80055f4:	9100      	str	r1, [sp, #0]
 80055f6:	002b      	movs	r3, r5
 80055f8:	4905      	ldr	r1, [pc, #20]	; (8005610 <__assert_func+0x38>)
 80055fa:	9402      	str	r4, [sp, #8]
 80055fc:	f000 f81c 	bl	8005638 <fiprintf>
 8005600:	f001 fb3a 	bl	8006c78 <abort>
 8005604:	20000090 	.word	0x20000090
 8005608:	08007588 	.word	0x08007588
 800560c:	080075c3 	.word	0x080075c3
 8005610:	08007595 	.word	0x08007595

08005614 <_close_r>:
 8005614:	2300      	movs	r3, #0
 8005616:	b570      	push	{r4, r5, r6, lr}
 8005618:	4d06      	ldr	r5, [pc, #24]	; (8005634 <_close_r+0x20>)
 800561a:	0004      	movs	r4, r0
 800561c:	0008      	movs	r0, r1
 800561e:	602b      	str	r3, [r5, #0]
 8005620:	f7fb fe35 	bl	800128e <_close>
 8005624:	1c43      	adds	r3, r0, #1
 8005626:	d103      	bne.n	8005630 <_close_r+0x1c>
 8005628:	682b      	ldr	r3, [r5, #0]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d000      	beq.n	8005630 <_close_r+0x1c>
 800562e:	6023      	str	r3, [r4, #0]
 8005630:	bd70      	pop	{r4, r5, r6, pc}
 8005632:	46c0      	nop			; (mov r8, r8)
 8005634:	200004e4 	.word	0x200004e4

08005638 <fiprintf>:
 8005638:	b40e      	push	{r1, r2, r3}
 800563a:	b503      	push	{r0, r1, lr}
 800563c:	0001      	movs	r1, r0
 800563e:	ab03      	add	r3, sp, #12
 8005640:	4804      	ldr	r0, [pc, #16]	; (8005654 <fiprintf+0x1c>)
 8005642:	cb04      	ldmia	r3!, {r2}
 8005644:	6800      	ldr	r0, [r0, #0]
 8005646:	9301      	str	r3, [sp, #4]
 8005648:	f000 fc6a 	bl	8005f20 <_vfiprintf_r>
 800564c:	b002      	add	sp, #8
 800564e:	bc08      	pop	{r3}
 8005650:	b003      	add	sp, #12
 8005652:	4718      	bx	r3
 8005654:	20000090 	.word	0x20000090

08005658 <_lseek_r>:
 8005658:	b570      	push	{r4, r5, r6, lr}
 800565a:	0004      	movs	r4, r0
 800565c:	0008      	movs	r0, r1
 800565e:	0011      	movs	r1, r2
 8005660:	001a      	movs	r2, r3
 8005662:	2300      	movs	r3, #0
 8005664:	4d05      	ldr	r5, [pc, #20]	; (800567c <_lseek_r+0x24>)
 8005666:	602b      	str	r3, [r5, #0]
 8005668:	f7fb fe32 	bl	80012d0 <_lseek>
 800566c:	1c43      	adds	r3, r0, #1
 800566e:	d103      	bne.n	8005678 <_lseek_r+0x20>
 8005670:	682b      	ldr	r3, [r5, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d000      	beq.n	8005678 <_lseek_r+0x20>
 8005676:	6023      	str	r3, [r4, #0]
 8005678:	bd70      	pop	{r4, r5, r6, pc}
 800567a:	46c0      	nop			; (mov r8, r8)
 800567c:	200004e4 	.word	0x200004e4

08005680 <malloc>:
 8005680:	b510      	push	{r4, lr}
 8005682:	4b03      	ldr	r3, [pc, #12]	; (8005690 <malloc+0x10>)
 8005684:	0001      	movs	r1, r0
 8005686:	6818      	ldr	r0, [r3, #0]
 8005688:	f000 f870 	bl	800576c <_malloc_r>
 800568c:	bd10      	pop	{r4, pc}
 800568e:	46c0      	nop			; (mov r8, r8)
 8005690:	20000090 	.word	0x20000090

08005694 <_free_r>:
 8005694:	b570      	push	{r4, r5, r6, lr}
 8005696:	0005      	movs	r5, r0
 8005698:	2900      	cmp	r1, #0
 800569a:	d010      	beq.n	80056be <_free_r+0x2a>
 800569c:	1f0c      	subs	r4, r1, #4
 800569e:	6823      	ldr	r3, [r4, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	da00      	bge.n	80056a6 <_free_r+0x12>
 80056a4:	18e4      	adds	r4, r4, r3
 80056a6:	0028      	movs	r0, r5
 80056a8:	f001 fd54 	bl	8007154 <__malloc_lock>
 80056ac:	4a1d      	ldr	r2, [pc, #116]	; (8005724 <_free_r+0x90>)
 80056ae:	6813      	ldr	r3, [r2, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d105      	bne.n	80056c0 <_free_r+0x2c>
 80056b4:	6063      	str	r3, [r4, #4]
 80056b6:	6014      	str	r4, [r2, #0]
 80056b8:	0028      	movs	r0, r5
 80056ba:	f001 fd53 	bl	8007164 <__malloc_unlock>
 80056be:	bd70      	pop	{r4, r5, r6, pc}
 80056c0:	42a3      	cmp	r3, r4
 80056c2:	d908      	bls.n	80056d6 <_free_r+0x42>
 80056c4:	6821      	ldr	r1, [r4, #0]
 80056c6:	1860      	adds	r0, r4, r1
 80056c8:	4283      	cmp	r3, r0
 80056ca:	d1f3      	bne.n	80056b4 <_free_r+0x20>
 80056cc:	6818      	ldr	r0, [r3, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	1841      	adds	r1, r0, r1
 80056d2:	6021      	str	r1, [r4, #0]
 80056d4:	e7ee      	b.n	80056b4 <_free_r+0x20>
 80056d6:	001a      	movs	r2, r3
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d001      	beq.n	80056e2 <_free_r+0x4e>
 80056de:	42a3      	cmp	r3, r4
 80056e0:	d9f9      	bls.n	80056d6 <_free_r+0x42>
 80056e2:	6811      	ldr	r1, [r2, #0]
 80056e4:	1850      	adds	r0, r2, r1
 80056e6:	42a0      	cmp	r0, r4
 80056e8:	d10b      	bne.n	8005702 <_free_r+0x6e>
 80056ea:	6820      	ldr	r0, [r4, #0]
 80056ec:	1809      	adds	r1, r1, r0
 80056ee:	1850      	adds	r0, r2, r1
 80056f0:	6011      	str	r1, [r2, #0]
 80056f2:	4283      	cmp	r3, r0
 80056f4:	d1e0      	bne.n	80056b8 <_free_r+0x24>
 80056f6:	6818      	ldr	r0, [r3, #0]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	1841      	adds	r1, r0, r1
 80056fc:	6011      	str	r1, [r2, #0]
 80056fe:	6053      	str	r3, [r2, #4]
 8005700:	e7da      	b.n	80056b8 <_free_r+0x24>
 8005702:	42a0      	cmp	r0, r4
 8005704:	d902      	bls.n	800570c <_free_r+0x78>
 8005706:	230c      	movs	r3, #12
 8005708:	602b      	str	r3, [r5, #0]
 800570a:	e7d5      	b.n	80056b8 <_free_r+0x24>
 800570c:	6821      	ldr	r1, [r4, #0]
 800570e:	1860      	adds	r0, r4, r1
 8005710:	4283      	cmp	r3, r0
 8005712:	d103      	bne.n	800571c <_free_r+0x88>
 8005714:	6818      	ldr	r0, [r3, #0]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	1841      	adds	r1, r0, r1
 800571a:	6021      	str	r1, [r4, #0]
 800571c:	6063      	str	r3, [r4, #4]
 800571e:	6054      	str	r4, [r2, #4]
 8005720:	e7ca      	b.n	80056b8 <_free_r+0x24>
 8005722:	46c0      	nop			; (mov r8, r8)
 8005724:	200004dc 	.word	0x200004dc

08005728 <sbrk_aligned>:
 8005728:	b570      	push	{r4, r5, r6, lr}
 800572a:	4e0f      	ldr	r6, [pc, #60]	; (8005768 <sbrk_aligned+0x40>)
 800572c:	000d      	movs	r5, r1
 800572e:	6831      	ldr	r1, [r6, #0]
 8005730:	0004      	movs	r4, r0
 8005732:	2900      	cmp	r1, #0
 8005734:	d102      	bne.n	800573c <sbrk_aligned+0x14>
 8005736:	f001 f825 	bl	8006784 <_sbrk_r>
 800573a:	6030      	str	r0, [r6, #0]
 800573c:	0029      	movs	r1, r5
 800573e:	0020      	movs	r0, r4
 8005740:	f001 f820 	bl	8006784 <_sbrk_r>
 8005744:	1c43      	adds	r3, r0, #1
 8005746:	d00a      	beq.n	800575e <sbrk_aligned+0x36>
 8005748:	2303      	movs	r3, #3
 800574a:	1cc5      	adds	r5, r0, #3
 800574c:	439d      	bics	r5, r3
 800574e:	42a8      	cmp	r0, r5
 8005750:	d007      	beq.n	8005762 <sbrk_aligned+0x3a>
 8005752:	1a29      	subs	r1, r5, r0
 8005754:	0020      	movs	r0, r4
 8005756:	f001 f815 	bl	8006784 <_sbrk_r>
 800575a:	1c43      	adds	r3, r0, #1
 800575c:	d101      	bne.n	8005762 <sbrk_aligned+0x3a>
 800575e:	2501      	movs	r5, #1
 8005760:	426d      	negs	r5, r5
 8005762:	0028      	movs	r0, r5
 8005764:	bd70      	pop	{r4, r5, r6, pc}
 8005766:	46c0      	nop			; (mov r8, r8)
 8005768:	200004e0 	.word	0x200004e0

0800576c <_malloc_r>:
 800576c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800576e:	2203      	movs	r2, #3
 8005770:	1ccb      	adds	r3, r1, #3
 8005772:	4393      	bics	r3, r2
 8005774:	3308      	adds	r3, #8
 8005776:	0006      	movs	r6, r0
 8005778:	001f      	movs	r7, r3
 800577a:	2b0c      	cmp	r3, #12
 800577c:	d232      	bcs.n	80057e4 <_malloc_r+0x78>
 800577e:	270c      	movs	r7, #12
 8005780:	42b9      	cmp	r1, r7
 8005782:	d831      	bhi.n	80057e8 <_malloc_r+0x7c>
 8005784:	0030      	movs	r0, r6
 8005786:	f001 fce5 	bl	8007154 <__malloc_lock>
 800578a:	4d32      	ldr	r5, [pc, #200]	; (8005854 <_malloc_r+0xe8>)
 800578c:	682b      	ldr	r3, [r5, #0]
 800578e:	001c      	movs	r4, r3
 8005790:	2c00      	cmp	r4, #0
 8005792:	d12e      	bne.n	80057f2 <_malloc_r+0x86>
 8005794:	0039      	movs	r1, r7
 8005796:	0030      	movs	r0, r6
 8005798:	f7ff ffc6 	bl	8005728 <sbrk_aligned>
 800579c:	0004      	movs	r4, r0
 800579e:	1c43      	adds	r3, r0, #1
 80057a0:	d11e      	bne.n	80057e0 <_malloc_r+0x74>
 80057a2:	682c      	ldr	r4, [r5, #0]
 80057a4:	0025      	movs	r5, r4
 80057a6:	2d00      	cmp	r5, #0
 80057a8:	d14a      	bne.n	8005840 <_malloc_r+0xd4>
 80057aa:	6823      	ldr	r3, [r4, #0]
 80057ac:	0029      	movs	r1, r5
 80057ae:	18e3      	adds	r3, r4, r3
 80057b0:	0030      	movs	r0, r6
 80057b2:	9301      	str	r3, [sp, #4]
 80057b4:	f000 ffe6 	bl	8006784 <_sbrk_r>
 80057b8:	9b01      	ldr	r3, [sp, #4]
 80057ba:	4283      	cmp	r3, r0
 80057bc:	d143      	bne.n	8005846 <_malloc_r+0xda>
 80057be:	6823      	ldr	r3, [r4, #0]
 80057c0:	3703      	adds	r7, #3
 80057c2:	1aff      	subs	r7, r7, r3
 80057c4:	2303      	movs	r3, #3
 80057c6:	439f      	bics	r7, r3
 80057c8:	3708      	adds	r7, #8
 80057ca:	2f0c      	cmp	r7, #12
 80057cc:	d200      	bcs.n	80057d0 <_malloc_r+0x64>
 80057ce:	270c      	movs	r7, #12
 80057d0:	0039      	movs	r1, r7
 80057d2:	0030      	movs	r0, r6
 80057d4:	f7ff ffa8 	bl	8005728 <sbrk_aligned>
 80057d8:	1c43      	adds	r3, r0, #1
 80057da:	d034      	beq.n	8005846 <_malloc_r+0xda>
 80057dc:	6823      	ldr	r3, [r4, #0]
 80057de:	19df      	adds	r7, r3, r7
 80057e0:	6027      	str	r7, [r4, #0]
 80057e2:	e013      	b.n	800580c <_malloc_r+0xa0>
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	dacb      	bge.n	8005780 <_malloc_r+0x14>
 80057e8:	230c      	movs	r3, #12
 80057ea:	2500      	movs	r5, #0
 80057ec:	6033      	str	r3, [r6, #0]
 80057ee:	0028      	movs	r0, r5
 80057f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80057f2:	6822      	ldr	r2, [r4, #0]
 80057f4:	1bd1      	subs	r1, r2, r7
 80057f6:	d420      	bmi.n	800583a <_malloc_r+0xce>
 80057f8:	290b      	cmp	r1, #11
 80057fa:	d917      	bls.n	800582c <_malloc_r+0xc0>
 80057fc:	19e2      	adds	r2, r4, r7
 80057fe:	6027      	str	r7, [r4, #0]
 8005800:	42a3      	cmp	r3, r4
 8005802:	d111      	bne.n	8005828 <_malloc_r+0xbc>
 8005804:	602a      	str	r2, [r5, #0]
 8005806:	6863      	ldr	r3, [r4, #4]
 8005808:	6011      	str	r1, [r2, #0]
 800580a:	6053      	str	r3, [r2, #4]
 800580c:	0030      	movs	r0, r6
 800580e:	0025      	movs	r5, r4
 8005810:	f001 fca8 	bl	8007164 <__malloc_unlock>
 8005814:	2207      	movs	r2, #7
 8005816:	350b      	adds	r5, #11
 8005818:	1d23      	adds	r3, r4, #4
 800581a:	4395      	bics	r5, r2
 800581c:	1aea      	subs	r2, r5, r3
 800581e:	429d      	cmp	r5, r3
 8005820:	d0e5      	beq.n	80057ee <_malloc_r+0x82>
 8005822:	1b5b      	subs	r3, r3, r5
 8005824:	50a3      	str	r3, [r4, r2]
 8005826:	e7e2      	b.n	80057ee <_malloc_r+0x82>
 8005828:	605a      	str	r2, [r3, #4]
 800582a:	e7ec      	b.n	8005806 <_malloc_r+0x9a>
 800582c:	6862      	ldr	r2, [r4, #4]
 800582e:	42a3      	cmp	r3, r4
 8005830:	d101      	bne.n	8005836 <_malloc_r+0xca>
 8005832:	602a      	str	r2, [r5, #0]
 8005834:	e7ea      	b.n	800580c <_malloc_r+0xa0>
 8005836:	605a      	str	r2, [r3, #4]
 8005838:	e7e8      	b.n	800580c <_malloc_r+0xa0>
 800583a:	0023      	movs	r3, r4
 800583c:	6864      	ldr	r4, [r4, #4]
 800583e:	e7a7      	b.n	8005790 <_malloc_r+0x24>
 8005840:	002c      	movs	r4, r5
 8005842:	686d      	ldr	r5, [r5, #4]
 8005844:	e7af      	b.n	80057a6 <_malloc_r+0x3a>
 8005846:	230c      	movs	r3, #12
 8005848:	0030      	movs	r0, r6
 800584a:	6033      	str	r3, [r6, #0]
 800584c:	f001 fc8a 	bl	8007164 <__malloc_unlock>
 8005850:	e7cd      	b.n	80057ee <_malloc_r+0x82>
 8005852:	46c0      	nop			; (mov r8, r8)
 8005854:	200004dc 	.word	0x200004dc

08005858 <__ssputs_r>:
 8005858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800585a:	688e      	ldr	r6, [r1, #8]
 800585c:	b085      	sub	sp, #20
 800585e:	0007      	movs	r7, r0
 8005860:	000c      	movs	r4, r1
 8005862:	9203      	str	r2, [sp, #12]
 8005864:	9301      	str	r3, [sp, #4]
 8005866:	429e      	cmp	r6, r3
 8005868:	d83c      	bhi.n	80058e4 <__ssputs_r+0x8c>
 800586a:	2390      	movs	r3, #144	; 0x90
 800586c:	898a      	ldrh	r2, [r1, #12]
 800586e:	00db      	lsls	r3, r3, #3
 8005870:	421a      	tst	r2, r3
 8005872:	d034      	beq.n	80058de <__ssputs_r+0x86>
 8005874:	6909      	ldr	r1, [r1, #16]
 8005876:	6823      	ldr	r3, [r4, #0]
 8005878:	6960      	ldr	r0, [r4, #20]
 800587a:	1a5b      	subs	r3, r3, r1
 800587c:	9302      	str	r3, [sp, #8]
 800587e:	2303      	movs	r3, #3
 8005880:	4343      	muls	r3, r0
 8005882:	0fdd      	lsrs	r5, r3, #31
 8005884:	18ed      	adds	r5, r5, r3
 8005886:	9b01      	ldr	r3, [sp, #4]
 8005888:	9802      	ldr	r0, [sp, #8]
 800588a:	3301      	adds	r3, #1
 800588c:	181b      	adds	r3, r3, r0
 800588e:	106d      	asrs	r5, r5, #1
 8005890:	42ab      	cmp	r3, r5
 8005892:	d900      	bls.n	8005896 <__ssputs_r+0x3e>
 8005894:	001d      	movs	r5, r3
 8005896:	0553      	lsls	r3, r2, #21
 8005898:	d532      	bpl.n	8005900 <__ssputs_r+0xa8>
 800589a:	0029      	movs	r1, r5
 800589c:	0038      	movs	r0, r7
 800589e:	f7ff ff65 	bl	800576c <_malloc_r>
 80058a2:	1e06      	subs	r6, r0, #0
 80058a4:	d109      	bne.n	80058ba <__ssputs_r+0x62>
 80058a6:	230c      	movs	r3, #12
 80058a8:	603b      	str	r3, [r7, #0]
 80058aa:	2340      	movs	r3, #64	; 0x40
 80058ac:	2001      	movs	r0, #1
 80058ae:	89a2      	ldrh	r2, [r4, #12]
 80058b0:	4240      	negs	r0, r0
 80058b2:	4313      	orrs	r3, r2
 80058b4:	81a3      	strh	r3, [r4, #12]
 80058b6:	b005      	add	sp, #20
 80058b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058ba:	9a02      	ldr	r2, [sp, #8]
 80058bc:	6921      	ldr	r1, [r4, #16]
 80058be:	f001 fc2c 	bl	800711a <memcpy>
 80058c2:	89a3      	ldrh	r3, [r4, #12]
 80058c4:	4a14      	ldr	r2, [pc, #80]	; (8005918 <__ssputs_r+0xc0>)
 80058c6:	401a      	ands	r2, r3
 80058c8:	2380      	movs	r3, #128	; 0x80
 80058ca:	4313      	orrs	r3, r2
 80058cc:	81a3      	strh	r3, [r4, #12]
 80058ce:	9b02      	ldr	r3, [sp, #8]
 80058d0:	6126      	str	r6, [r4, #16]
 80058d2:	18f6      	adds	r6, r6, r3
 80058d4:	6026      	str	r6, [r4, #0]
 80058d6:	6165      	str	r5, [r4, #20]
 80058d8:	9e01      	ldr	r6, [sp, #4]
 80058da:	1aed      	subs	r5, r5, r3
 80058dc:	60a5      	str	r5, [r4, #8]
 80058de:	9b01      	ldr	r3, [sp, #4]
 80058e0:	429e      	cmp	r6, r3
 80058e2:	d900      	bls.n	80058e6 <__ssputs_r+0x8e>
 80058e4:	9e01      	ldr	r6, [sp, #4]
 80058e6:	0032      	movs	r2, r6
 80058e8:	9903      	ldr	r1, [sp, #12]
 80058ea:	6820      	ldr	r0, [r4, #0]
 80058ec:	f001 fc1e 	bl	800712c <memmove>
 80058f0:	68a3      	ldr	r3, [r4, #8]
 80058f2:	2000      	movs	r0, #0
 80058f4:	1b9b      	subs	r3, r3, r6
 80058f6:	60a3      	str	r3, [r4, #8]
 80058f8:	6823      	ldr	r3, [r4, #0]
 80058fa:	199e      	adds	r6, r3, r6
 80058fc:	6026      	str	r6, [r4, #0]
 80058fe:	e7da      	b.n	80058b6 <__ssputs_r+0x5e>
 8005900:	002a      	movs	r2, r5
 8005902:	0038      	movs	r0, r7
 8005904:	f001 fc36 	bl	8007174 <_realloc_r>
 8005908:	1e06      	subs	r6, r0, #0
 800590a:	d1e0      	bne.n	80058ce <__ssputs_r+0x76>
 800590c:	0038      	movs	r0, r7
 800590e:	6921      	ldr	r1, [r4, #16]
 8005910:	f7ff fec0 	bl	8005694 <_free_r>
 8005914:	e7c7      	b.n	80058a6 <__ssputs_r+0x4e>
 8005916:	46c0      	nop			; (mov r8, r8)
 8005918:	fffffb7f 	.word	0xfffffb7f

0800591c <_svfiprintf_r>:
 800591c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800591e:	b0a1      	sub	sp, #132	; 0x84
 8005920:	9003      	str	r0, [sp, #12]
 8005922:	001d      	movs	r5, r3
 8005924:	898b      	ldrh	r3, [r1, #12]
 8005926:	000f      	movs	r7, r1
 8005928:	0016      	movs	r6, r2
 800592a:	061b      	lsls	r3, r3, #24
 800592c:	d511      	bpl.n	8005952 <_svfiprintf_r+0x36>
 800592e:	690b      	ldr	r3, [r1, #16]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d10e      	bne.n	8005952 <_svfiprintf_r+0x36>
 8005934:	2140      	movs	r1, #64	; 0x40
 8005936:	f7ff ff19 	bl	800576c <_malloc_r>
 800593a:	6038      	str	r0, [r7, #0]
 800593c:	6138      	str	r0, [r7, #16]
 800593e:	2800      	cmp	r0, #0
 8005940:	d105      	bne.n	800594e <_svfiprintf_r+0x32>
 8005942:	230c      	movs	r3, #12
 8005944:	9a03      	ldr	r2, [sp, #12]
 8005946:	3801      	subs	r0, #1
 8005948:	6013      	str	r3, [r2, #0]
 800594a:	b021      	add	sp, #132	; 0x84
 800594c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800594e:	2340      	movs	r3, #64	; 0x40
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	2300      	movs	r3, #0
 8005954:	ac08      	add	r4, sp, #32
 8005956:	6163      	str	r3, [r4, #20]
 8005958:	3320      	adds	r3, #32
 800595a:	7663      	strb	r3, [r4, #25]
 800595c:	3310      	adds	r3, #16
 800595e:	76a3      	strb	r3, [r4, #26]
 8005960:	9507      	str	r5, [sp, #28]
 8005962:	0035      	movs	r5, r6
 8005964:	782b      	ldrb	r3, [r5, #0]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d001      	beq.n	800596e <_svfiprintf_r+0x52>
 800596a:	2b25      	cmp	r3, #37	; 0x25
 800596c:	d147      	bne.n	80059fe <_svfiprintf_r+0xe2>
 800596e:	1bab      	subs	r3, r5, r6
 8005970:	9305      	str	r3, [sp, #20]
 8005972:	42b5      	cmp	r5, r6
 8005974:	d00c      	beq.n	8005990 <_svfiprintf_r+0x74>
 8005976:	0032      	movs	r2, r6
 8005978:	0039      	movs	r1, r7
 800597a:	9803      	ldr	r0, [sp, #12]
 800597c:	f7ff ff6c 	bl	8005858 <__ssputs_r>
 8005980:	1c43      	adds	r3, r0, #1
 8005982:	d100      	bne.n	8005986 <_svfiprintf_r+0x6a>
 8005984:	e0ae      	b.n	8005ae4 <_svfiprintf_r+0x1c8>
 8005986:	6962      	ldr	r2, [r4, #20]
 8005988:	9b05      	ldr	r3, [sp, #20]
 800598a:	4694      	mov	ip, r2
 800598c:	4463      	add	r3, ip
 800598e:	6163      	str	r3, [r4, #20]
 8005990:	782b      	ldrb	r3, [r5, #0]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d100      	bne.n	8005998 <_svfiprintf_r+0x7c>
 8005996:	e0a5      	b.n	8005ae4 <_svfiprintf_r+0x1c8>
 8005998:	2201      	movs	r2, #1
 800599a:	2300      	movs	r3, #0
 800599c:	4252      	negs	r2, r2
 800599e:	6062      	str	r2, [r4, #4]
 80059a0:	a904      	add	r1, sp, #16
 80059a2:	3254      	adds	r2, #84	; 0x54
 80059a4:	1852      	adds	r2, r2, r1
 80059a6:	1c6e      	adds	r6, r5, #1
 80059a8:	6023      	str	r3, [r4, #0]
 80059aa:	60e3      	str	r3, [r4, #12]
 80059ac:	60a3      	str	r3, [r4, #8]
 80059ae:	7013      	strb	r3, [r2, #0]
 80059b0:	65a3      	str	r3, [r4, #88]	; 0x58
 80059b2:	2205      	movs	r2, #5
 80059b4:	7831      	ldrb	r1, [r6, #0]
 80059b6:	4854      	ldr	r0, [pc, #336]	; (8005b08 <_svfiprintf_r+0x1ec>)
 80059b8:	f001 fba4 	bl	8007104 <memchr>
 80059bc:	1c75      	adds	r5, r6, #1
 80059be:	2800      	cmp	r0, #0
 80059c0:	d11f      	bne.n	8005a02 <_svfiprintf_r+0xe6>
 80059c2:	6822      	ldr	r2, [r4, #0]
 80059c4:	06d3      	lsls	r3, r2, #27
 80059c6:	d504      	bpl.n	80059d2 <_svfiprintf_r+0xb6>
 80059c8:	2353      	movs	r3, #83	; 0x53
 80059ca:	a904      	add	r1, sp, #16
 80059cc:	185b      	adds	r3, r3, r1
 80059ce:	2120      	movs	r1, #32
 80059d0:	7019      	strb	r1, [r3, #0]
 80059d2:	0713      	lsls	r3, r2, #28
 80059d4:	d504      	bpl.n	80059e0 <_svfiprintf_r+0xc4>
 80059d6:	2353      	movs	r3, #83	; 0x53
 80059d8:	a904      	add	r1, sp, #16
 80059da:	185b      	adds	r3, r3, r1
 80059dc:	212b      	movs	r1, #43	; 0x2b
 80059de:	7019      	strb	r1, [r3, #0]
 80059e0:	7833      	ldrb	r3, [r6, #0]
 80059e2:	2b2a      	cmp	r3, #42	; 0x2a
 80059e4:	d016      	beq.n	8005a14 <_svfiprintf_r+0xf8>
 80059e6:	0035      	movs	r5, r6
 80059e8:	2100      	movs	r1, #0
 80059ea:	200a      	movs	r0, #10
 80059ec:	68e3      	ldr	r3, [r4, #12]
 80059ee:	782a      	ldrb	r2, [r5, #0]
 80059f0:	1c6e      	adds	r6, r5, #1
 80059f2:	3a30      	subs	r2, #48	; 0x30
 80059f4:	2a09      	cmp	r2, #9
 80059f6:	d94e      	bls.n	8005a96 <_svfiprintf_r+0x17a>
 80059f8:	2900      	cmp	r1, #0
 80059fa:	d111      	bne.n	8005a20 <_svfiprintf_r+0x104>
 80059fc:	e017      	b.n	8005a2e <_svfiprintf_r+0x112>
 80059fe:	3501      	adds	r5, #1
 8005a00:	e7b0      	b.n	8005964 <_svfiprintf_r+0x48>
 8005a02:	4b41      	ldr	r3, [pc, #260]	; (8005b08 <_svfiprintf_r+0x1ec>)
 8005a04:	6822      	ldr	r2, [r4, #0]
 8005a06:	1ac0      	subs	r0, r0, r3
 8005a08:	2301      	movs	r3, #1
 8005a0a:	4083      	lsls	r3, r0
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	002e      	movs	r6, r5
 8005a10:	6023      	str	r3, [r4, #0]
 8005a12:	e7ce      	b.n	80059b2 <_svfiprintf_r+0x96>
 8005a14:	9b07      	ldr	r3, [sp, #28]
 8005a16:	1d19      	adds	r1, r3, #4
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	9107      	str	r1, [sp, #28]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	db01      	blt.n	8005a24 <_svfiprintf_r+0x108>
 8005a20:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a22:	e004      	b.n	8005a2e <_svfiprintf_r+0x112>
 8005a24:	425b      	negs	r3, r3
 8005a26:	60e3      	str	r3, [r4, #12]
 8005a28:	2302      	movs	r3, #2
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	6023      	str	r3, [r4, #0]
 8005a2e:	782b      	ldrb	r3, [r5, #0]
 8005a30:	2b2e      	cmp	r3, #46	; 0x2e
 8005a32:	d10a      	bne.n	8005a4a <_svfiprintf_r+0x12e>
 8005a34:	786b      	ldrb	r3, [r5, #1]
 8005a36:	2b2a      	cmp	r3, #42	; 0x2a
 8005a38:	d135      	bne.n	8005aa6 <_svfiprintf_r+0x18a>
 8005a3a:	9b07      	ldr	r3, [sp, #28]
 8005a3c:	3502      	adds	r5, #2
 8005a3e:	1d1a      	adds	r2, r3, #4
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	9207      	str	r2, [sp, #28]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	db2b      	blt.n	8005aa0 <_svfiprintf_r+0x184>
 8005a48:	9309      	str	r3, [sp, #36]	; 0x24
 8005a4a:	4e30      	ldr	r6, [pc, #192]	; (8005b0c <_svfiprintf_r+0x1f0>)
 8005a4c:	2203      	movs	r2, #3
 8005a4e:	0030      	movs	r0, r6
 8005a50:	7829      	ldrb	r1, [r5, #0]
 8005a52:	f001 fb57 	bl	8007104 <memchr>
 8005a56:	2800      	cmp	r0, #0
 8005a58:	d006      	beq.n	8005a68 <_svfiprintf_r+0x14c>
 8005a5a:	2340      	movs	r3, #64	; 0x40
 8005a5c:	1b80      	subs	r0, r0, r6
 8005a5e:	4083      	lsls	r3, r0
 8005a60:	6822      	ldr	r2, [r4, #0]
 8005a62:	3501      	adds	r5, #1
 8005a64:	4313      	orrs	r3, r2
 8005a66:	6023      	str	r3, [r4, #0]
 8005a68:	7829      	ldrb	r1, [r5, #0]
 8005a6a:	2206      	movs	r2, #6
 8005a6c:	4828      	ldr	r0, [pc, #160]	; (8005b10 <_svfiprintf_r+0x1f4>)
 8005a6e:	1c6e      	adds	r6, r5, #1
 8005a70:	7621      	strb	r1, [r4, #24]
 8005a72:	f001 fb47 	bl	8007104 <memchr>
 8005a76:	2800      	cmp	r0, #0
 8005a78:	d03c      	beq.n	8005af4 <_svfiprintf_r+0x1d8>
 8005a7a:	4b26      	ldr	r3, [pc, #152]	; (8005b14 <_svfiprintf_r+0x1f8>)
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d125      	bne.n	8005acc <_svfiprintf_r+0x1b0>
 8005a80:	2207      	movs	r2, #7
 8005a82:	9b07      	ldr	r3, [sp, #28]
 8005a84:	3307      	adds	r3, #7
 8005a86:	4393      	bics	r3, r2
 8005a88:	3308      	adds	r3, #8
 8005a8a:	9307      	str	r3, [sp, #28]
 8005a8c:	6963      	ldr	r3, [r4, #20]
 8005a8e:	9a04      	ldr	r2, [sp, #16]
 8005a90:	189b      	adds	r3, r3, r2
 8005a92:	6163      	str	r3, [r4, #20]
 8005a94:	e765      	b.n	8005962 <_svfiprintf_r+0x46>
 8005a96:	4343      	muls	r3, r0
 8005a98:	0035      	movs	r5, r6
 8005a9a:	2101      	movs	r1, #1
 8005a9c:	189b      	adds	r3, r3, r2
 8005a9e:	e7a6      	b.n	80059ee <_svfiprintf_r+0xd2>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	425b      	negs	r3, r3
 8005aa4:	e7d0      	b.n	8005a48 <_svfiprintf_r+0x12c>
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	200a      	movs	r0, #10
 8005aaa:	001a      	movs	r2, r3
 8005aac:	3501      	adds	r5, #1
 8005aae:	6063      	str	r3, [r4, #4]
 8005ab0:	7829      	ldrb	r1, [r5, #0]
 8005ab2:	1c6e      	adds	r6, r5, #1
 8005ab4:	3930      	subs	r1, #48	; 0x30
 8005ab6:	2909      	cmp	r1, #9
 8005ab8:	d903      	bls.n	8005ac2 <_svfiprintf_r+0x1a6>
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d0c5      	beq.n	8005a4a <_svfiprintf_r+0x12e>
 8005abe:	9209      	str	r2, [sp, #36]	; 0x24
 8005ac0:	e7c3      	b.n	8005a4a <_svfiprintf_r+0x12e>
 8005ac2:	4342      	muls	r2, r0
 8005ac4:	0035      	movs	r5, r6
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	1852      	adds	r2, r2, r1
 8005aca:	e7f1      	b.n	8005ab0 <_svfiprintf_r+0x194>
 8005acc:	ab07      	add	r3, sp, #28
 8005ace:	9300      	str	r3, [sp, #0]
 8005ad0:	003a      	movs	r2, r7
 8005ad2:	0021      	movs	r1, r4
 8005ad4:	4b10      	ldr	r3, [pc, #64]	; (8005b18 <_svfiprintf_r+0x1fc>)
 8005ad6:	9803      	ldr	r0, [sp, #12]
 8005ad8:	e000      	b.n	8005adc <_svfiprintf_r+0x1c0>
 8005ada:	bf00      	nop
 8005adc:	9004      	str	r0, [sp, #16]
 8005ade:	9b04      	ldr	r3, [sp, #16]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	d1d3      	bne.n	8005a8c <_svfiprintf_r+0x170>
 8005ae4:	89bb      	ldrh	r3, [r7, #12]
 8005ae6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005ae8:	065b      	lsls	r3, r3, #25
 8005aea:	d400      	bmi.n	8005aee <_svfiprintf_r+0x1d2>
 8005aec:	e72d      	b.n	800594a <_svfiprintf_r+0x2e>
 8005aee:	2001      	movs	r0, #1
 8005af0:	4240      	negs	r0, r0
 8005af2:	e72a      	b.n	800594a <_svfiprintf_r+0x2e>
 8005af4:	ab07      	add	r3, sp, #28
 8005af6:	9300      	str	r3, [sp, #0]
 8005af8:	003a      	movs	r2, r7
 8005afa:	0021      	movs	r1, r4
 8005afc:	4b06      	ldr	r3, [pc, #24]	; (8005b18 <_svfiprintf_r+0x1fc>)
 8005afe:	9803      	ldr	r0, [sp, #12]
 8005b00:	f000 fbb8 	bl	8006274 <_printf_i>
 8005b04:	e7ea      	b.n	8005adc <_svfiprintf_r+0x1c0>
 8005b06:	46c0      	nop			; (mov r8, r8)
 8005b08:	080075c4 	.word	0x080075c4
 8005b0c:	080075ca 	.word	0x080075ca
 8005b10:	080075ce 	.word	0x080075ce
 8005b14:	00000000 	.word	0x00000000
 8005b18:	08005859 	.word	0x08005859

08005b1c <_sungetc_r>:
 8005b1c:	b570      	push	{r4, r5, r6, lr}
 8005b1e:	0014      	movs	r4, r2
 8005b20:	1c4b      	adds	r3, r1, #1
 8005b22:	d103      	bne.n	8005b2c <_sungetc_r+0x10>
 8005b24:	2501      	movs	r5, #1
 8005b26:	426d      	negs	r5, r5
 8005b28:	0028      	movs	r0, r5
 8005b2a:	bd70      	pop	{r4, r5, r6, pc}
 8005b2c:	8993      	ldrh	r3, [r2, #12]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	4393      	bics	r3, r2
 8005b32:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005b34:	81a3      	strh	r3, [r4, #12]
 8005b36:	b2ce      	uxtb	r6, r1
 8005b38:	6863      	ldr	r3, [r4, #4]
 8005b3a:	b2cd      	uxtb	r5, r1
 8005b3c:	2a00      	cmp	r2, #0
 8005b3e:	d010      	beq.n	8005b62 <_sungetc_r+0x46>
 8005b40:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005b42:	429a      	cmp	r2, r3
 8005b44:	dd07      	ble.n	8005b56 <_sungetc_r+0x3a>
 8005b46:	6823      	ldr	r3, [r4, #0]
 8005b48:	3b01      	subs	r3, #1
 8005b4a:	6023      	str	r3, [r4, #0]
 8005b4c:	701e      	strb	r6, [r3, #0]
 8005b4e:	6863      	ldr	r3, [r4, #4]
 8005b50:	3301      	adds	r3, #1
 8005b52:	6063      	str	r3, [r4, #4]
 8005b54:	e7e8      	b.n	8005b28 <_sungetc_r+0xc>
 8005b56:	0021      	movs	r1, r4
 8005b58:	f000 ff82 	bl	8006a60 <__submore>
 8005b5c:	2800      	cmp	r0, #0
 8005b5e:	d0f2      	beq.n	8005b46 <_sungetc_r+0x2a>
 8005b60:	e7e0      	b.n	8005b24 <_sungetc_r+0x8>
 8005b62:	6921      	ldr	r1, [r4, #16]
 8005b64:	6822      	ldr	r2, [r4, #0]
 8005b66:	2900      	cmp	r1, #0
 8005b68:	d007      	beq.n	8005b7a <_sungetc_r+0x5e>
 8005b6a:	4291      	cmp	r1, r2
 8005b6c:	d205      	bcs.n	8005b7a <_sungetc_r+0x5e>
 8005b6e:	1e51      	subs	r1, r2, #1
 8005b70:	7808      	ldrb	r0, [r1, #0]
 8005b72:	42a8      	cmp	r0, r5
 8005b74:	d101      	bne.n	8005b7a <_sungetc_r+0x5e>
 8005b76:	6021      	str	r1, [r4, #0]
 8005b78:	e7ea      	b.n	8005b50 <_sungetc_r+0x34>
 8005b7a:	6423      	str	r3, [r4, #64]	; 0x40
 8005b7c:	0023      	movs	r3, r4
 8005b7e:	3344      	adds	r3, #68	; 0x44
 8005b80:	6363      	str	r3, [r4, #52]	; 0x34
 8005b82:	2303      	movs	r3, #3
 8005b84:	63a3      	str	r3, [r4, #56]	; 0x38
 8005b86:	0023      	movs	r3, r4
 8005b88:	3346      	adds	r3, #70	; 0x46
 8005b8a:	63e2      	str	r2, [r4, #60]	; 0x3c
 8005b8c:	701e      	strb	r6, [r3, #0]
 8005b8e:	6023      	str	r3, [r4, #0]
 8005b90:	2301      	movs	r3, #1
 8005b92:	e7de      	b.n	8005b52 <_sungetc_r+0x36>

08005b94 <__ssrefill_r>:
 8005b94:	b510      	push	{r4, lr}
 8005b96:	000c      	movs	r4, r1
 8005b98:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005b9a:	2900      	cmp	r1, #0
 8005b9c:	d00e      	beq.n	8005bbc <__ssrefill_r+0x28>
 8005b9e:	0023      	movs	r3, r4
 8005ba0:	3344      	adds	r3, #68	; 0x44
 8005ba2:	4299      	cmp	r1, r3
 8005ba4:	d001      	beq.n	8005baa <__ssrefill_r+0x16>
 8005ba6:	f7ff fd75 	bl	8005694 <_free_r>
 8005baa:	2000      	movs	r0, #0
 8005bac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005bae:	6360      	str	r0, [r4, #52]	; 0x34
 8005bb0:	6063      	str	r3, [r4, #4]
 8005bb2:	4283      	cmp	r3, r0
 8005bb4:	d002      	beq.n	8005bbc <__ssrefill_r+0x28>
 8005bb6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005bb8:	6023      	str	r3, [r4, #0]
 8005bba:	bd10      	pop	{r4, pc}
 8005bbc:	6923      	ldr	r3, [r4, #16]
 8005bbe:	2001      	movs	r0, #1
 8005bc0:	6023      	str	r3, [r4, #0]
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	89a2      	ldrh	r2, [r4, #12]
 8005bc6:	6063      	str	r3, [r4, #4]
 8005bc8:	3320      	adds	r3, #32
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	81a3      	strh	r3, [r4, #12]
 8005bce:	4240      	negs	r0, r0
 8005bd0:	e7f3      	b.n	8005bba <__ssrefill_r+0x26>
	...

08005bd4 <__ssvfiscanf_r>:
 8005bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bd6:	4cb8      	ldr	r4, [pc, #736]	; (8005eb8 <__ssvfiscanf_r+0x2e4>)
 8005bd8:	0006      	movs	r6, r0
 8005bda:	44a5      	add	sp, r4
 8005bdc:	000c      	movs	r4, r1
 8005bde:	2100      	movs	r1, #0
 8005be0:	9146      	str	r1, [sp, #280]	; 0x118
 8005be2:	9147      	str	r1, [sp, #284]	; 0x11c
 8005be4:	a903      	add	r1, sp, #12
 8005be6:	9148      	str	r1, [sp, #288]	; 0x120
 8005be8:	21be      	movs	r1, #190	; 0xbe
 8005bea:	48b4      	ldr	r0, [pc, #720]	; (8005ebc <__ssvfiscanf_r+0x2e8>)
 8005bec:	0049      	lsls	r1, r1, #1
 8005bee:	ad43      	add	r5, sp, #268	; 0x10c
 8005bf0:	5068      	str	r0, [r5, r1]
 8005bf2:	25c0      	movs	r5, #192	; 0xc0
 8005bf4:	49b2      	ldr	r1, [pc, #712]	; (8005ec0 <__ssvfiscanf_r+0x2ec>)
 8005bf6:	006d      	lsls	r5, r5, #1
 8005bf8:	a843      	add	r0, sp, #268	; 0x10c
 8005bfa:	5141      	str	r1, [r0, r5]
 8005bfc:	9302      	str	r3, [sp, #8]
 8005bfe:	7813      	ldrb	r3, [r2, #0]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d100      	bne.n	8005c06 <__ssvfiscanf_r+0x32>
 8005c04:	e155      	b.n	8005eb2 <__ssvfiscanf_r+0x2de>
 8005c06:	49af      	ldr	r1, [pc, #700]	; (8005ec4 <__ssvfiscanf_r+0x2f0>)
 8005c08:	2508      	movs	r5, #8
 8005c0a:	5cc8      	ldrb	r0, [r1, r3]
 8005c0c:	2108      	movs	r1, #8
 8005c0e:	1c57      	adds	r7, r2, #1
 8005c10:	4001      	ands	r1, r0
 8005c12:	4228      	tst	r0, r5
 8005c14:	d020      	beq.n	8005c58 <__ssvfiscanf_r+0x84>
 8005c16:	6863      	ldr	r3, [r4, #4]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	dd12      	ble.n	8005c42 <__ssvfiscanf_r+0x6e>
 8005c1c:	6823      	ldr	r3, [r4, #0]
 8005c1e:	49a9      	ldr	r1, [pc, #676]	; (8005ec4 <__ssvfiscanf_r+0x2f0>)
 8005c20:	781a      	ldrb	r2, [r3, #0]
 8005c22:	5c8a      	ldrb	r2, [r1, r2]
 8005c24:	2108      	movs	r1, #8
 8005c26:	420a      	tst	r2, r1
 8005c28:	d101      	bne.n	8005c2e <__ssvfiscanf_r+0x5a>
 8005c2a:	003a      	movs	r2, r7
 8005c2c:	e7e7      	b.n	8005bfe <__ssvfiscanf_r+0x2a>
 8005c2e:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8005c30:	3301      	adds	r3, #1
 8005c32:	9200      	str	r2, [sp, #0]
 8005c34:	3201      	adds	r2, #1
 8005c36:	9247      	str	r2, [sp, #284]	; 0x11c
 8005c38:	6862      	ldr	r2, [r4, #4]
 8005c3a:	6023      	str	r3, [r4, #0]
 8005c3c:	3a01      	subs	r2, #1
 8005c3e:	6062      	str	r2, [r4, #4]
 8005c40:	e7e9      	b.n	8005c16 <__ssvfiscanf_r+0x42>
 8005c42:	22c0      	movs	r2, #192	; 0xc0
 8005c44:	ab43      	add	r3, sp, #268	; 0x10c
 8005c46:	0052      	lsls	r2, r2, #1
 8005c48:	589b      	ldr	r3, [r3, r2]
 8005c4a:	0021      	movs	r1, r4
 8005c4c:	0030      	movs	r0, r6
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	4798      	blx	r3
 8005c52:	2800      	cmp	r0, #0
 8005c54:	d0e2      	beq.n	8005c1c <__ssvfiscanf_r+0x48>
 8005c56:	e7e8      	b.n	8005c2a <__ssvfiscanf_r+0x56>
 8005c58:	001d      	movs	r5, r3
 8005c5a:	2b25      	cmp	r3, #37	; 0x25
 8005c5c:	d164      	bne.n	8005d28 <__ssvfiscanf_r+0x154>
 8005c5e:	9145      	str	r1, [sp, #276]	; 0x114
 8005c60:	9143      	str	r1, [sp, #268]	; 0x10c
 8005c62:	7853      	ldrb	r3, [r2, #1]
 8005c64:	2b2a      	cmp	r3, #42	; 0x2a
 8005c66:	d102      	bne.n	8005c6e <__ssvfiscanf_r+0x9a>
 8005c68:	3b1a      	subs	r3, #26
 8005c6a:	9343      	str	r3, [sp, #268]	; 0x10c
 8005c6c:	1c97      	adds	r7, r2, #2
 8005c6e:	003d      	movs	r5, r7
 8005c70:	220a      	movs	r2, #10
 8005c72:	7829      	ldrb	r1, [r5, #0]
 8005c74:	1c6b      	adds	r3, r5, #1
 8005c76:	9300      	str	r3, [sp, #0]
 8005c78:	000b      	movs	r3, r1
 8005c7a:	3b30      	subs	r3, #48	; 0x30
 8005c7c:	2b09      	cmp	r3, #9
 8005c7e:	d91f      	bls.n	8005cc0 <__ssvfiscanf_r+0xec>
 8005c80:	4f91      	ldr	r7, [pc, #580]	; (8005ec8 <__ssvfiscanf_r+0x2f4>)
 8005c82:	2203      	movs	r2, #3
 8005c84:	0038      	movs	r0, r7
 8005c86:	f001 fa3d 	bl	8007104 <memchr>
 8005c8a:	2800      	cmp	r0, #0
 8005c8c:	d007      	beq.n	8005c9e <__ssvfiscanf_r+0xca>
 8005c8e:	2301      	movs	r3, #1
 8005c90:	1bc0      	subs	r0, r0, r7
 8005c92:	4083      	lsls	r3, r0
 8005c94:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8005c96:	9d00      	ldr	r5, [sp, #0]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	9201      	str	r2, [sp, #4]
 8005c9c:	9343      	str	r3, [sp, #268]	; 0x10c
 8005c9e:	1c6f      	adds	r7, r5, #1
 8005ca0:	782d      	ldrb	r5, [r5, #0]
 8005ca2:	2d78      	cmp	r5, #120	; 0x78
 8005ca4:	d807      	bhi.n	8005cb6 <__ssvfiscanf_r+0xe2>
 8005ca6:	2d57      	cmp	r5, #87	; 0x57
 8005ca8:	d812      	bhi.n	8005cd0 <__ssvfiscanf_r+0xfc>
 8005caa:	2d25      	cmp	r5, #37	; 0x25
 8005cac:	d03c      	beq.n	8005d28 <__ssvfiscanf_r+0x154>
 8005cae:	d836      	bhi.n	8005d1e <__ssvfiscanf_r+0x14a>
 8005cb0:	2d00      	cmp	r5, #0
 8005cb2:	d100      	bne.n	8005cb6 <__ssvfiscanf_r+0xe2>
 8005cb4:	e0fa      	b.n	8005eac <__ssvfiscanf_r+0x2d8>
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	9349      	str	r3, [sp, #292]	; 0x124
 8005cba:	3307      	adds	r3, #7
 8005cbc:	9344      	str	r3, [sp, #272]	; 0x110
 8005cbe:	e06d      	b.n	8005d9c <__ssvfiscanf_r+0x1c8>
 8005cc0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8005cc2:	9d00      	ldr	r5, [sp, #0]
 8005cc4:	9301      	str	r3, [sp, #4]
 8005cc6:	4353      	muls	r3, r2
 8005cc8:	3b30      	subs	r3, #48	; 0x30
 8005cca:	185b      	adds	r3, r3, r1
 8005ccc:	9345      	str	r3, [sp, #276]	; 0x114
 8005cce:	e7d0      	b.n	8005c72 <__ssvfiscanf_r+0x9e>
 8005cd0:	0028      	movs	r0, r5
 8005cd2:	3858      	subs	r0, #88	; 0x58
 8005cd4:	2820      	cmp	r0, #32
 8005cd6:	d8ee      	bhi.n	8005cb6 <__ssvfiscanf_r+0xe2>
 8005cd8:	f7fa fa1c 	bl	8000114 <__gnu_thumb1_case_shi>
 8005cdc:	ffed0051 	.word	0xffed0051
 8005ce0:	0087ffed 	.word	0x0087ffed
 8005ce4:	ffedffed 	.word	0xffedffed
 8005ce8:	ffedffed 	.word	0xffedffed
 8005cec:	ffedffed 	.word	0xffedffed
 8005cf0:	0095ffed 	.word	0x0095ffed
 8005cf4:	0024007d 	.word	0x0024007d
 8005cf8:	00240024 	.word	0x00240024
 8005cfc:	007fffed 	.word	0x007fffed
 8005d00:	ffedffed 	.word	0xffedffed
 8005d04:	ffedffed 	.word	0xffedffed
 8005d08:	0083009f 	.word	0x0083009f
 8005d0c:	ffed004b 	.word	0xffed004b
 8005d10:	009dffed 	.word	0x009dffed
 8005d14:	007dffed 	.word	0x007dffed
 8005d18:	ffedffed 	.word	0xffedffed
 8005d1c:	0051      	.short	0x0051
 8005d1e:	3d45      	subs	r5, #69	; 0x45
 8005d20:	2d02      	cmp	r5, #2
 8005d22:	d8c8      	bhi.n	8005cb6 <__ssvfiscanf_r+0xe2>
 8005d24:	2305      	movs	r3, #5
 8005d26:	e06c      	b.n	8005e02 <__ssvfiscanf_r+0x22e>
 8005d28:	6863      	ldr	r3, [r4, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	dd0e      	ble.n	8005d4c <__ssvfiscanf_r+0x178>
 8005d2e:	6823      	ldr	r3, [r4, #0]
 8005d30:	781a      	ldrb	r2, [r3, #0]
 8005d32:	42aa      	cmp	r2, r5
 8005d34:	d000      	beq.n	8005d38 <__ssvfiscanf_r+0x164>
 8005d36:	e0bc      	b.n	8005eb2 <__ssvfiscanf_r+0x2de>
 8005d38:	3301      	adds	r3, #1
 8005d3a:	6862      	ldr	r2, [r4, #4]
 8005d3c:	6023      	str	r3, [r4, #0]
 8005d3e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8005d40:	3a01      	subs	r2, #1
 8005d42:	9300      	str	r3, [sp, #0]
 8005d44:	3301      	adds	r3, #1
 8005d46:	6062      	str	r2, [r4, #4]
 8005d48:	9347      	str	r3, [sp, #284]	; 0x11c
 8005d4a:	e76e      	b.n	8005c2a <__ssvfiscanf_r+0x56>
 8005d4c:	22c0      	movs	r2, #192	; 0xc0
 8005d4e:	ab43      	add	r3, sp, #268	; 0x10c
 8005d50:	0052      	lsls	r2, r2, #1
 8005d52:	589b      	ldr	r3, [r3, r2]
 8005d54:	0021      	movs	r1, r4
 8005d56:	0030      	movs	r0, r6
 8005d58:	9300      	str	r3, [sp, #0]
 8005d5a:	4798      	blx	r3
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	d0e6      	beq.n	8005d2e <__ssvfiscanf_r+0x15a>
 8005d60:	9846      	ldr	r0, [sp, #280]	; 0x118
 8005d62:	2800      	cmp	r0, #0
 8005d64:	d000      	beq.n	8005d68 <__ssvfiscanf_r+0x194>
 8005d66:	e09d      	b.n	8005ea4 <__ssvfiscanf_r+0x2d0>
 8005d68:	3801      	subs	r0, #1
 8005d6a:	23a5      	movs	r3, #165	; 0xa5
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	449d      	add	sp, r3
 8005d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d72:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8005d74:	9300      	str	r3, [sp, #0]
 8005d76:	2320      	movs	r3, #32
 8005d78:	9a00      	ldr	r2, [sp, #0]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	9343      	str	r3, [sp, #268]	; 0x10c
 8005d7e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8005d80:	9300      	str	r3, [sp, #0]
 8005d82:	2380      	movs	r3, #128	; 0x80
 8005d84:	9a00      	ldr	r2, [sp, #0]
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	9343      	str	r3, [sp, #268]	; 0x10c
 8005d8c:	2310      	movs	r3, #16
 8005d8e:	9344      	str	r3, [sp, #272]	; 0x110
 8005d90:	236e      	movs	r3, #110	; 0x6e
 8005d92:	42ab      	cmp	r3, r5
 8005d94:	41ad      	sbcs	r5, r5
 8005d96:	426d      	negs	r5, r5
 8005d98:	3503      	adds	r5, #3
 8005d9a:	9549      	str	r5, [sp, #292]	; 0x124
 8005d9c:	6863      	ldr	r3, [r4, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	dd4a      	ble.n	8005e38 <__ssvfiscanf_r+0x264>
 8005da2:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8005da4:	9300      	str	r3, [sp, #0]
 8005da6:	065b      	lsls	r3, r3, #25
 8005da8:	d406      	bmi.n	8005db8 <__ssvfiscanf_r+0x1e4>
 8005daa:	6823      	ldr	r3, [r4, #0]
 8005dac:	4945      	ldr	r1, [pc, #276]	; (8005ec4 <__ssvfiscanf_r+0x2f0>)
 8005dae:	781a      	ldrb	r2, [r3, #0]
 8005db0:	5c8a      	ldrb	r2, [r1, r2]
 8005db2:	2108      	movs	r1, #8
 8005db4:	420a      	tst	r2, r1
 8005db6:	d14a      	bne.n	8005e4e <__ssvfiscanf_r+0x27a>
 8005db8:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8005dba:	2b02      	cmp	r3, #2
 8005dbc:	dc5e      	bgt.n	8005e7c <__ssvfiscanf_r+0x2a8>
 8005dbe:	0022      	movs	r2, r4
 8005dc0:	0030      	movs	r0, r6
 8005dc2:	ab02      	add	r3, sp, #8
 8005dc4:	a943      	add	r1, sp, #268	; 0x10c
 8005dc6:	f000 fb67 	bl	8006498 <_scanf_chars>
 8005dca:	2801      	cmp	r0, #1
 8005dcc:	d071      	beq.n	8005eb2 <__ssvfiscanf_r+0x2de>
 8005dce:	2802      	cmp	r0, #2
 8005dd0:	d000      	beq.n	8005dd4 <__ssvfiscanf_r+0x200>
 8005dd2:	e72a      	b.n	8005c2a <__ssvfiscanf_r+0x56>
 8005dd4:	e7c4      	b.n	8005d60 <__ssvfiscanf_r+0x18c>
 8005dd6:	230a      	movs	r3, #10
 8005dd8:	e7d9      	b.n	8005d8e <__ssvfiscanf_r+0x1ba>
 8005dda:	2300      	movs	r3, #0
 8005ddc:	2503      	movs	r5, #3
 8005dde:	9344      	str	r3, [sp, #272]	; 0x110
 8005de0:	e7db      	b.n	8005d9a <__ssvfiscanf_r+0x1c6>
 8005de2:	2308      	movs	r3, #8
 8005de4:	2504      	movs	r5, #4
 8005de6:	9344      	str	r3, [sp, #272]	; 0x110
 8005de8:	e7d7      	b.n	8005d9a <__ssvfiscanf_r+0x1c6>
 8005dea:	0039      	movs	r1, r7
 8005dec:	a803      	add	r0, sp, #12
 8005dee:	f000 fcdb 	bl	80067a8 <__sccl>
 8005df2:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8005df4:	0007      	movs	r7, r0
 8005df6:	9300      	str	r3, [sp, #0]
 8005df8:	2340      	movs	r3, #64	; 0x40
 8005dfa:	9a00      	ldr	r2, [sp, #0]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	9343      	str	r3, [sp, #268]	; 0x10c
 8005e00:	2301      	movs	r3, #1
 8005e02:	9349      	str	r3, [sp, #292]	; 0x124
 8005e04:	e7ca      	b.n	8005d9c <__ssvfiscanf_r+0x1c8>
 8005e06:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8005e08:	9300      	str	r3, [sp, #0]
 8005e0a:	2340      	movs	r3, #64	; 0x40
 8005e0c:	9a00      	ldr	r2, [sp, #0]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	9343      	str	r3, [sp, #268]	; 0x10c
 8005e12:	2300      	movs	r3, #0
 8005e14:	e7f5      	b.n	8005e02 <__ssvfiscanf_r+0x22e>
 8005e16:	2302      	movs	r3, #2
 8005e18:	e7f3      	b.n	8005e02 <__ssvfiscanf_r+0x22e>
 8005e1a:	9843      	ldr	r0, [sp, #268]	; 0x10c
 8005e1c:	06c3      	lsls	r3, r0, #27
 8005e1e:	d500      	bpl.n	8005e22 <__ssvfiscanf_r+0x24e>
 8005e20:	e703      	b.n	8005c2a <__ssvfiscanf_r+0x56>
 8005e22:	9b02      	ldr	r3, [sp, #8]
 8005e24:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8005e26:	1d19      	adds	r1, r3, #4
 8005e28:	9102      	str	r1, [sp, #8]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	07c5      	lsls	r5, r0, #31
 8005e2e:	d501      	bpl.n	8005e34 <__ssvfiscanf_r+0x260>
 8005e30:	801a      	strh	r2, [r3, #0]
 8005e32:	e6fa      	b.n	8005c2a <__ssvfiscanf_r+0x56>
 8005e34:	601a      	str	r2, [r3, #0]
 8005e36:	e6f8      	b.n	8005c2a <__ssvfiscanf_r+0x56>
 8005e38:	22c0      	movs	r2, #192	; 0xc0
 8005e3a:	ab43      	add	r3, sp, #268	; 0x10c
 8005e3c:	0052      	lsls	r2, r2, #1
 8005e3e:	589b      	ldr	r3, [r3, r2]
 8005e40:	0021      	movs	r1, r4
 8005e42:	0030      	movs	r0, r6
 8005e44:	9300      	str	r3, [sp, #0]
 8005e46:	4798      	blx	r3
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	d0aa      	beq.n	8005da2 <__ssvfiscanf_r+0x1ce>
 8005e4c:	e788      	b.n	8005d60 <__ssvfiscanf_r+0x18c>
 8005e4e:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8005e50:	9200      	str	r2, [sp, #0]
 8005e52:	3201      	adds	r2, #1
 8005e54:	9247      	str	r2, [sp, #284]	; 0x11c
 8005e56:	6862      	ldr	r2, [r4, #4]
 8005e58:	3a01      	subs	r2, #1
 8005e5a:	6062      	str	r2, [r4, #4]
 8005e5c:	2a00      	cmp	r2, #0
 8005e5e:	dd02      	ble.n	8005e66 <__ssvfiscanf_r+0x292>
 8005e60:	3301      	adds	r3, #1
 8005e62:	6023      	str	r3, [r4, #0]
 8005e64:	e7a1      	b.n	8005daa <__ssvfiscanf_r+0x1d6>
 8005e66:	22c0      	movs	r2, #192	; 0xc0
 8005e68:	ab43      	add	r3, sp, #268	; 0x10c
 8005e6a:	0052      	lsls	r2, r2, #1
 8005e6c:	589b      	ldr	r3, [r3, r2]
 8005e6e:	0021      	movs	r1, r4
 8005e70:	0030      	movs	r0, r6
 8005e72:	9300      	str	r3, [sp, #0]
 8005e74:	4798      	blx	r3
 8005e76:	2800      	cmp	r0, #0
 8005e78:	d097      	beq.n	8005daa <__ssvfiscanf_r+0x1d6>
 8005e7a:	e771      	b.n	8005d60 <__ssvfiscanf_r+0x18c>
 8005e7c:	2b04      	cmp	r3, #4
 8005e7e:	dc06      	bgt.n	8005e8e <__ssvfiscanf_r+0x2ba>
 8005e80:	0022      	movs	r2, r4
 8005e82:	0030      	movs	r0, r6
 8005e84:	ab02      	add	r3, sp, #8
 8005e86:	a943      	add	r1, sp, #268	; 0x10c
 8005e88:	f000 fb64 	bl	8006554 <_scanf_i>
 8005e8c:	e79d      	b.n	8005dca <__ssvfiscanf_r+0x1f6>
 8005e8e:	4b0f      	ldr	r3, [pc, #60]	; (8005ecc <__ssvfiscanf_r+0x2f8>)
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d100      	bne.n	8005e96 <__ssvfiscanf_r+0x2c2>
 8005e94:	e6c9      	b.n	8005c2a <__ssvfiscanf_r+0x56>
 8005e96:	0022      	movs	r2, r4
 8005e98:	0030      	movs	r0, r6
 8005e9a:	ab02      	add	r3, sp, #8
 8005e9c:	a943      	add	r1, sp, #268	; 0x10c
 8005e9e:	e000      	b.n	8005ea2 <__ssvfiscanf_r+0x2ce>
 8005ea0:	bf00      	nop
 8005ea2:	e792      	b.n	8005dca <__ssvfiscanf_r+0x1f6>
 8005ea4:	89a3      	ldrh	r3, [r4, #12]
 8005ea6:	065b      	lsls	r3, r3, #25
 8005ea8:	d400      	bmi.n	8005eac <__ssvfiscanf_r+0x2d8>
 8005eaa:	e75e      	b.n	8005d6a <__ssvfiscanf_r+0x196>
 8005eac:	2001      	movs	r0, #1
 8005eae:	4240      	negs	r0, r0
 8005eb0:	e75b      	b.n	8005d6a <__ssvfiscanf_r+0x196>
 8005eb2:	9846      	ldr	r0, [sp, #280]	; 0x118
 8005eb4:	e759      	b.n	8005d6a <__ssvfiscanf_r+0x196>
 8005eb6:	46c0      	nop			; (mov r8, r8)
 8005eb8:	fffffd6c 	.word	0xfffffd6c
 8005ebc:	08005b1d 	.word	0x08005b1d
 8005ec0:	08005b95 	.word	0x08005b95
 8005ec4:	08007613 	.word	0x08007613
 8005ec8:	080075ca 	.word	0x080075ca
 8005ecc:	00000000 	.word	0x00000000

08005ed0 <__sfputc_r>:
 8005ed0:	6893      	ldr	r3, [r2, #8]
 8005ed2:	b510      	push	{r4, lr}
 8005ed4:	3b01      	subs	r3, #1
 8005ed6:	6093      	str	r3, [r2, #8]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	da04      	bge.n	8005ee6 <__sfputc_r+0x16>
 8005edc:	6994      	ldr	r4, [r2, #24]
 8005ede:	42a3      	cmp	r3, r4
 8005ee0:	db07      	blt.n	8005ef2 <__sfputc_r+0x22>
 8005ee2:	290a      	cmp	r1, #10
 8005ee4:	d005      	beq.n	8005ef2 <__sfputc_r+0x22>
 8005ee6:	6813      	ldr	r3, [r2, #0]
 8005ee8:	1c58      	adds	r0, r3, #1
 8005eea:	6010      	str	r0, [r2, #0]
 8005eec:	7019      	strb	r1, [r3, #0]
 8005eee:	0008      	movs	r0, r1
 8005ef0:	bd10      	pop	{r4, pc}
 8005ef2:	f000 fdf3 	bl	8006adc <__swbuf_r>
 8005ef6:	0001      	movs	r1, r0
 8005ef8:	e7f9      	b.n	8005eee <__sfputc_r+0x1e>

08005efa <__sfputs_r>:
 8005efa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005efc:	0006      	movs	r6, r0
 8005efe:	000f      	movs	r7, r1
 8005f00:	0014      	movs	r4, r2
 8005f02:	18d5      	adds	r5, r2, r3
 8005f04:	42ac      	cmp	r4, r5
 8005f06:	d101      	bne.n	8005f0c <__sfputs_r+0x12>
 8005f08:	2000      	movs	r0, #0
 8005f0a:	e007      	b.n	8005f1c <__sfputs_r+0x22>
 8005f0c:	7821      	ldrb	r1, [r4, #0]
 8005f0e:	003a      	movs	r2, r7
 8005f10:	0030      	movs	r0, r6
 8005f12:	f7ff ffdd 	bl	8005ed0 <__sfputc_r>
 8005f16:	3401      	adds	r4, #1
 8005f18:	1c43      	adds	r3, r0, #1
 8005f1a:	d1f3      	bne.n	8005f04 <__sfputs_r+0xa>
 8005f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f20 <_vfiprintf_r>:
 8005f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f22:	b0a1      	sub	sp, #132	; 0x84
 8005f24:	0006      	movs	r6, r0
 8005f26:	000c      	movs	r4, r1
 8005f28:	001f      	movs	r7, r3
 8005f2a:	9203      	str	r2, [sp, #12]
 8005f2c:	2800      	cmp	r0, #0
 8005f2e:	d004      	beq.n	8005f3a <_vfiprintf_r+0x1a>
 8005f30:	6983      	ldr	r3, [r0, #24]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d101      	bne.n	8005f3a <_vfiprintf_r+0x1a>
 8005f36:	f000 ffd5 	bl	8006ee4 <__sinit>
 8005f3a:	4b8e      	ldr	r3, [pc, #568]	; (8006174 <_vfiprintf_r+0x254>)
 8005f3c:	429c      	cmp	r4, r3
 8005f3e:	d11c      	bne.n	8005f7a <_vfiprintf_r+0x5a>
 8005f40:	6874      	ldr	r4, [r6, #4]
 8005f42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f44:	07db      	lsls	r3, r3, #31
 8005f46:	d405      	bmi.n	8005f54 <_vfiprintf_r+0x34>
 8005f48:	89a3      	ldrh	r3, [r4, #12]
 8005f4a:	059b      	lsls	r3, r3, #22
 8005f4c:	d402      	bmi.n	8005f54 <_vfiprintf_r+0x34>
 8005f4e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f50:	f001 f869 	bl	8007026 <__retarget_lock_acquire_recursive>
 8005f54:	89a3      	ldrh	r3, [r4, #12]
 8005f56:	071b      	lsls	r3, r3, #28
 8005f58:	d502      	bpl.n	8005f60 <_vfiprintf_r+0x40>
 8005f5a:	6923      	ldr	r3, [r4, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d11d      	bne.n	8005f9c <_vfiprintf_r+0x7c>
 8005f60:	0021      	movs	r1, r4
 8005f62:	0030      	movs	r0, r6
 8005f64:	f000 fe10 	bl	8006b88 <__swsetup_r>
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	d017      	beq.n	8005f9c <_vfiprintf_r+0x7c>
 8005f6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f6e:	07db      	lsls	r3, r3, #31
 8005f70:	d50d      	bpl.n	8005f8e <_vfiprintf_r+0x6e>
 8005f72:	2001      	movs	r0, #1
 8005f74:	4240      	negs	r0, r0
 8005f76:	b021      	add	sp, #132	; 0x84
 8005f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f7a:	4b7f      	ldr	r3, [pc, #508]	; (8006178 <_vfiprintf_r+0x258>)
 8005f7c:	429c      	cmp	r4, r3
 8005f7e:	d101      	bne.n	8005f84 <_vfiprintf_r+0x64>
 8005f80:	68b4      	ldr	r4, [r6, #8]
 8005f82:	e7de      	b.n	8005f42 <_vfiprintf_r+0x22>
 8005f84:	4b7d      	ldr	r3, [pc, #500]	; (800617c <_vfiprintf_r+0x25c>)
 8005f86:	429c      	cmp	r4, r3
 8005f88:	d1db      	bne.n	8005f42 <_vfiprintf_r+0x22>
 8005f8a:	68f4      	ldr	r4, [r6, #12]
 8005f8c:	e7d9      	b.n	8005f42 <_vfiprintf_r+0x22>
 8005f8e:	89a3      	ldrh	r3, [r4, #12]
 8005f90:	059b      	lsls	r3, r3, #22
 8005f92:	d4ee      	bmi.n	8005f72 <_vfiprintf_r+0x52>
 8005f94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f96:	f001 f847 	bl	8007028 <__retarget_lock_release_recursive>
 8005f9a:	e7ea      	b.n	8005f72 <_vfiprintf_r+0x52>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	ad08      	add	r5, sp, #32
 8005fa0:	616b      	str	r3, [r5, #20]
 8005fa2:	3320      	adds	r3, #32
 8005fa4:	766b      	strb	r3, [r5, #25]
 8005fa6:	3310      	adds	r3, #16
 8005fa8:	76ab      	strb	r3, [r5, #26]
 8005faa:	9707      	str	r7, [sp, #28]
 8005fac:	9f03      	ldr	r7, [sp, #12]
 8005fae:	783b      	ldrb	r3, [r7, #0]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d001      	beq.n	8005fb8 <_vfiprintf_r+0x98>
 8005fb4:	2b25      	cmp	r3, #37	; 0x25
 8005fb6:	d14e      	bne.n	8006056 <_vfiprintf_r+0x136>
 8005fb8:	9b03      	ldr	r3, [sp, #12]
 8005fba:	1afb      	subs	r3, r7, r3
 8005fbc:	9305      	str	r3, [sp, #20]
 8005fbe:	9b03      	ldr	r3, [sp, #12]
 8005fc0:	429f      	cmp	r7, r3
 8005fc2:	d00d      	beq.n	8005fe0 <_vfiprintf_r+0xc0>
 8005fc4:	9b05      	ldr	r3, [sp, #20]
 8005fc6:	0021      	movs	r1, r4
 8005fc8:	0030      	movs	r0, r6
 8005fca:	9a03      	ldr	r2, [sp, #12]
 8005fcc:	f7ff ff95 	bl	8005efa <__sfputs_r>
 8005fd0:	1c43      	adds	r3, r0, #1
 8005fd2:	d100      	bne.n	8005fd6 <_vfiprintf_r+0xb6>
 8005fd4:	e0b5      	b.n	8006142 <_vfiprintf_r+0x222>
 8005fd6:	696a      	ldr	r2, [r5, #20]
 8005fd8:	9b05      	ldr	r3, [sp, #20]
 8005fda:	4694      	mov	ip, r2
 8005fdc:	4463      	add	r3, ip
 8005fde:	616b      	str	r3, [r5, #20]
 8005fe0:	783b      	ldrb	r3, [r7, #0]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d100      	bne.n	8005fe8 <_vfiprintf_r+0xc8>
 8005fe6:	e0ac      	b.n	8006142 <_vfiprintf_r+0x222>
 8005fe8:	2201      	movs	r2, #1
 8005fea:	1c7b      	adds	r3, r7, #1
 8005fec:	9303      	str	r3, [sp, #12]
 8005fee:	2300      	movs	r3, #0
 8005ff0:	4252      	negs	r2, r2
 8005ff2:	606a      	str	r2, [r5, #4]
 8005ff4:	a904      	add	r1, sp, #16
 8005ff6:	3254      	adds	r2, #84	; 0x54
 8005ff8:	1852      	adds	r2, r2, r1
 8005ffa:	602b      	str	r3, [r5, #0]
 8005ffc:	60eb      	str	r3, [r5, #12]
 8005ffe:	60ab      	str	r3, [r5, #8]
 8006000:	7013      	strb	r3, [r2, #0]
 8006002:	65ab      	str	r3, [r5, #88]	; 0x58
 8006004:	9b03      	ldr	r3, [sp, #12]
 8006006:	2205      	movs	r2, #5
 8006008:	7819      	ldrb	r1, [r3, #0]
 800600a:	485d      	ldr	r0, [pc, #372]	; (8006180 <_vfiprintf_r+0x260>)
 800600c:	f001 f87a 	bl	8007104 <memchr>
 8006010:	9b03      	ldr	r3, [sp, #12]
 8006012:	1c5f      	adds	r7, r3, #1
 8006014:	2800      	cmp	r0, #0
 8006016:	d120      	bne.n	800605a <_vfiprintf_r+0x13a>
 8006018:	682a      	ldr	r2, [r5, #0]
 800601a:	06d3      	lsls	r3, r2, #27
 800601c:	d504      	bpl.n	8006028 <_vfiprintf_r+0x108>
 800601e:	2353      	movs	r3, #83	; 0x53
 8006020:	a904      	add	r1, sp, #16
 8006022:	185b      	adds	r3, r3, r1
 8006024:	2120      	movs	r1, #32
 8006026:	7019      	strb	r1, [r3, #0]
 8006028:	0713      	lsls	r3, r2, #28
 800602a:	d504      	bpl.n	8006036 <_vfiprintf_r+0x116>
 800602c:	2353      	movs	r3, #83	; 0x53
 800602e:	a904      	add	r1, sp, #16
 8006030:	185b      	adds	r3, r3, r1
 8006032:	212b      	movs	r1, #43	; 0x2b
 8006034:	7019      	strb	r1, [r3, #0]
 8006036:	9b03      	ldr	r3, [sp, #12]
 8006038:	781b      	ldrb	r3, [r3, #0]
 800603a:	2b2a      	cmp	r3, #42	; 0x2a
 800603c:	d016      	beq.n	800606c <_vfiprintf_r+0x14c>
 800603e:	2100      	movs	r1, #0
 8006040:	68eb      	ldr	r3, [r5, #12]
 8006042:	9f03      	ldr	r7, [sp, #12]
 8006044:	783a      	ldrb	r2, [r7, #0]
 8006046:	1c78      	adds	r0, r7, #1
 8006048:	3a30      	subs	r2, #48	; 0x30
 800604a:	4684      	mov	ip, r0
 800604c:	2a09      	cmp	r2, #9
 800604e:	d94f      	bls.n	80060f0 <_vfiprintf_r+0x1d0>
 8006050:	2900      	cmp	r1, #0
 8006052:	d111      	bne.n	8006078 <_vfiprintf_r+0x158>
 8006054:	e017      	b.n	8006086 <_vfiprintf_r+0x166>
 8006056:	3701      	adds	r7, #1
 8006058:	e7a9      	b.n	8005fae <_vfiprintf_r+0x8e>
 800605a:	4b49      	ldr	r3, [pc, #292]	; (8006180 <_vfiprintf_r+0x260>)
 800605c:	682a      	ldr	r2, [r5, #0]
 800605e:	1ac0      	subs	r0, r0, r3
 8006060:	2301      	movs	r3, #1
 8006062:	4083      	lsls	r3, r0
 8006064:	4313      	orrs	r3, r2
 8006066:	602b      	str	r3, [r5, #0]
 8006068:	9703      	str	r7, [sp, #12]
 800606a:	e7cb      	b.n	8006004 <_vfiprintf_r+0xe4>
 800606c:	9b07      	ldr	r3, [sp, #28]
 800606e:	1d19      	adds	r1, r3, #4
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	9107      	str	r1, [sp, #28]
 8006074:	2b00      	cmp	r3, #0
 8006076:	db01      	blt.n	800607c <_vfiprintf_r+0x15c>
 8006078:	930b      	str	r3, [sp, #44]	; 0x2c
 800607a:	e004      	b.n	8006086 <_vfiprintf_r+0x166>
 800607c:	425b      	negs	r3, r3
 800607e:	60eb      	str	r3, [r5, #12]
 8006080:	2302      	movs	r3, #2
 8006082:	4313      	orrs	r3, r2
 8006084:	602b      	str	r3, [r5, #0]
 8006086:	783b      	ldrb	r3, [r7, #0]
 8006088:	2b2e      	cmp	r3, #46	; 0x2e
 800608a:	d10a      	bne.n	80060a2 <_vfiprintf_r+0x182>
 800608c:	787b      	ldrb	r3, [r7, #1]
 800608e:	2b2a      	cmp	r3, #42	; 0x2a
 8006090:	d137      	bne.n	8006102 <_vfiprintf_r+0x1e2>
 8006092:	9b07      	ldr	r3, [sp, #28]
 8006094:	3702      	adds	r7, #2
 8006096:	1d1a      	adds	r2, r3, #4
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	9207      	str	r2, [sp, #28]
 800609c:	2b00      	cmp	r3, #0
 800609e:	db2d      	blt.n	80060fc <_vfiprintf_r+0x1dc>
 80060a0:	9309      	str	r3, [sp, #36]	; 0x24
 80060a2:	2203      	movs	r2, #3
 80060a4:	7839      	ldrb	r1, [r7, #0]
 80060a6:	4837      	ldr	r0, [pc, #220]	; (8006184 <_vfiprintf_r+0x264>)
 80060a8:	f001 f82c 	bl	8007104 <memchr>
 80060ac:	2800      	cmp	r0, #0
 80060ae:	d007      	beq.n	80060c0 <_vfiprintf_r+0x1a0>
 80060b0:	4b34      	ldr	r3, [pc, #208]	; (8006184 <_vfiprintf_r+0x264>)
 80060b2:	682a      	ldr	r2, [r5, #0]
 80060b4:	1ac0      	subs	r0, r0, r3
 80060b6:	2340      	movs	r3, #64	; 0x40
 80060b8:	4083      	lsls	r3, r0
 80060ba:	4313      	orrs	r3, r2
 80060bc:	3701      	adds	r7, #1
 80060be:	602b      	str	r3, [r5, #0]
 80060c0:	7839      	ldrb	r1, [r7, #0]
 80060c2:	1c7b      	adds	r3, r7, #1
 80060c4:	2206      	movs	r2, #6
 80060c6:	4830      	ldr	r0, [pc, #192]	; (8006188 <_vfiprintf_r+0x268>)
 80060c8:	9303      	str	r3, [sp, #12]
 80060ca:	7629      	strb	r1, [r5, #24]
 80060cc:	f001 f81a 	bl	8007104 <memchr>
 80060d0:	2800      	cmp	r0, #0
 80060d2:	d045      	beq.n	8006160 <_vfiprintf_r+0x240>
 80060d4:	4b2d      	ldr	r3, [pc, #180]	; (800618c <_vfiprintf_r+0x26c>)
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d127      	bne.n	800612a <_vfiprintf_r+0x20a>
 80060da:	2207      	movs	r2, #7
 80060dc:	9b07      	ldr	r3, [sp, #28]
 80060de:	3307      	adds	r3, #7
 80060e0:	4393      	bics	r3, r2
 80060e2:	3308      	adds	r3, #8
 80060e4:	9307      	str	r3, [sp, #28]
 80060e6:	696b      	ldr	r3, [r5, #20]
 80060e8:	9a04      	ldr	r2, [sp, #16]
 80060ea:	189b      	adds	r3, r3, r2
 80060ec:	616b      	str	r3, [r5, #20]
 80060ee:	e75d      	b.n	8005fac <_vfiprintf_r+0x8c>
 80060f0:	210a      	movs	r1, #10
 80060f2:	434b      	muls	r3, r1
 80060f4:	4667      	mov	r7, ip
 80060f6:	189b      	adds	r3, r3, r2
 80060f8:	3909      	subs	r1, #9
 80060fa:	e7a3      	b.n	8006044 <_vfiprintf_r+0x124>
 80060fc:	2301      	movs	r3, #1
 80060fe:	425b      	negs	r3, r3
 8006100:	e7ce      	b.n	80060a0 <_vfiprintf_r+0x180>
 8006102:	2300      	movs	r3, #0
 8006104:	001a      	movs	r2, r3
 8006106:	3701      	adds	r7, #1
 8006108:	606b      	str	r3, [r5, #4]
 800610a:	7839      	ldrb	r1, [r7, #0]
 800610c:	1c78      	adds	r0, r7, #1
 800610e:	3930      	subs	r1, #48	; 0x30
 8006110:	4684      	mov	ip, r0
 8006112:	2909      	cmp	r1, #9
 8006114:	d903      	bls.n	800611e <_vfiprintf_r+0x1fe>
 8006116:	2b00      	cmp	r3, #0
 8006118:	d0c3      	beq.n	80060a2 <_vfiprintf_r+0x182>
 800611a:	9209      	str	r2, [sp, #36]	; 0x24
 800611c:	e7c1      	b.n	80060a2 <_vfiprintf_r+0x182>
 800611e:	230a      	movs	r3, #10
 8006120:	435a      	muls	r2, r3
 8006122:	4667      	mov	r7, ip
 8006124:	1852      	adds	r2, r2, r1
 8006126:	3b09      	subs	r3, #9
 8006128:	e7ef      	b.n	800610a <_vfiprintf_r+0x1ea>
 800612a:	ab07      	add	r3, sp, #28
 800612c:	9300      	str	r3, [sp, #0]
 800612e:	0022      	movs	r2, r4
 8006130:	0029      	movs	r1, r5
 8006132:	0030      	movs	r0, r6
 8006134:	4b16      	ldr	r3, [pc, #88]	; (8006190 <_vfiprintf_r+0x270>)
 8006136:	e000      	b.n	800613a <_vfiprintf_r+0x21a>
 8006138:	bf00      	nop
 800613a:	9004      	str	r0, [sp, #16]
 800613c:	9b04      	ldr	r3, [sp, #16]
 800613e:	3301      	adds	r3, #1
 8006140:	d1d1      	bne.n	80060e6 <_vfiprintf_r+0x1c6>
 8006142:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006144:	07db      	lsls	r3, r3, #31
 8006146:	d405      	bmi.n	8006154 <_vfiprintf_r+0x234>
 8006148:	89a3      	ldrh	r3, [r4, #12]
 800614a:	059b      	lsls	r3, r3, #22
 800614c:	d402      	bmi.n	8006154 <_vfiprintf_r+0x234>
 800614e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006150:	f000 ff6a 	bl	8007028 <__retarget_lock_release_recursive>
 8006154:	89a3      	ldrh	r3, [r4, #12]
 8006156:	065b      	lsls	r3, r3, #25
 8006158:	d500      	bpl.n	800615c <_vfiprintf_r+0x23c>
 800615a:	e70a      	b.n	8005f72 <_vfiprintf_r+0x52>
 800615c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800615e:	e70a      	b.n	8005f76 <_vfiprintf_r+0x56>
 8006160:	ab07      	add	r3, sp, #28
 8006162:	9300      	str	r3, [sp, #0]
 8006164:	0022      	movs	r2, r4
 8006166:	0029      	movs	r1, r5
 8006168:	0030      	movs	r0, r6
 800616a:	4b09      	ldr	r3, [pc, #36]	; (8006190 <_vfiprintf_r+0x270>)
 800616c:	f000 f882 	bl	8006274 <_printf_i>
 8006170:	e7e3      	b.n	800613a <_vfiprintf_r+0x21a>
 8006172:	46c0      	nop			; (mov r8, r8)
 8006174:	08007734 	.word	0x08007734
 8006178:	08007754 	.word	0x08007754
 800617c:	08007714 	.word	0x08007714
 8006180:	080075c4 	.word	0x080075c4
 8006184:	080075ca 	.word	0x080075ca
 8006188:	080075ce 	.word	0x080075ce
 800618c:	00000000 	.word	0x00000000
 8006190:	08005efb 	.word	0x08005efb

08006194 <_printf_common>:
 8006194:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006196:	0015      	movs	r5, r2
 8006198:	9301      	str	r3, [sp, #4]
 800619a:	688a      	ldr	r2, [r1, #8]
 800619c:	690b      	ldr	r3, [r1, #16]
 800619e:	000c      	movs	r4, r1
 80061a0:	9000      	str	r0, [sp, #0]
 80061a2:	4293      	cmp	r3, r2
 80061a4:	da00      	bge.n	80061a8 <_printf_common+0x14>
 80061a6:	0013      	movs	r3, r2
 80061a8:	0022      	movs	r2, r4
 80061aa:	602b      	str	r3, [r5, #0]
 80061ac:	3243      	adds	r2, #67	; 0x43
 80061ae:	7812      	ldrb	r2, [r2, #0]
 80061b0:	2a00      	cmp	r2, #0
 80061b2:	d001      	beq.n	80061b8 <_printf_common+0x24>
 80061b4:	3301      	adds	r3, #1
 80061b6:	602b      	str	r3, [r5, #0]
 80061b8:	6823      	ldr	r3, [r4, #0]
 80061ba:	069b      	lsls	r3, r3, #26
 80061bc:	d502      	bpl.n	80061c4 <_printf_common+0x30>
 80061be:	682b      	ldr	r3, [r5, #0]
 80061c0:	3302      	adds	r3, #2
 80061c2:	602b      	str	r3, [r5, #0]
 80061c4:	6822      	ldr	r2, [r4, #0]
 80061c6:	2306      	movs	r3, #6
 80061c8:	0017      	movs	r7, r2
 80061ca:	401f      	ands	r7, r3
 80061cc:	421a      	tst	r2, r3
 80061ce:	d027      	beq.n	8006220 <_printf_common+0x8c>
 80061d0:	0023      	movs	r3, r4
 80061d2:	3343      	adds	r3, #67	; 0x43
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	1e5a      	subs	r2, r3, #1
 80061d8:	4193      	sbcs	r3, r2
 80061da:	6822      	ldr	r2, [r4, #0]
 80061dc:	0692      	lsls	r2, r2, #26
 80061de:	d430      	bmi.n	8006242 <_printf_common+0xae>
 80061e0:	0022      	movs	r2, r4
 80061e2:	9901      	ldr	r1, [sp, #4]
 80061e4:	9800      	ldr	r0, [sp, #0]
 80061e6:	9e08      	ldr	r6, [sp, #32]
 80061e8:	3243      	adds	r2, #67	; 0x43
 80061ea:	47b0      	blx	r6
 80061ec:	1c43      	adds	r3, r0, #1
 80061ee:	d025      	beq.n	800623c <_printf_common+0xa8>
 80061f0:	2306      	movs	r3, #6
 80061f2:	6820      	ldr	r0, [r4, #0]
 80061f4:	682a      	ldr	r2, [r5, #0]
 80061f6:	68e1      	ldr	r1, [r4, #12]
 80061f8:	2500      	movs	r5, #0
 80061fa:	4003      	ands	r3, r0
 80061fc:	2b04      	cmp	r3, #4
 80061fe:	d103      	bne.n	8006208 <_printf_common+0x74>
 8006200:	1a8d      	subs	r5, r1, r2
 8006202:	43eb      	mvns	r3, r5
 8006204:	17db      	asrs	r3, r3, #31
 8006206:	401d      	ands	r5, r3
 8006208:	68a3      	ldr	r3, [r4, #8]
 800620a:	6922      	ldr	r2, [r4, #16]
 800620c:	4293      	cmp	r3, r2
 800620e:	dd01      	ble.n	8006214 <_printf_common+0x80>
 8006210:	1a9b      	subs	r3, r3, r2
 8006212:	18ed      	adds	r5, r5, r3
 8006214:	2700      	movs	r7, #0
 8006216:	42bd      	cmp	r5, r7
 8006218:	d120      	bne.n	800625c <_printf_common+0xc8>
 800621a:	2000      	movs	r0, #0
 800621c:	e010      	b.n	8006240 <_printf_common+0xac>
 800621e:	3701      	adds	r7, #1
 8006220:	68e3      	ldr	r3, [r4, #12]
 8006222:	682a      	ldr	r2, [r5, #0]
 8006224:	1a9b      	subs	r3, r3, r2
 8006226:	42bb      	cmp	r3, r7
 8006228:	ddd2      	ble.n	80061d0 <_printf_common+0x3c>
 800622a:	0022      	movs	r2, r4
 800622c:	2301      	movs	r3, #1
 800622e:	9901      	ldr	r1, [sp, #4]
 8006230:	9800      	ldr	r0, [sp, #0]
 8006232:	9e08      	ldr	r6, [sp, #32]
 8006234:	3219      	adds	r2, #25
 8006236:	47b0      	blx	r6
 8006238:	1c43      	adds	r3, r0, #1
 800623a:	d1f0      	bne.n	800621e <_printf_common+0x8a>
 800623c:	2001      	movs	r0, #1
 800623e:	4240      	negs	r0, r0
 8006240:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006242:	2030      	movs	r0, #48	; 0x30
 8006244:	18e1      	adds	r1, r4, r3
 8006246:	3143      	adds	r1, #67	; 0x43
 8006248:	7008      	strb	r0, [r1, #0]
 800624a:	0021      	movs	r1, r4
 800624c:	1c5a      	adds	r2, r3, #1
 800624e:	3145      	adds	r1, #69	; 0x45
 8006250:	7809      	ldrb	r1, [r1, #0]
 8006252:	18a2      	adds	r2, r4, r2
 8006254:	3243      	adds	r2, #67	; 0x43
 8006256:	3302      	adds	r3, #2
 8006258:	7011      	strb	r1, [r2, #0]
 800625a:	e7c1      	b.n	80061e0 <_printf_common+0x4c>
 800625c:	0022      	movs	r2, r4
 800625e:	2301      	movs	r3, #1
 8006260:	9901      	ldr	r1, [sp, #4]
 8006262:	9800      	ldr	r0, [sp, #0]
 8006264:	9e08      	ldr	r6, [sp, #32]
 8006266:	321a      	adds	r2, #26
 8006268:	47b0      	blx	r6
 800626a:	1c43      	adds	r3, r0, #1
 800626c:	d0e6      	beq.n	800623c <_printf_common+0xa8>
 800626e:	3701      	adds	r7, #1
 8006270:	e7d1      	b.n	8006216 <_printf_common+0x82>
	...

08006274 <_printf_i>:
 8006274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006276:	b08b      	sub	sp, #44	; 0x2c
 8006278:	9206      	str	r2, [sp, #24]
 800627a:	000a      	movs	r2, r1
 800627c:	3243      	adds	r2, #67	; 0x43
 800627e:	9307      	str	r3, [sp, #28]
 8006280:	9005      	str	r0, [sp, #20]
 8006282:	9204      	str	r2, [sp, #16]
 8006284:	7e0a      	ldrb	r2, [r1, #24]
 8006286:	000c      	movs	r4, r1
 8006288:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800628a:	2a78      	cmp	r2, #120	; 0x78
 800628c:	d807      	bhi.n	800629e <_printf_i+0x2a>
 800628e:	2a62      	cmp	r2, #98	; 0x62
 8006290:	d809      	bhi.n	80062a6 <_printf_i+0x32>
 8006292:	2a00      	cmp	r2, #0
 8006294:	d100      	bne.n	8006298 <_printf_i+0x24>
 8006296:	e0c1      	b.n	800641c <_printf_i+0x1a8>
 8006298:	2a58      	cmp	r2, #88	; 0x58
 800629a:	d100      	bne.n	800629e <_printf_i+0x2a>
 800629c:	e08c      	b.n	80063b8 <_printf_i+0x144>
 800629e:	0026      	movs	r6, r4
 80062a0:	3642      	adds	r6, #66	; 0x42
 80062a2:	7032      	strb	r2, [r6, #0]
 80062a4:	e022      	b.n	80062ec <_printf_i+0x78>
 80062a6:	0010      	movs	r0, r2
 80062a8:	3863      	subs	r0, #99	; 0x63
 80062aa:	2815      	cmp	r0, #21
 80062ac:	d8f7      	bhi.n	800629e <_printf_i+0x2a>
 80062ae:	f7f9 ff31 	bl	8000114 <__gnu_thumb1_case_shi>
 80062b2:	0016      	.short	0x0016
 80062b4:	fff6001f 	.word	0xfff6001f
 80062b8:	fff6fff6 	.word	0xfff6fff6
 80062bc:	001ffff6 	.word	0x001ffff6
 80062c0:	fff6fff6 	.word	0xfff6fff6
 80062c4:	fff6fff6 	.word	0xfff6fff6
 80062c8:	003600a8 	.word	0x003600a8
 80062cc:	fff6009a 	.word	0xfff6009a
 80062d0:	00b9fff6 	.word	0x00b9fff6
 80062d4:	0036fff6 	.word	0x0036fff6
 80062d8:	fff6fff6 	.word	0xfff6fff6
 80062dc:	009e      	.short	0x009e
 80062de:	0026      	movs	r6, r4
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	3642      	adds	r6, #66	; 0x42
 80062e4:	1d11      	adds	r1, r2, #4
 80062e6:	6019      	str	r1, [r3, #0]
 80062e8:	6813      	ldr	r3, [r2, #0]
 80062ea:	7033      	strb	r3, [r6, #0]
 80062ec:	2301      	movs	r3, #1
 80062ee:	e0a7      	b.n	8006440 <_printf_i+0x1cc>
 80062f0:	6808      	ldr	r0, [r1, #0]
 80062f2:	6819      	ldr	r1, [r3, #0]
 80062f4:	1d0a      	adds	r2, r1, #4
 80062f6:	0605      	lsls	r5, r0, #24
 80062f8:	d50b      	bpl.n	8006312 <_printf_i+0x9e>
 80062fa:	680d      	ldr	r5, [r1, #0]
 80062fc:	601a      	str	r2, [r3, #0]
 80062fe:	2d00      	cmp	r5, #0
 8006300:	da03      	bge.n	800630a <_printf_i+0x96>
 8006302:	232d      	movs	r3, #45	; 0x2d
 8006304:	9a04      	ldr	r2, [sp, #16]
 8006306:	426d      	negs	r5, r5
 8006308:	7013      	strb	r3, [r2, #0]
 800630a:	4b61      	ldr	r3, [pc, #388]	; (8006490 <_printf_i+0x21c>)
 800630c:	270a      	movs	r7, #10
 800630e:	9303      	str	r3, [sp, #12]
 8006310:	e01b      	b.n	800634a <_printf_i+0xd6>
 8006312:	680d      	ldr	r5, [r1, #0]
 8006314:	601a      	str	r2, [r3, #0]
 8006316:	0641      	lsls	r1, r0, #25
 8006318:	d5f1      	bpl.n	80062fe <_printf_i+0x8a>
 800631a:	b22d      	sxth	r5, r5
 800631c:	e7ef      	b.n	80062fe <_printf_i+0x8a>
 800631e:	680d      	ldr	r5, [r1, #0]
 8006320:	6819      	ldr	r1, [r3, #0]
 8006322:	1d08      	adds	r0, r1, #4
 8006324:	6018      	str	r0, [r3, #0]
 8006326:	062e      	lsls	r6, r5, #24
 8006328:	d501      	bpl.n	800632e <_printf_i+0xba>
 800632a:	680d      	ldr	r5, [r1, #0]
 800632c:	e003      	b.n	8006336 <_printf_i+0xc2>
 800632e:	066d      	lsls	r5, r5, #25
 8006330:	d5fb      	bpl.n	800632a <_printf_i+0xb6>
 8006332:	680d      	ldr	r5, [r1, #0]
 8006334:	b2ad      	uxth	r5, r5
 8006336:	4b56      	ldr	r3, [pc, #344]	; (8006490 <_printf_i+0x21c>)
 8006338:	2708      	movs	r7, #8
 800633a:	9303      	str	r3, [sp, #12]
 800633c:	2a6f      	cmp	r2, #111	; 0x6f
 800633e:	d000      	beq.n	8006342 <_printf_i+0xce>
 8006340:	3702      	adds	r7, #2
 8006342:	0023      	movs	r3, r4
 8006344:	2200      	movs	r2, #0
 8006346:	3343      	adds	r3, #67	; 0x43
 8006348:	701a      	strb	r2, [r3, #0]
 800634a:	6863      	ldr	r3, [r4, #4]
 800634c:	60a3      	str	r3, [r4, #8]
 800634e:	2b00      	cmp	r3, #0
 8006350:	db03      	blt.n	800635a <_printf_i+0xe6>
 8006352:	2204      	movs	r2, #4
 8006354:	6821      	ldr	r1, [r4, #0]
 8006356:	4391      	bics	r1, r2
 8006358:	6021      	str	r1, [r4, #0]
 800635a:	2d00      	cmp	r5, #0
 800635c:	d102      	bne.n	8006364 <_printf_i+0xf0>
 800635e:	9e04      	ldr	r6, [sp, #16]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00c      	beq.n	800637e <_printf_i+0x10a>
 8006364:	9e04      	ldr	r6, [sp, #16]
 8006366:	0028      	movs	r0, r5
 8006368:	0039      	movs	r1, r7
 800636a:	f7f9 ff63 	bl	8000234 <__aeabi_uidivmod>
 800636e:	9b03      	ldr	r3, [sp, #12]
 8006370:	3e01      	subs	r6, #1
 8006372:	5c5b      	ldrb	r3, [r3, r1]
 8006374:	7033      	strb	r3, [r6, #0]
 8006376:	002b      	movs	r3, r5
 8006378:	0005      	movs	r5, r0
 800637a:	429f      	cmp	r7, r3
 800637c:	d9f3      	bls.n	8006366 <_printf_i+0xf2>
 800637e:	2f08      	cmp	r7, #8
 8006380:	d109      	bne.n	8006396 <_printf_i+0x122>
 8006382:	6823      	ldr	r3, [r4, #0]
 8006384:	07db      	lsls	r3, r3, #31
 8006386:	d506      	bpl.n	8006396 <_printf_i+0x122>
 8006388:	6863      	ldr	r3, [r4, #4]
 800638a:	6922      	ldr	r2, [r4, #16]
 800638c:	4293      	cmp	r3, r2
 800638e:	dc02      	bgt.n	8006396 <_printf_i+0x122>
 8006390:	2330      	movs	r3, #48	; 0x30
 8006392:	3e01      	subs	r6, #1
 8006394:	7033      	strb	r3, [r6, #0]
 8006396:	9b04      	ldr	r3, [sp, #16]
 8006398:	1b9b      	subs	r3, r3, r6
 800639a:	6123      	str	r3, [r4, #16]
 800639c:	9b07      	ldr	r3, [sp, #28]
 800639e:	0021      	movs	r1, r4
 80063a0:	9300      	str	r3, [sp, #0]
 80063a2:	9805      	ldr	r0, [sp, #20]
 80063a4:	9b06      	ldr	r3, [sp, #24]
 80063a6:	aa09      	add	r2, sp, #36	; 0x24
 80063a8:	f7ff fef4 	bl	8006194 <_printf_common>
 80063ac:	1c43      	adds	r3, r0, #1
 80063ae:	d14c      	bne.n	800644a <_printf_i+0x1d6>
 80063b0:	2001      	movs	r0, #1
 80063b2:	4240      	negs	r0, r0
 80063b4:	b00b      	add	sp, #44	; 0x2c
 80063b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063b8:	3145      	adds	r1, #69	; 0x45
 80063ba:	700a      	strb	r2, [r1, #0]
 80063bc:	4a34      	ldr	r2, [pc, #208]	; (8006490 <_printf_i+0x21c>)
 80063be:	9203      	str	r2, [sp, #12]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	6821      	ldr	r1, [r4, #0]
 80063c4:	ca20      	ldmia	r2!, {r5}
 80063c6:	601a      	str	r2, [r3, #0]
 80063c8:	0608      	lsls	r0, r1, #24
 80063ca:	d516      	bpl.n	80063fa <_printf_i+0x186>
 80063cc:	07cb      	lsls	r3, r1, #31
 80063ce:	d502      	bpl.n	80063d6 <_printf_i+0x162>
 80063d0:	2320      	movs	r3, #32
 80063d2:	4319      	orrs	r1, r3
 80063d4:	6021      	str	r1, [r4, #0]
 80063d6:	2710      	movs	r7, #16
 80063d8:	2d00      	cmp	r5, #0
 80063da:	d1b2      	bne.n	8006342 <_printf_i+0xce>
 80063dc:	2320      	movs	r3, #32
 80063de:	6822      	ldr	r2, [r4, #0]
 80063e0:	439a      	bics	r2, r3
 80063e2:	6022      	str	r2, [r4, #0]
 80063e4:	e7ad      	b.n	8006342 <_printf_i+0xce>
 80063e6:	2220      	movs	r2, #32
 80063e8:	6809      	ldr	r1, [r1, #0]
 80063ea:	430a      	orrs	r2, r1
 80063ec:	6022      	str	r2, [r4, #0]
 80063ee:	0022      	movs	r2, r4
 80063f0:	2178      	movs	r1, #120	; 0x78
 80063f2:	3245      	adds	r2, #69	; 0x45
 80063f4:	7011      	strb	r1, [r2, #0]
 80063f6:	4a27      	ldr	r2, [pc, #156]	; (8006494 <_printf_i+0x220>)
 80063f8:	e7e1      	b.n	80063be <_printf_i+0x14a>
 80063fa:	0648      	lsls	r0, r1, #25
 80063fc:	d5e6      	bpl.n	80063cc <_printf_i+0x158>
 80063fe:	b2ad      	uxth	r5, r5
 8006400:	e7e4      	b.n	80063cc <_printf_i+0x158>
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	680d      	ldr	r5, [r1, #0]
 8006406:	1d10      	adds	r0, r2, #4
 8006408:	6949      	ldr	r1, [r1, #20]
 800640a:	6018      	str	r0, [r3, #0]
 800640c:	6813      	ldr	r3, [r2, #0]
 800640e:	062e      	lsls	r6, r5, #24
 8006410:	d501      	bpl.n	8006416 <_printf_i+0x1a2>
 8006412:	6019      	str	r1, [r3, #0]
 8006414:	e002      	b.n	800641c <_printf_i+0x1a8>
 8006416:	066d      	lsls	r5, r5, #25
 8006418:	d5fb      	bpl.n	8006412 <_printf_i+0x19e>
 800641a:	8019      	strh	r1, [r3, #0]
 800641c:	2300      	movs	r3, #0
 800641e:	9e04      	ldr	r6, [sp, #16]
 8006420:	6123      	str	r3, [r4, #16]
 8006422:	e7bb      	b.n	800639c <_printf_i+0x128>
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	1d11      	adds	r1, r2, #4
 8006428:	6019      	str	r1, [r3, #0]
 800642a:	6816      	ldr	r6, [r2, #0]
 800642c:	2100      	movs	r1, #0
 800642e:	0030      	movs	r0, r6
 8006430:	6862      	ldr	r2, [r4, #4]
 8006432:	f000 fe67 	bl	8007104 <memchr>
 8006436:	2800      	cmp	r0, #0
 8006438:	d001      	beq.n	800643e <_printf_i+0x1ca>
 800643a:	1b80      	subs	r0, r0, r6
 800643c:	6060      	str	r0, [r4, #4]
 800643e:	6863      	ldr	r3, [r4, #4]
 8006440:	6123      	str	r3, [r4, #16]
 8006442:	2300      	movs	r3, #0
 8006444:	9a04      	ldr	r2, [sp, #16]
 8006446:	7013      	strb	r3, [r2, #0]
 8006448:	e7a8      	b.n	800639c <_printf_i+0x128>
 800644a:	6923      	ldr	r3, [r4, #16]
 800644c:	0032      	movs	r2, r6
 800644e:	9906      	ldr	r1, [sp, #24]
 8006450:	9805      	ldr	r0, [sp, #20]
 8006452:	9d07      	ldr	r5, [sp, #28]
 8006454:	47a8      	blx	r5
 8006456:	1c43      	adds	r3, r0, #1
 8006458:	d0aa      	beq.n	80063b0 <_printf_i+0x13c>
 800645a:	6823      	ldr	r3, [r4, #0]
 800645c:	079b      	lsls	r3, r3, #30
 800645e:	d415      	bmi.n	800648c <_printf_i+0x218>
 8006460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006462:	68e0      	ldr	r0, [r4, #12]
 8006464:	4298      	cmp	r0, r3
 8006466:	daa5      	bge.n	80063b4 <_printf_i+0x140>
 8006468:	0018      	movs	r0, r3
 800646a:	e7a3      	b.n	80063b4 <_printf_i+0x140>
 800646c:	0022      	movs	r2, r4
 800646e:	2301      	movs	r3, #1
 8006470:	9906      	ldr	r1, [sp, #24]
 8006472:	9805      	ldr	r0, [sp, #20]
 8006474:	9e07      	ldr	r6, [sp, #28]
 8006476:	3219      	adds	r2, #25
 8006478:	47b0      	blx	r6
 800647a:	1c43      	adds	r3, r0, #1
 800647c:	d098      	beq.n	80063b0 <_printf_i+0x13c>
 800647e:	3501      	adds	r5, #1
 8006480:	68e3      	ldr	r3, [r4, #12]
 8006482:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006484:	1a9b      	subs	r3, r3, r2
 8006486:	42ab      	cmp	r3, r5
 8006488:	dcf0      	bgt.n	800646c <_printf_i+0x1f8>
 800648a:	e7e9      	b.n	8006460 <_printf_i+0x1ec>
 800648c:	2500      	movs	r5, #0
 800648e:	e7f7      	b.n	8006480 <_printf_i+0x20c>
 8006490:	080075d5 	.word	0x080075d5
 8006494:	080075e6 	.word	0x080075e6

08006498 <_scanf_chars>:
 8006498:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800649a:	0015      	movs	r5, r2
 800649c:	688a      	ldr	r2, [r1, #8]
 800649e:	000c      	movs	r4, r1
 80064a0:	9001      	str	r0, [sp, #4]
 80064a2:	2a00      	cmp	r2, #0
 80064a4:	d105      	bne.n	80064b2 <_scanf_chars+0x1a>
 80064a6:	6989      	ldr	r1, [r1, #24]
 80064a8:	3201      	adds	r2, #1
 80064aa:	2900      	cmp	r1, #0
 80064ac:	d000      	beq.n	80064b0 <_scanf_chars+0x18>
 80064ae:	3a02      	subs	r2, #2
 80064b0:	60a2      	str	r2, [r4, #8]
 80064b2:	6822      	ldr	r2, [r4, #0]
 80064b4:	06d2      	lsls	r2, r2, #27
 80064b6:	d403      	bmi.n	80064c0 <_scanf_chars+0x28>
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	1d11      	adds	r1, r2, #4
 80064bc:	6019      	str	r1, [r3, #0]
 80064be:	6817      	ldr	r7, [r2, #0]
 80064c0:	2600      	movs	r6, #0
 80064c2:	69a0      	ldr	r0, [r4, #24]
 80064c4:	2800      	cmp	r0, #0
 80064c6:	d013      	beq.n	80064f0 <_scanf_chars+0x58>
 80064c8:	2801      	cmp	r0, #1
 80064ca:	d108      	bne.n	80064de <_scanf_chars+0x46>
 80064cc:	682b      	ldr	r3, [r5, #0]
 80064ce:	6962      	ldr	r2, [r4, #20]
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	5cd3      	ldrb	r3, [r2, r3]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d10b      	bne.n	80064f0 <_scanf_chars+0x58>
 80064d8:	2e00      	cmp	r6, #0
 80064da:	d038      	beq.n	800654e <_scanf_chars+0xb6>
 80064dc:	e026      	b.n	800652c <_scanf_chars+0x94>
 80064de:	2802      	cmp	r0, #2
 80064e0:	d124      	bne.n	800652c <_scanf_chars+0x94>
 80064e2:	682b      	ldr	r3, [r5, #0]
 80064e4:	4a1a      	ldr	r2, [pc, #104]	; (8006550 <_scanf_chars+0xb8>)
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	5cd3      	ldrb	r3, [r2, r3]
 80064ea:	2208      	movs	r2, #8
 80064ec:	4213      	tst	r3, r2
 80064ee:	d11d      	bne.n	800652c <_scanf_chars+0x94>
 80064f0:	2210      	movs	r2, #16
 80064f2:	6823      	ldr	r3, [r4, #0]
 80064f4:	3601      	adds	r6, #1
 80064f6:	4213      	tst	r3, r2
 80064f8:	d103      	bne.n	8006502 <_scanf_chars+0x6a>
 80064fa:	682b      	ldr	r3, [r5, #0]
 80064fc:	781b      	ldrb	r3, [r3, #0]
 80064fe:	703b      	strb	r3, [r7, #0]
 8006500:	3701      	adds	r7, #1
 8006502:	682a      	ldr	r2, [r5, #0]
 8006504:	686b      	ldr	r3, [r5, #4]
 8006506:	3201      	adds	r2, #1
 8006508:	602a      	str	r2, [r5, #0]
 800650a:	68a2      	ldr	r2, [r4, #8]
 800650c:	3b01      	subs	r3, #1
 800650e:	3a01      	subs	r2, #1
 8006510:	606b      	str	r3, [r5, #4]
 8006512:	60a2      	str	r2, [r4, #8]
 8006514:	2a00      	cmp	r2, #0
 8006516:	d009      	beq.n	800652c <_scanf_chars+0x94>
 8006518:	2b00      	cmp	r3, #0
 800651a:	dcd2      	bgt.n	80064c2 <_scanf_chars+0x2a>
 800651c:	23c0      	movs	r3, #192	; 0xc0
 800651e:	005b      	lsls	r3, r3, #1
 8006520:	0029      	movs	r1, r5
 8006522:	58e3      	ldr	r3, [r4, r3]
 8006524:	9801      	ldr	r0, [sp, #4]
 8006526:	4798      	blx	r3
 8006528:	2800      	cmp	r0, #0
 800652a:	d0ca      	beq.n	80064c2 <_scanf_chars+0x2a>
 800652c:	6822      	ldr	r2, [r4, #0]
 800652e:	2310      	movs	r3, #16
 8006530:	0011      	movs	r1, r2
 8006532:	4019      	ands	r1, r3
 8006534:	421a      	tst	r2, r3
 8006536:	d106      	bne.n	8006546 <_scanf_chars+0xae>
 8006538:	68e3      	ldr	r3, [r4, #12]
 800653a:	3301      	adds	r3, #1
 800653c:	60e3      	str	r3, [r4, #12]
 800653e:	69a3      	ldr	r3, [r4, #24]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d000      	beq.n	8006546 <_scanf_chars+0xae>
 8006544:	7039      	strb	r1, [r7, #0]
 8006546:	2000      	movs	r0, #0
 8006548:	6923      	ldr	r3, [r4, #16]
 800654a:	199e      	adds	r6, r3, r6
 800654c:	6126      	str	r6, [r4, #16]
 800654e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006550:	08007613 	.word	0x08007613

08006554 <_scanf_i>:
 8006554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006556:	000c      	movs	r4, r1
 8006558:	b08d      	sub	sp, #52	; 0x34
 800655a:	9302      	str	r3, [sp, #8]
 800655c:	4b79      	ldr	r3, [pc, #484]	; (8006744 <_scanf_i+0x1f0>)
 800655e:	0016      	movs	r6, r2
 8006560:	9005      	str	r0, [sp, #20]
 8006562:	aa09      	add	r2, sp, #36	; 0x24
 8006564:	cb23      	ldmia	r3!, {r0, r1, r5}
 8006566:	c223      	stmia	r2!, {r0, r1, r5}
 8006568:	4b77      	ldr	r3, [pc, #476]	; (8006748 <_scanf_i+0x1f4>)
 800656a:	9306      	str	r3, [sp, #24]
 800656c:	69a3      	ldr	r3, [r4, #24]
 800656e:	2b03      	cmp	r3, #3
 8006570:	d001      	beq.n	8006576 <_scanf_i+0x22>
 8006572:	4b76      	ldr	r3, [pc, #472]	; (800674c <_scanf_i+0x1f8>)
 8006574:	9306      	str	r3, [sp, #24]
 8006576:	22ae      	movs	r2, #174	; 0xae
 8006578:	2000      	movs	r0, #0
 800657a:	68a3      	ldr	r3, [r4, #8]
 800657c:	0052      	lsls	r2, r2, #1
 800657e:	1e59      	subs	r1, r3, #1
 8006580:	9004      	str	r0, [sp, #16]
 8006582:	4291      	cmp	r1, r2
 8006584:	d905      	bls.n	8006592 <_scanf_i+0x3e>
 8006586:	3b5e      	subs	r3, #94	; 0x5e
 8006588:	3bff      	subs	r3, #255	; 0xff
 800658a:	9304      	str	r3, [sp, #16]
 800658c:	235e      	movs	r3, #94	; 0x5e
 800658e:	33ff      	adds	r3, #255	; 0xff
 8006590:	60a3      	str	r3, [r4, #8]
 8006592:	0023      	movs	r3, r4
 8006594:	331c      	adds	r3, #28
 8006596:	9301      	str	r3, [sp, #4]
 8006598:	23d0      	movs	r3, #208	; 0xd0
 800659a:	2700      	movs	r7, #0
 800659c:	6822      	ldr	r2, [r4, #0]
 800659e:	011b      	lsls	r3, r3, #4
 80065a0:	4313      	orrs	r3, r2
 80065a2:	6023      	str	r3, [r4, #0]
 80065a4:	9b01      	ldr	r3, [sp, #4]
 80065a6:	9303      	str	r3, [sp, #12]
 80065a8:	6833      	ldr	r3, [r6, #0]
 80065aa:	a809      	add	r0, sp, #36	; 0x24
 80065ac:	7819      	ldrb	r1, [r3, #0]
 80065ae:	00bb      	lsls	r3, r7, #2
 80065b0:	2202      	movs	r2, #2
 80065b2:	5818      	ldr	r0, [r3, r0]
 80065b4:	f000 fda6 	bl	8007104 <memchr>
 80065b8:	2800      	cmp	r0, #0
 80065ba:	d02b      	beq.n	8006614 <_scanf_i+0xc0>
 80065bc:	2f01      	cmp	r7, #1
 80065be:	d162      	bne.n	8006686 <_scanf_i+0x132>
 80065c0:	6863      	ldr	r3, [r4, #4]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d106      	bne.n	80065d4 <_scanf_i+0x80>
 80065c6:	3308      	adds	r3, #8
 80065c8:	6822      	ldr	r2, [r4, #0]
 80065ca:	6063      	str	r3, [r4, #4]
 80065cc:	33f9      	adds	r3, #249	; 0xf9
 80065ce:	33ff      	adds	r3, #255	; 0xff
 80065d0:	4313      	orrs	r3, r2
 80065d2:	6023      	str	r3, [r4, #0]
 80065d4:	4b5e      	ldr	r3, [pc, #376]	; (8006750 <_scanf_i+0x1fc>)
 80065d6:	6822      	ldr	r2, [r4, #0]
 80065d8:	4013      	ands	r3, r2
 80065da:	6023      	str	r3, [r4, #0]
 80065dc:	68a3      	ldr	r3, [r4, #8]
 80065de:	1e5a      	subs	r2, r3, #1
 80065e0:	60a2      	str	r2, [r4, #8]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d016      	beq.n	8006614 <_scanf_i+0xc0>
 80065e6:	6833      	ldr	r3, [r6, #0]
 80065e8:	1c5a      	adds	r2, r3, #1
 80065ea:	6032      	str	r2, [r6, #0]
 80065ec:	781b      	ldrb	r3, [r3, #0]
 80065ee:	9a03      	ldr	r2, [sp, #12]
 80065f0:	7013      	strb	r3, [r2, #0]
 80065f2:	6873      	ldr	r3, [r6, #4]
 80065f4:	1c55      	adds	r5, r2, #1
 80065f6:	3b01      	subs	r3, #1
 80065f8:	6073      	str	r3, [r6, #4]
 80065fa:	9503      	str	r5, [sp, #12]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	dc09      	bgt.n	8006614 <_scanf_i+0xc0>
 8006600:	23c0      	movs	r3, #192	; 0xc0
 8006602:	005b      	lsls	r3, r3, #1
 8006604:	58e3      	ldr	r3, [r4, r3]
 8006606:	0031      	movs	r1, r6
 8006608:	9805      	ldr	r0, [sp, #20]
 800660a:	9307      	str	r3, [sp, #28]
 800660c:	4798      	blx	r3
 800660e:	2800      	cmp	r0, #0
 8006610:	d000      	beq.n	8006614 <_scanf_i+0xc0>
 8006612:	e081      	b.n	8006718 <_scanf_i+0x1c4>
 8006614:	3701      	adds	r7, #1
 8006616:	2f03      	cmp	r7, #3
 8006618:	d1c6      	bne.n	80065a8 <_scanf_i+0x54>
 800661a:	6863      	ldr	r3, [r4, #4]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d101      	bne.n	8006624 <_scanf_i+0xd0>
 8006620:	330a      	adds	r3, #10
 8006622:	6063      	str	r3, [r4, #4]
 8006624:	2110      	movs	r1, #16
 8006626:	2700      	movs	r7, #0
 8006628:	6863      	ldr	r3, [r4, #4]
 800662a:	6960      	ldr	r0, [r4, #20]
 800662c:	1ac9      	subs	r1, r1, r3
 800662e:	4b49      	ldr	r3, [pc, #292]	; (8006754 <_scanf_i+0x200>)
 8006630:	18c9      	adds	r1, r1, r3
 8006632:	f000 f8b9 	bl	80067a8 <__sccl>
 8006636:	9d03      	ldr	r5, [sp, #12]
 8006638:	68a3      	ldr	r3, [r4, #8]
 800663a:	6822      	ldr	r2, [r4, #0]
 800663c:	9303      	str	r3, [sp, #12]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d041      	beq.n	80066c6 <_scanf_i+0x172>
 8006642:	6831      	ldr	r1, [r6, #0]
 8006644:	6963      	ldr	r3, [r4, #20]
 8006646:	7808      	ldrb	r0, [r1, #0]
 8006648:	5c1b      	ldrb	r3, [r3, r0]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d03b      	beq.n	80066c6 <_scanf_i+0x172>
 800664e:	2830      	cmp	r0, #48	; 0x30
 8006650:	d129      	bne.n	80066a6 <_scanf_i+0x152>
 8006652:	2380      	movs	r3, #128	; 0x80
 8006654:	011b      	lsls	r3, r3, #4
 8006656:	421a      	tst	r2, r3
 8006658:	d025      	beq.n	80066a6 <_scanf_i+0x152>
 800665a:	9b04      	ldr	r3, [sp, #16]
 800665c:	3701      	adds	r7, #1
 800665e:	2b00      	cmp	r3, #0
 8006660:	d005      	beq.n	800666e <_scanf_i+0x11a>
 8006662:	001a      	movs	r2, r3
 8006664:	9b03      	ldr	r3, [sp, #12]
 8006666:	3a01      	subs	r2, #1
 8006668:	3301      	adds	r3, #1
 800666a:	9204      	str	r2, [sp, #16]
 800666c:	60a3      	str	r3, [r4, #8]
 800666e:	6873      	ldr	r3, [r6, #4]
 8006670:	3b01      	subs	r3, #1
 8006672:	6073      	str	r3, [r6, #4]
 8006674:	2b00      	cmp	r3, #0
 8006676:	dd1d      	ble.n	80066b4 <_scanf_i+0x160>
 8006678:	6833      	ldr	r3, [r6, #0]
 800667a:	3301      	adds	r3, #1
 800667c:	6033      	str	r3, [r6, #0]
 800667e:	68a3      	ldr	r3, [r4, #8]
 8006680:	3b01      	subs	r3, #1
 8006682:	60a3      	str	r3, [r4, #8]
 8006684:	e7d8      	b.n	8006638 <_scanf_i+0xe4>
 8006686:	2f02      	cmp	r7, #2
 8006688:	d1a8      	bne.n	80065dc <_scanf_i+0x88>
 800668a:	21c0      	movs	r1, #192	; 0xc0
 800668c:	2380      	movs	r3, #128	; 0x80
 800668e:	6822      	ldr	r2, [r4, #0]
 8006690:	00c9      	lsls	r1, r1, #3
 8006692:	4011      	ands	r1, r2
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	4299      	cmp	r1, r3
 8006698:	d1bf      	bne.n	800661a <_scanf_i+0xc6>
 800669a:	3bf1      	subs	r3, #241	; 0xf1
 800669c:	3bff      	subs	r3, #255	; 0xff
 800669e:	6063      	str	r3, [r4, #4]
 80066a0:	33f0      	adds	r3, #240	; 0xf0
 80066a2:	4313      	orrs	r3, r2
 80066a4:	e799      	b.n	80065da <_scanf_i+0x86>
 80066a6:	4b2c      	ldr	r3, [pc, #176]	; (8006758 <_scanf_i+0x204>)
 80066a8:	4013      	ands	r3, r2
 80066aa:	6023      	str	r3, [r4, #0]
 80066ac:	780b      	ldrb	r3, [r1, #0]
 80066ae:	702b      	strb	r3, [r5, #0]
 80066b0:	3501      	adds	r5, #1
 80066b2:	e7dc      	b.n	800666e <_scanf_i+0x11a>
 80066b4:	23c0      	movs	r3, #192	; 0xc0
 80066b6:	005b      	lsls	r3, r3, #1
 80066b8:	58e3      	ldr	r3, [r4, r3]
 80066ba:	0031      	movs	r1, r6
 80066bc:	9805      	ldr	r0, [sp, #20]
 80066be:	9303      	str	r3, [sp, #12]
 80066c0:	4798      	blx	r3
 80066c2:	2800      	cmp	r0, #0
 80066c4:	d0db      	beq.n	800667e <_scanf_i+0x12a>
 80066c6:	6823      	ldr	r3, [r4, #0]
 80066c8:	05db      	lsls	r3, r3, #23
 80066ca:	d50e      	bpl.n	80066ea <_scanf_i+0x196>
 80066cc:	9b01      	ldr	r3, [sp, #4]
 80066ce:	429d      	cmp	r5, r3
 80066d0:	d907      	bls.n	80066e2 <_scanf_i+0x18e>
 80066d2:	23be      	movs	r3, #190	; 0xbe
 80066d4:	3d01      	subs	r5, #1
 80066d6:	005b      	lsls	r3, r3, #1
 80066d8:	0032      	movs	r2, r6
 80066da:	7829      	ldrb	r1, [r5, #0]
 80066dc:	58e3      	ldr	r3, [r4, r3]
 80066de:	9805      	ldr	r0, [sp, #20]
 80066e0:	4798      	blx	r3
 80066e2:	9b01      	ldr	r3, [sp, #4]
 80066e4:	2001      	movs	r0, #1
 80066e6:	429d      	cmp	r5, r3
 80066e8:	d029      	beq.n	800673e <_scanf_i+0x1ea>
 80066ea:	6821      	ldr	r1, [r4, #0]
 80066ec:	2310      	movs	r3, #16
 80066ee:	000a      	movs	r2, r1
 80066f0:	401a      	ands	r2, r3
 80066f2:	4219      	tst	r1, r3
 80066f4:	d11c      	bne.n	8006730 <_scanf_i+0x1dc>
 80066f6:	702a      	strb	r2, [r5, #0]
 80066f8:	6863      	ldr	r3, [r4, #4]
 80066fa:	9901      	ldr	r1, [sp, #4]
 80066fc:	9805      	ldr	r0, [sp, #20]
 80066fe:	9e06      	ldr	r6, [sp, #24]
 8006700:	47b0      	blx	r6
 8006702:	9b02      	ldr	r3, [sp, #8]
 8006704:	6821      	ldr	r1, [r4, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	068a      	lsls	r2, r1, #26
 800670a:	d507      	bpl.n	800671c <_scanf_i+0x1c8>
 800670c:	1d1a      	adds	r2, r3, #4
 800670e:	9902      	ldr	r1, [sp, #8]
 8006710:	600a      	str	r2, [r1, #0]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	6018      	str	r0, [r3, #0]
 8006716:	e008      	b.n	800672a <_scanf_i+0x1d6>
 8006718:	2700      	movs	r7, #0
 800671a:	e7d4      	b.n	80066c6 <_scanf_i+0x172>
 800671c:	1d1a      	adds	r2, r3, #4
 800671e:	07ce      	lsls	r6, r1, #31
 8006720:	d5f5      	bpl.n	800670e <_scanf_i+0x1ba>
 8006722:	9902      	ldr	r1, [sp, #8]
 8006724:	600a      	str	r2, [r1, #0]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	8018      	strh	r0, [r3, #0]
 800672a:	68e3      	ldr	r3, [r4, #12]
 800672c:	3301      	adds	r3, #1
 800672e:	60e3      	str	r3, [r4, #12]
 8006730:	2000      	movs	r0, #0
 8006732:	9b01      	ldr	r3, [sp, #4]
 8006734:	1aed      	subs	r5, r5, r3
 8006736:	6923      	ldr	r3, [r4, #16]
 8006738:	19ef      	adds	r7, r5, r7
 800673a:	19df      	adds	r7, r3, r7
 800673c:	6127      	str	r7, [r4, #16]
 800673e:	b00d      	add	sp, #52	; 0x34
 8006740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006742:	46c0      	nop			; (mov r8, r8)
 8006744:	0800747c 	.word	0x0800747c
 8006748:	0800693d 	.word	0x0800693d
 800674c:	08006a59 	.word	0x08006a59
 8006750:	fffffaff 	.word	0xfffffaff
 8006754:	08007600 	.word	0x08007600
 8006758:	fffff6ff 	.word	0xfffff6ff

0800675c <_read_r>:
 800675c:	b570      	push	{r4, r5, r6, lr}
 800675e:	0004      	movs	r4, r0
 8006760:	0008      	movs	r0, r1
 8006762:	0011      	movs	r1, r2
 8006764:	001a      	movs	r2, r3
 8006766:	2300      	movs	r3, #0
 8006768:	4d05      	ldr	r5, [pc, #20]	; (8006780 <_read_r+0x24>)
 800676a:	602b      	str	r3, [r5, #0]
 800676c:	f7fa fd56 	bl	800121c <_read>
 8006770:	1c43      	adds	r3, r0, #1
 8006772:	d103      	bne.n	800677c <_read_r+0x20>
 8006774:	682b      	ldr	r3, [r5, #0]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d000      	beq.n	800677c <_read_r+0x20>
 800677a:	6023      	str	r3, [r4, #0]
 800677c:	bd70      	pop	{r4, r5, r6, pc}
 800677e:	46c0      	nop			; (mov r8, r8)
 8006780:	200004e4 	.word	0x200004e4

08006784 <_sbrk_r>:
 8006784:	2300      	movs	r3, #0
 8006786:	b570      	push	{r4, r5, r6, lr}
 8006788:	4d06      	ldr	r5, [pc, #24]	; (80067a4 <_sbrk_r+0x20>)
 800678a:	0004      	movs	r4, r0
 800678c:	0008      	movs	r0, r1
 800678e:	602b      	str	r3, [r5, #0]
 8006790:	f7fa fdaa 	bl	80012e8 <_sbrk>
 8006794:	1c43      	adds	r3, r0, #1
 8006796:	d103      	bne.n	80067a0 <_sbrk_r+0x1c>
 8006798:	682b      	ldr	r3, [r5, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d000      	beq.n	80067a0 <_sbrk_r+0x1c>
 800679e:	6023      	str	r3, [r4, #0]
 80067a0:	bd70      	pop	{r4, r5, r6, pc}
 80067a2:	46c0      	nop			; (mov r8, r8)
 80067a4:	200004e4 	.word	0x200004e4

080067a8 <__sccl>:
 80067a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067aa:	780b      	ldrb	r3, [r1, #0]
 80067ac:	0004      	movs	r4, r0
 80067ae:	2b5e      	cmp	r3, #94	; 0x5e
 80067b0:	d00c      	beq.n	80067cc <__sccl+0x24>
 80067b2:	1c48      	adds	r0, r1, #1
 80067b4:	2100      	movs	r1, #0
 80067b6:	0022      	movs	r2, r4
 80067b8:	1c65      	adds	r5, r4, #1
 80067ba:	35ff      	adds	r5, #255	; 0xff
 80067bc:	7011      	strb	r1, [r2, #0]
 80067be:	3201      	adds	r2, #1
 80067c0:	42aa      	cmp	r2, r5
 80067c2:	d1fb      	bne.n	80067bc <__sccl+0x14>
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d105      	bne.n	80067d4 <__sccl+0x2c>
 80067c8:	3801      	subs	r0, #1
 80067ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067cc:	784b      	ldrb	r3, [r1, #1]
 80067ce:	1c88      	adds	r0, r1, #2
 80067d0:	2101      	movs	r1, #1
 80067d2:	e7f0      	b.n	80067b6 <__sccl+0xe>
 80067d4:	2201      	movs	r2, #1
 80067d6:	262d      	movs	r6, #45	; 0x2d
 80067d8:	4051      	eors	r1, r2
 80067da:	0002      	movs	r2, r0
 80067dc:	54e1      	strb	r1, [r4, r3]
 80067de:	7815      	ldrb	r5, [r2, #0]
 80067e0:	1c50      	adds	r0, r2, #1
 80067e2:	2d2d      	cmp	r5, #45	; 0x2d
 80067e4:	d009      	beq.n	80067fa <__sccl+0x52>
 80067e6:	2d5d      	cmp	r5, #93	; 0x5d
 80067e8:	d0ef      	beq.n	80067ca <__sccl+0x22>
 80067ea:	2d00      	cmp	r5, #0
 80067ec:	d101      	bne.n	80067f2 <__sccl+0x4a>
 80067ee:	0010      	movs	r0, r2
 80067f0:	e7eb      	b.n	80067ca <__sccl+0x22>
 80067f2:	002b      	movs	r3, r5
 80067f4:	e7f1      	b.n	80067da <__sccl+0x32>
 80067f6:	0033      	movs	r3, r6
 80067f8:	e7ef      	b.n	80067da <__sccl+0x32>
 80067fa:	7855      	ldrb	r5, [r2, #1]
 80067fc:	2d5d      	cmp	r5, #93	; 0x5d
 80067fe:	d0fa      	beq.n	80067f6 <__sccl+0x4e>
 8006800:	42ab      	cmp	r3, r5
 8006802:	dcf8      	bgt.n	80067f6 <__sccl+0x4e>
 8006804:	0018      	movs	r0, r3
 8006806:	3202      	adds	r2, #2
 8006808:	3001      	adds	r0, #1
 800680a:	5421      	strb	r1, [r4, r0]
 800680c:	4285      	cmp	r5, r0
 800680e:	dcfb      	bgt.n	8006808 <__sccl+0x60>
 8006810:	2000      	movs	r0, #0
 8006812:	1c5f      	adds	r7, r3, #1
 8006814:	42ab      	cmp	r3, r5
 8006816:	da01      	bge.n	800681c <__sccl+0x74>
 8006818:	1ae8      	subs	r0, r5, r3
 800681a:	3801      	subs	r0, #1
 800681c:	183b      	adds	r3, r7, r0
 800681e:	e7de      	b.n	80067de <__sccl+0x36>

08006820 <_strtol_l.constprop.0>:
 8006820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006822:	b087      	sub	sp, #28
 8006824:	001e      	movs	r6, r3
 8006826:	9005      	str	r0, [sp, #20]
 8006828:	9101      	str	r1, [sp, #4]
 800682a:	9202      	str	r2, [sp, #8]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d045      	beq.n	80068bc <_strtol_l.constprop.0+0x9c>
 8006830:	000b      	movs	r3, r1
 8006832:	2e24      	cmp	r6, #36	; 0x24
 8006834:	d842      	bhi.n	80068bc <_strtol_l.constprop.0+0x9c>
 8006836:	4a3f      	ldr	r2, [pc, #252]	; (8006934 <_strtol_l.constprop.0+0x114>)
 8006838:	2108      	movs	r1, #8
 800683a:	4694      	mov	ip, r2
 800683c:	001a      	movs	r2, r3
 800683e:	4660      	mov	r0, ip
 8006840:	7814      	ldrb	r4, [r2, #0]
 8006842:	3301      	adds	r3, #1
 8006844:	5d00      	ldrb	r0, [r0, r4]
 8006846:	001d      	movs	r5, r3
 8006848:	0007      	movs	r7, r0
 800684a:	400f      	ands	r7, r1
 800684c:	4208      	tst	r0, r1
 800684e:	d1f5      	bne.n	800683c <_strtol_l.constprop.0+0x1c>
 8006850:	2c2d      	cmp	r4, #45	; 0x2d
 8006852:	d13a      	bne.n	80068ca <_strtol_l.constprop.0+0xaa>
 8006854:	2701      	movs	r7, #1
 8006856:	781c      	ldrb	r4, [r3, #0]
 8006858:	1c95      	adds	r5, r2, #2
 800685a:	2e00      	cmp	r6, #0
 800685c:	d065      	beq.n	800692a <_strtol_l.constprop.0+0x10a>
 800685e:	2e10      	cmp	r6, #16
 8006860:	d109      	bne.n	8006876 <_strtol_l.constprop.0+0x56>
 8006862:	2c30      	cmp	r4, #48	; 0x30
 8006864:	d107      	bne.n	8006876 <_strtol_l.constprop.0+0x56>
 8006866:	2220      	movs	r2, #32
 8006868:	782b      	ldrb	r3, [r5, #0]
 800686a:	4393      	bics	r3, r2
 800686c:	2b58      	cmp	r3, #88	; 0x58
 800686e:	d157      	bne.n	8006920 <_strtol_l.constprop.0+0x100>
 8006870:	2610      	movs	r6, #16
 8006872:	786c      	ldrb	r4, [r5, #1]
 8006874:	3502      	adds	r5, #2
 8006876:	4b30      	ldr	r3, [pc, #192]	; (8006938 <_strtol_l.constprop.0+0x118>)
 8006878:	0031      	movs	r1, r6
 800687a:	18fb      	adds	r3, r7, r3
 800687c:	0018      	movs	r0, r3
 800687e:	9303      	str	r3, [sp, #12]
 8006880:	f7f9 fcd8 	bl	8000234 <__aeabi_uidivmod>
 8006884:	2300      	movs	r3, #0
 8006886:	2201      	movs	r2, #1
 8006888:	4684      	mov	ip, r0
 800688a:	0018      	movs	r0, r3
 800688c:	9104      	str	r1, [sp, #16]
 800688e:	4252      	negs	r2, r2
 8006890:	0021      	movs	r1, r4
 8006892:	3930      	subs	r1, #48	; 0x30
 8006894:	2909      	cmp	r1, #9
 8006896:	d81d      	bhi.n	80068d4 <_strtol_l.constprop.0+0xb4>
 8006898:	000c      	movs	r4, r1
 800689a:	42a6      	cmp	r6, r4
 800689c:	dd28      	ble.n	80068f0 <_strtol_l.constprop.0+0xd0>
 800689e:	2b00      	cmp	r3, #0
 80068a0:	db24      	blt.n	80068ec <_strtol_l.constprop.0+0xcc>
 80068a2:	0013      	movs	r3, r2
 80068a4:	4584      	cmp	ip, r0
 80068a6:	d306      	bcc.n	80068b6 <_strtol_l.constprop.0+0x96>
 80068a8:	d102      	bne.n	80068b0 <_strtol_l.constprop.0+0x90>
 80068aa:	9904      	ldr	r1, [sp, #16]
 80068ac:	42a1      	cmp	r1, r4
 80068ae:	db02      	blt.n	80068b6 <_strtol_l.constprop.0+0x96>
 80068b0:	2301      	movs	r3, #1
 80068b2:	4370      	muls	r0, r6
 80068b4:	1820      	adds	r0, r4, r0
 80068b6:	782c      	ldrb	r4, [r5, #0]
 80068b8:	3501      	adds	r5, #1
 80068ba:	e7e9      	b.n	8006890 <_strtol_l.constprop.0+0x70>
 80068bc:	f7fe fd06 	bl	80052cc <__errno>
 80068c0:	2316      	movs	r3, #22
 80068c2:	6003      	str	r3, [r0, #0]
 80068c4:	2000      	movs	r0, #0
 80068c6:	b007      	add	sp, #28
 80068c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068ca:	2c2b      	cmp	r4, #43	; 0x2b
 80068cc:	d1c5      	bne.n	800685a <_strtol_l.constprop.0+0x3a>
 80068ce:	781c      	ldrb	r4, [r3, #0]
 80068d0:	1c95      	adds	r5, r2, #2
 80068d2:	e7c2      	b.n	800685a <_strtol_l.constprop.0+0x3a>
 80068d4:	0021      	movs	r1, r4
 80068d6:	3941      	subs	r1, #65	; 0x41
 80068d8:	2919      	cmp	r1, #25
 80068da:	d801      	bhi.n	80068e0 <_strtol_l.constprop.0+0xc0>
 80068dc:	3c37      	subs	r4, #55	; 0x37
 80068de:	e7dc      	b.n	800689a <_strtol_l.constprop.0+0x7a>
 80068e0:	0021      	movs	r1, r4
 80068e2:	3961      	subs	r1, #97	; 0x61
 80068e4:	2919      	cmp	r1, #25
 80068e6:	d803      	bhi.n	80068f0 <_strtol_l.constprop.0+0xd0>
 80068e8:	3c57      	subs	r4, #87	; 0x57
 80068ea:	e7d6      	b.n	800689a <_strtol_l.constprop.0+0x7a>
 80068ec:	0013      	movs	r3, r2
 80068ee:	e7e2      	b.n	80068b6 <_strtol_l.constprop.0+0x96>
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	da09      	bge.n	8006908 <_strtol_l.constprop.0+0xe8>
 80068f4:	2322      	movs	r3, #34	; 0x22
 80068f6:	9a05      	ldr	r2, [sp, #20]
 80068f8:	9803      	ldr	r0, [sp, #12]
 80068fa:	6013      	str	r3, [r2, #0]
 80068fc:	9b02      	ldr	r3, [sp, #8]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d0e1      	beq.n	80068c6 <_strtol_l.constprop.0+0xa6>
 8006902:	1e6b      	subs	r3, r5, #1
 8006904:	9301      	str	r3, [sp, #4]
 8006906:	e007      	b.n	8006918 <_strtol_l.constprop.0+0xf8>
 8006908:	2f00      	cmp	r7, #0
 800690a:	d000      	beq.n	800690e <_strtol_l.constprop.0+0xee>
 800690c:	4240      	negs	r0, r0
 800690e:	9a02      	ldr	r2, [sp, #8]
 8006910:	2a00      	cmp	r2, #0
 8006912:	d0d8      	beq.n	80068c6 <_strtol_l.constprop.0+0xa6>
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1f4      	bne.n	8006902 <_strtol_l.constprop.0+0xe2>
 8006918:	9b02      	ldr	r3, [sp, #8]
 800691a:	9a01      	ldr	r2, [sp, #4]
 800691c:	601a      	str	r2, [r3, #0]
 800691e:	e7d2      	b.n	80068c6 <_strtol_l.constprop.0+0xa6>
 8006920:	2430      	movs	r4, #48	; 0x30
 8006922:	2e00      	cmp	r6, #0
 8006924:	d1a7      	bne.n	8006876 <_strtol_l.constprop.0+0x56>
 8006926:	3608      	adds	r6, #8
 8006928:	e7a5      	b.n	8006876 <_strtol_l.constprop.0+0x56>
 800692a:	2c30      	cmp	r4, #48	; 0x30
 800692c:	d09b      	beq.n	8006866 <_strtol_l.constprop.0+0x46>
 800692e:	260a      	movs	r6, #10
 8006930:	e7a1      	b.n	8006876 <_strtol_l.constprop.0+0x56>
 8006932:	46c0      	nop			; (mov r8, r8)
 8006934:	08007613 	.word	0x08007613
 8006938:	7fffffff 	.word	0x7fffffff

0800693c <_strtol_r>:
 800693c:	b510      	push	{r4, lr}
 800693e:	f7ff ff6f 	bl	8006820 <_strtol_l.constprop.0>
 8006942:	bd10      	pop	{r4, pc}

08006944 <_strtoul_l.constprop.0>:
 8006944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006946:	b087      	sub	sp, #28
 8006948:	9202      	str	r2, [sp, #8]
 800694a:	4a42      	ldr	r2, [pc, #264]	; (8006a54 <_strtoul_l.constprop.0+0x110>)
 800694c:	001e      	movs	r6, r3
 800694e:	9101      	str	r1, [sp, #4]
 8006950:	000b      	movs	r3, r1
 8006952:	4694      	mov	ip, r2
 8006954:	2108      	movs	r1, #8
 8006956:	9005      	str	r0, [sp, #20]
 8006958:	001a      	movs	r2, r3
 800695a:	4660      	mov	r0, ip
 800695c:	7814      	ldrb	r4, [r2, #0]
 800695e:	3301      	adds	r3, #1
 8006960:	5d00      	ldrb	r0, [r0, r4]
 8006962:	001d      	movs	r5, r3
 8006964:	0007      	movs	r7, r0
 8006966:	400f      	ands	r7, r1
 8006968:	4208      	tst	r0, r1
 800696a:	d1f5      	bne.n	8006958 <_strtoul_l.constprop.0+0x14>
 800696c:	2c2d      	cmp	r4, #45	; 0x2d
 800696e:	d13a      	bne.n	80069e6 <_strtoul_l.constprop.0+0xa2>
 8006970:	2701      	movs	r7, #1
 8006972:	781c      	ldrb	r4, [r3, #0]
 8006974:	1c95      	adds	r5, r2, #2
 8006976:	2e00      	cmp	r6, #0
 8006978:	d067      	beq.n	8006a4a <_strtoul_l.constprop.0+0x106>
 800697a:	2e10      	cmp	r6, #16
 800697c:	d109      	bne.n	8006992 <_strtoul_l.constprop.0+0x4e>
 800697e:	2c30      	cmp	r4, #48	; 0x30
 8006980:	d107      	bne.n	8006992 <_strtoul_l.constprop.0+0x4e>
 8006982:	2220      	movs	r2, #32
 8006984:	782b      	ldrb	r3, [r5, #0]
 8006986:	4393      	bics	r3, r2
 8006988:	2b58      	cmp	r3, #88	; 0x58
 800698a:	d159      	bne.n	8006a40 <_strtoul_l.constprop.0+0xfc>
 800698c:	2610      	movs	r6, #16
 800698e:	786c      	ldrb	r4, [r5, #1]
 8006990:	3502      	adds	r5, #2
 8006992:	2001      	movs	r0, #1
 8006994:	0031      	movs	r1, r6
 8006996:	4240      	negs	r0, r0
 8006998:	f7f9 fbc6 	bl	8000128 <__udivsi3>
 800699c:	9003      	str	r0, [sp, #12]
 800699e:	2001      	movs	r0, #1
 80069a0:	0031      	movs	r1, r6
 80069a2:	4240      	negs	r0, r0
 80069a4:	f7f9 fc46 	bl	8000234 <__aeabi_uidivmod>
 80069a8:	2300      	movs	r3, #0
 80069aa:	9104      	str	r1, [sp, #16]
 80069ac:	2101      	movs	r1, #1
 80069ae:	2201      	movs	r2, #1
 80069b0:	0018      	movs	r0, r3
 80069b2:	468c      	mov	ip, r1
 80069b4:	4252      	negs	r2, r2
 80069b6:	0021      	movs	r1, r4
 80069b8:	3930      	subs	r1, #48	; 0x30
 80069ba:	2909      	cmp	r1, #9
 80069bc:	d818      	bhi.n	80069f0 <_strtoul_l.constprop.0+0xac>
 80069be:	000c      	movs	r4, r1
 80069c0:	42a6      	cmp	r6, r4
 80069c2:	dd23      	ble.n	8006a0c <_strtoul_l.constprop.0+0xc8>
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	db1f      	blt.n	8006a08 <_strtoul_l.constprop.0+0xc4>
 80069c8:	9903      	ldr	r1, [sp, #12]
 80069ca:	0013      	movs	r3, r2
 80069cc:	4281      	cmp	r1, r0
 80069ce:	d307      	bcc.n	80069e0 <_strtoul_l.constprop.0+0x9c>
 80069d0:	d103      	bne.n	80069da <_strtoul_l.constprop.0+0x96>
 80069d2:	9904      	ldr	r1, [sp, #16]
 80069d4:	0013      	movs	r3, r2
 80069d6:	42a1      	cmp	r1, r4
 80069d8:	db02      	blt.n	80069e0 <_strtoul_l.constprop.0+0x9c>
 80069da:	4663      	mov	r3, ip
 80069dc:	4370      	muls	r0, r6
 80069de:	1820      	adds	r0, r4, r0
 80069e0:	782c      	ldrb	r4, [r5, #0]
 80069e2:	3501      	adds	r5, #1
 80069e4:	e7e7      	b.n	80069b6 <_strtoul_l.constprop.0+0x72>
 80069e6:	2c2b      	cmp	r4, #43	; 0x2b
 80069e8:	d1c5      	bne.n	8006976 <_strtoul_l.constprop.0+0x32>
 80069ea:	781c      	ldrb	r4, [r3, #0]
 80069ec:	1c95      	adds	r5, r2, #2
 80069ee:	e7c2      	b.n	8006976 <_strtoul_l.constprop.0+0x32>
 80069f0:	0021      	movs	r1, r4
 80069f2:	3941      	subs	r1, #65	; 0x41
 80069f4:	2919      	cmp	r1, #25
 80069f6:	d801      	bhi.n	80069fc <_strtoul_l.constprop.0+0xb8>
 80069f8:	3c37      	subs	r4, #55	; 0x37
 80069fa:	e7e1      	b.n	80069c0 <_strtoul_l.constprop.0+0x7c>
 80069fc:	0021      	movs	r1, r4
 80069fe:	3961      	subs	r1, #97	; 0x61
 8006a00:	2919      	cmp	r1, #25
 8006a02:	d803      	bhi.n	8006a0c <_strtoul_l.constprop.0+0xc8>
 8006a04:	3c57      	subs	r4, #87	; 0x57
 8006a06:	e7db      	b.n	80069c0 <_strtoul_l.constprop.0+0x7c>
 8006a08:	0013      	movs	r3, r2
 8006a0a:	e7e9      	b.n	80069e0 <_strtoul_l.constprop.0+0x9c>
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	da09      	bge.n	8006a24 <_strtoul_l.constprop.0+0xe0>
 8006a10:	2322      	movs	r3, #34	; 0x22
 8006a12:	2001      	movs	r0, #1
 8006a14:	9a05      	ldr	r2, [sp, #20]
 8006a16:	4240      	negs	r0, r0
 8006a18:	6013      	str	r3, [r2, #0]
 8006a1a:	9b02      	ldr	r3, [sp, #8]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d109      	bne.n	8006a34 <_strtoul_l.constprop.0+0xf0>
 8006a20:	b007      	add	sp, #28
 8006a22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a24:	2f00      	cmp	r7, #0
 8006a26:	d000      	beq.n	8006a2a <_strtoul_l.constprop.0+0xe6>
 8006a28:	4240      	negs	r0, r0
 8006a2a:	9a02      	ldr	r2, [sp, #8]
 8006a2c:	2a00      	cmp	r2, #0
 8006a2e:	d0f7      	beq.n	8006a20 <_strtoul_l.constprop.0+0xdc>
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d001      	beq.n	8006a38 <_strtoul_l.constprop.0+0xf4>
 8006a34:	1e6b      	subs	r3, r5, #1
 8006a36:	9301      	str	r3, [sp, #4]
 8006a38:	9b02      	ldr	r3, [sp, #8]
 8006a3a:	9a01      	ldr	r2, [sp, #4]
 8006a3c:	601a      	str	r2, [r3, #0]
 8006a3e:	e7ef      	b.n	8006a20 <_strtoul_l.constprop.0+0xdc>
 8006a40:	2430      	movs	r4, #48	; 0x30
 8006a42:	2e00      	cmp	r6, #0
 8006a44:	d1a5      	bne.n	8006992 <_strtoul_l.constprop.0+0x4e>
 8006a46:	3608      	adds	r6, #8
 8006a48:	e7a3      	b.n	8006992 <_strtoul_l.constprop.0+0x4e>
 8006a4a:	2c30      	cmp	r4, #48	; 0x30
 8006a4c:	d099      	beq.n	8006982 <_strtoul_l.constprop.0+0x3e>
 8006a4e:	260a      	movs	r6, #10
 8006a50:	e79f      	b.n	8006992 <_strtoul_l.constprop.0+0x4e>
 8006a52:	46c0      	nop			; (mov r8, r8)
 8006a54:	08007613 	.word	0x08007613

08006a58 <_strtoul_r>:
 8006a58:	b510      	push	{r4, lr}
 8006a5a:	f7ff ff73 	bl	8006944 <_strtoul_l.constprop.0>
 8006a5e:	bd10      	pop	{r4, pc}

08006a60 <__submore>:
 8006a60:	000b      	movs	r3, r1
 8006a62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a64:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 8006a66:	3344      	adds	r3, #68	; 0x44
 8006a68:	000c      	movs	r4, r1
 8006a6a:	429d      	cmp	r5, r3
 8006a6c:	d11c      	bne.n	8006aa8 <__submore+0x48>
 8006a6e:	2680      	movs	r6, #128	; 0x80
 8006a70:	00f6      	lsls	r6, r6, #3
 8006a72:	0031      	movs	r1, r6
 8006a74:	f7fe fe7a 	bl	800576c <_malloc_r>
 8006a78:	2800      	cmp	r0, #0
 8006a7a:	d102      	bne.n	8006a82 <__submore+0x22>
 8006a7c:	2001      	movs	r0, #1
 8006a7e:	4240      	negs	r0, r0
 8006a80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006a82:	0023      	movs	r3, r4
 8006a84:	6360      	str	r0, [r4, #52]	; 0x34
 8006a86:	63a6      	str	r6, [r4, #56]	; 0x38
 8006a88:	3346      	adds	r3, #70	; 0x46
 8006a8a:	781a      	ldrb	r2, [r3, #0]
 8006a8c:	4b10      	ldr	r3, [pc, #64]	; (8006ad0 <__submore+0x70>)
 8006a8e:	54c2      	strb	r2, [r0, r3]
 8006a90:	0023      	movs	r3, r4
 8006a92:	3345      	adds	r3, #69	; 0x45
 8006a94:	781a      	ldrb	r2, [r3, #0]
 8006a96:	4b0f      	ldr	r3, [pc, #60]	; (8006ad4 <__submore+0x74>)
 8006a98:	54c2      	strb	r2, [r0, r3]
 8006a9a:	782a      	ldrb	r2, [r5, #0]
 8006a9c:	4b0e      	ldr	r3, [pc, #56]	; (8006ad8 <__submore+0x78>)
 8006a9e:	54c2      	strb	r2, [r0, r3]
 8006aa0:	18c0      	adds	r0, r0, r3
 8006aa2:	6020      	str	r0, [r4, #0]
 8006aa4:	2000      	movs	r0, #0
 8006aa6:	e7eb      	b.n	8006a80 <__submore+0x20>
 8006aa8:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 8006aaa:	0029      	movs	r1, r5
 8006aac:	0073      	lsls	r3, r6, #1
 8006aae:	001a      	movs	r2, r3
 8006ab0:	9301      	str	r3, [sp, #4]
 8006ab2:	f000 fb5f 	bl	8007174 <_realloc_r>
 8006ab6:	1e05      	subs	r5, r0, #0
 8006ab8:	d0e0      	beq.n	8006a7c <__submore+0x1c>
 8006aba:	1987      	adds	r7, r0, r6
 8006abc:	0001      	movs	r1, r0
 8006abe:	0032      	movs	r2, r6
 8006ac0:	0038      	movs	r0, r7
 8006ac2:	f000 fb2a 	bl	800711a <memcpy>
 8006ac6:	9b01      	ldr	r3, [sp, #4]
 8006ac8:	6027      	str	r7, [r4, #0]
 8006aca:	6365      	str	r5, [r4, #52]	; 0x34
 8006acc:	63a3      	str	r3, [r4, #56]	; 0x38
 8006ace:	e7e9      	b.n	8006aa4 <__submore+0x44>
 8006ad0:	000003ff 	.word	0x000003ff
 8006ad4:	000003fe 	.word	0x000003fe
 8006ad8:	000003fd 	.word	0x000003fd

08006adc <__swbuf_r>:
 8006adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ade:	0005      	movs	r5, r0
 8006ae0:	000e      	movs	r6, r1
 8006ae2:	0014      	movs	r4, r2
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	d004      	beq.n	8006af2 <__swbuf_r+0x16>
 8006ae8:	6983      	ldr	r3, [r0, #24]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d101      	bne.n	8006af2 <__swbuf_r+0x16>
 8006aee:	f000 f9f9 	bl	8006ee4 <__sinit>
 8006af2:	4b22      	ldr	r3, [pc, #136]	; (8006b7c <__swbuf_r+0xa0>)
 8006af4:	429c      	cmp	r4, r3
 8006af6:	d12e      	bne.n	8006b56 <__swbuf_r+0x7a>
 8006af8:	686c      	ldr	r4, [r5, #4]
 8006afa:	69a3      	ldr	r3, [r4, #24]
 8006afc:	60a3      	str	r3, [r4, #8]
 8006afe:	89a3      	ldrh	r3, [r4, #12]
 8006b00:	071b      	lsls	r3, r3, #28
 8006b02:	d532      	bpl.n	8006b6a <__swbuf_r+0x8e>
 8006b04:	6923      	ldr	r3, [r4, #16]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d02f      	beq.n	8006b6a <__swbuf_r+0x8e>
 8006b0a:	6823      	ldr	r3, [r4, #0]
 8006b0c:	6922      	ldr	r2, [r4, #16]
 8006b0e:	b2f7      	uxtb	r7, r6
 8006b10:	1a98      	subs	r0, r3, r2
 8006b12:	6963      	ldr	r3, [r4, #20]
 8006b14:	b2f6      	uxtb	r6, r6
 8006b16:	4283      	cmp	r3, r0
 8006b18:	dc05      	bgt.n	8006b26 <__swbuf_r+0x4a>
 8006b1a:	0021      	movs	r1, r4
 8006b1c:	0028      	movs	r0, r5
 8006b1e:	f000 f93f 	bl	8006da0 <_fflush_r>
 8006b22:	2800      	cmp	r0, #0
 8006b24:	d127      	bne.n	8006b76 <__swbuf_r+0x9a>
 8006b26:	68a3      	ldr	r3, [r4, #8]
 8006b28:	3001      	adds	r0, #1
 8006b2a:	3b01      	subs	r3, #1
 8006b2c:	60a3      	str	r3, [r4, #8]
 8006b2e:	6823      	ldr	r3, [r4, #0]
 8006b30:	1c5a      	adds	r2, r3, #1
 8006b32:	6022      	str	r2, [r4, #0]
 8006b34:	701f      	strb	r7, [r3, #0]
 8006b36:	6963      	ldr	r3, [r4, #20]
 8006b38:	4283      	cmp	r3, r0
 8006b3a:	d004      	beq.n	8006b46 <__swbuf_r+0x6a>
 8006b3c:	89a3      	ldrh	r3, [r4, #12]
 8006b3e:	07db      	lsls	r3, r3, #31
 8006b40:	d507      	bpl.n	8006b52 <__swbuf_r+0x76>
 8006b42:	2e0a      	cmp	r6, #10
 8006b44:	d105      	bne.n	8006b52 <__swbuf_r+0x76>
 8006b46:	0021      	movs	r1, r4
 8006b48:	0028      	movs	r0, r5
 8006b4a:	f000 f929 	bl	8006da0 <_fflush_r>
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	d111      	bne.n	8006b76 <__swbuf_r+0x9a>
 8006b52:	0030      	movs	r0, r6
 8006b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b56:	4b0a      	ldr	r3, [pc, #40]	; (8006b80 <__swbuf_r+0xa4>)
 8006b58:	429c      	cmp	r4, r3
 8006b5a:	d101      	bne.n	8006b60 <__swbuf_r+0x84>
 8006b5c:	68ac      	ldr	r4, [r5, #8]
 8006b5e:	e7cc      	b.n	8006afa <__swbuf_r+0x1e>
 8006b60:	4b08      	ldr	r3, [pc, #32]	; (8006b84 <__swbuf_r+0xa8>)
 8006b62:	429c      	cmp	r4, r3
 8006b64:	d1c9      	bne.n	8006afa <__swbuf_r+0x1e>
 8006b66:	68ec      	ldr	r4, [r5, #12]
 8006b68:	e7c7      	b.n	8006afa <__swbuf_r+0x1e>
 8006b6a:	0021      	movs	r1, r4
 8006b6c:	0028      	movs	r0, r5
 8006b6e:	f000 f80b 	bl	8006b88 <__swsetup_r>
 8006b72:	2800      	cmp	r0, #0
 8006b74:	d0c9      	beq.n	8006b0a <__swbuf_r+0x2e>
 8006b76:	2601      	movs	r6, #1
 8006b78:	4276      	negs	r6, r6
 8006b7a:	e7ea      	b.n	8006b52 <__swbuf_r+0x76>
 8006b7c:	08007734 	.word	0x08007734
 8006b80:	08007754 	.word	0x08007754
 8006b84:	08007714 	.word	0x08007714

08006b88 <__swsetup_r>:
 8006b88:	4b37      	ldr	r3, [pc, #220]	; (8006c68 <__swsetup_r+0xe0>)
 8006b8a:	b570      	push	{r4, r5, r6, lr}
 8006b8c:	681d      	ldr	r5, [r3, #0]
 8006b8e:	0006      	movs	r6, r0
 8006b90:	000c      	movs	r4, r1
 8006b92:	2d00      	cmp	r5, #0
 8006b94:	d005      	beq.n	8006ba2 <__swsetup_r+0x1a>
 8006b96:	69ab      	ldr	r3, [r5, #24]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d102      	bne.n	8006ba2 <__swsetup_r+0x1a>
 8006b9c:	0028      	movs	r0, r5
 8006b9e:	f000 f9a1 	bl	8006ee4 <__sinit>
 8006ba2:	4b32      	ldr	r3, [pc, #200]	; (8006c6c <__swsetup_r+0xe4>)
 8006ba4:	429c      	cmp	r4, r3
 8006ba6:	d10f      	bne.n	8006bc8 <__swsetup_r+0x40>
 8006ba8:	686c      	ldr	r4, [r5, #4]
 8006baa:	230c      	movs	r3, #12
 8006bac:	5ee2      	ldrsh	r2, [r4, r3]
 8006bae:	b293      	uxth	r3, r2
 8006bb0:	0711      	lsls	r1, r2, #28
 8006bb2:	d42d      	bmi.n	8006c10 <__swsetup_r+0x88>
 8006bb4:	06d9      	lsls	r1, r3, #27
 8006bb6:	d411      	bmi.n	8006bdc <__swsetup_r+0x54>
 8006bb8:	2309      	movs	r3, #9
 8006bba:	2001      	movs	r0, #1
 8006bbc:	6033      	str	r3, [r6, #0]
 8006bbe:	3337      	adds	r3, #55	; 0x37
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	81a3      	strh	r3, [r4, #12]
 8006bc4:	4240      	negs	r0, r0
 8006bc6:	bd70      	pop	{r4, r5, r6, pc}
 8006bc8:	4b29      	ldr	r3, [pc, #164]	; (8006c70 <__swsetup_r+0xe8>)
 8006bca:	429c      	cmp	r4, r3
 8006bcc:	d101      	bne.n	8006bd2 <__swsetup_r+0x4a>
 8006bce:	68ac      	ldr	r4, [r5, #8]
 8006bd0:	e7eb      	b.n	8006baa <__swsetup_r+0x22>
 8006bd2:	4b28      	ldr	r3, [pc, #160]	; (8006c74 <__swsetup_r+0xec>)
 8006bd4:	429c      	cmp	r4, r3
 8006bd6:	d1e8      	bne.n	8006baa <__swsetup_r+0x22>
 8006bd8:	68ec      	ldr	r4, [r5, #12]
 8006bda:	e7e6      	b.n	8006baa <__swsetup_r+0x22>
 8006bdc:	075b      	lsls	r3, r3, #29
 8006bde:	d513      	bpl.n	8006c08 <__swsetup_r+0x80>
 8006be0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006be2:	2900      	cmp	r1, #0
 8006be4:	d008      	beq.n	8006bf8 <__swsetup_r+0x70>
 8006be6:	0023      	movs	r3, r4
 8006be8:	3344      	adds	r3, #68	; 0x44
 8006bea:	4299      	cmp	r1, r3
 8006bec:	d002      	beq.n	8006bf4 <__swsetup_r+0x6c>
 8006bee:	0030      	movs	r0, r6
 8006bf0:	f7fe fd50 	bl	8005694 <_free_r>
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	6363      	str	r3, [r4, #52]	; 0x34
 8006bf8:	2224      	movs	r2, #36	; 0x24
 8006bfa:	89a3      	ldrh	r3, [r4, #12]
 8006bfc:	4393      	bics	r3, r2
 8006bfe:	81a3      	strh	r3, [r4, #12]
 8006c00:	2300      	movs	r3, #0
 8006c02:	6063      	str	r3, [r4, #4]
 8006c04:	6923      	ldr	r3, [r4, #16]
 8006c06:	6023      	str	r3, [r4, #0]
 8006c08:	2308      	movs	r3, #8
 8006c0a:	89a2      	ldrh	r2, [r4, #12]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	81a3      	strh	r3, [r4, #12]
 8006c10:	6923      	ldr	r3, [r4, #16]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d10b      	bne.n	8006c2e <__swsetup_r+0xa6>
 8006c16:	21a0      	movs	r1, #160	; 0xa0
 8006c18:	2280      	movs	r2, #128	; 0x80
 8006c1a:	89a3      	ldrh	r3, [r4, #12]
 8006c1c:	0089      	lsls	r1, r1, #2
 8006c1e:	0092      	lsls	r2, r2, #2
 8006c20:	400b      	ands	r3, r1
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d003      	beq.n	8006c2e <__swsetup_r+0xa6>
 8006c26:	0021      	movs	r1, r4
 8006c28:	0030      	movs	r0, r6
 8006c2a:	f000 fa27 	bl	800707c <__smakebuf_r>
 8006c2e:	220c      	movs	r2, #12
 8006c30:	5ea3      	ldrsh	r3, [r4, r2]
 8006c32:	2001      	movs	r0, #1
 8006c34:	001a      	movs	r2, r3
 8006c36:	b299      	uxth	r1, r3
 8006c38:	4002      	ands	r2, r0
 8006c3a:	4203      	tst	r3, r0
 8006c3c:	d00f      	beq.n	8006c5e <__swsetup_r+0xd6>
 8006c3e:	2200      	movs	r2, #0
 8006c40:	60a2      	str	r2, [r4, #8]
 8006c42:	6962      	ldr	r2, [r4, #20]
 8006c44:	4252      	negs	r2, r2
 8006c46:	61a2      	str	r2, [r4, #24]
 8006c48:	2000      	movs	r0, #0
 8006c4a:	6922      	ldr	r2, [r4, #16]
 8006c4c:	4282      	cmp	r2, r0
 8006c4e:	d1ba      	bne.n	8006bc6 <__swsetup_r+0x3e>
 8006c50:	060a      	lsls	r2, r1, #24
 8006c52:	d5b8      	bpl.n	8006bc6 <__swsetup_r+0x3e>
 8006c54:	2240      	movs	r2, #64	; 0x40
 8006c56:	4313      	orrs	r3, r2
 8006c58:	81a3      	strh	r3, [r4, #12]
 8006c5a:	3801      	subs	r0, #1
 8006c5c:	e7b3      	b.n	8006bc6 <__swsetup_r+0x3e>
 8006c5e:	0788      	lsls	r0, r1, #30
 8006c60:	d400      	bmi.n	8006c64 <__swsetup_r+0xdc>
 8006c62:	6962      	ldr	r2, [r4, #20]
 8006c64:	60a2      	str	r2, [r4, #8]
 8006c66:	e7ef      	b.n	8006c48 <__swsetup_r+0xc0>
 8006c68:	20000090 	.word	0x20000090
 8006c6c:	08007734 	.word	0x08007734
 8006c70:	08007754 	.word	0x08007754
 8006c74:	08007714 	.word	0x08007714

08006c78 <abort>:
 8006c78:	2006      	movs	r0, #6
 8006c7a:	b510      	push	{r4, lr}
 8006c7c:	f000 fad4 	bl	8007228 <raise>
 8006c80:	2001      	movs	r0, #1
 8006c82:	f7fa fabf 	bl	8001204 <_exit>
	...

08006c88 <__sflush_r>:
 8006c88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c8a:	898b      	ldrh	r3, [r1, #12]
 8006c8c:	0005      	movs	r5, r0
 8006c8e:	000c      	movs	r4, r1
 8006c90:	071a      	lsls	r2, r3, #28
 8006c92:	d45f      	bmi.n	8006d54 <__sflush_r+0xcc>
 8006c94:	684a      	ldr	r2, [r1, #4]
 8006c96:	2a00      	cmp	r2, #0
 8006c98:	dc04      	bgt.n	8006ca4 <__sflush_r+0x1c>
 8006c9a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8006c9c:	2a00      	cmp	r2, #0
 8006c9e:	dc01      	bgt.n	8006ca4 <__sflush_r+0x1c>
 8006ca0:	2000      	movs	r0, #0
 8006ca2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006ca4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006ca6:	2f00      	cmp	r7, #0
 8006ca8:	d0fa      	beq.n	8006ca0 <__sflush_r+0x18>
 8006caa:	2200      	movs	r2, #0
 8006cac:	2180      	movs	r1, #128	; 0x80
 8006cae:	682e      	ldr	r6, [r5, #0]
 8006cb0:	602a      	str	r2, [r5, #0]
 8006cb2:	001a      	movs	r2, r3
 8006cb4:	0149      	lsls	r1, r1, #5
 8006cb6:	400a      	ands	r2, r1
 8006cb8:	420b      	tst	r3, r1
 8006cba:	d034      	beq.n	8006d26 <__sflush_r+0x9e>
 8006cbc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006cbe:	89a3      	ldrh	r3, [r4, #12]
 8006cc0:	075b      	lsls	r3, r3, #29
 8006cc2:	d506      	bpl.n	8006cd2 <__sflush_r+0x4a>
 8006cc4:	6863      	ldr	r3, [r4, #4]
 8006cc6:	1ac0      	subs	r0, r0, r3
 8006cc8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d001      	beq.n	8006cd2 <__sflush_r+0x4a>
 8006cce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006cd0:	1ac0      	subs	r0, r0, r3
 8006cd2:	0002      	movs	r2, r0
 8006cd4:	6a21      	ldr	r1, [r4, #32]
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	0028      	movs	r0, r5
 8006cda:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006cdc:	47b8      	blx	r7
 8006cde:	89a1      	ldrh	r1, [r4, #12]
 8006ce0:	1c43      	adds	r3, r0, #1
 8006ce2:	d106      	bne.n	8006cf2 <__sflush_r+0x6a>
 8006ce4:	682b      	ldr	r3, [r5, #0]
 8006ce6:	2b1d      	cmp	r3, #29
 8006ce8:	d831      	bhi.n	8006d4e <__sflush_r+0xc6>
 8006cea:	4a2c      	ldr	r2, [pc, #176]	; (8006d9c <__sflush_r+0x114>)
 8006cec:	40da      	lsrs	r2, r3
 8006cee:	07d3      	lsls	r3, r2, #31
 8006cf0:	d52d      	bpl.n	8006d4e <__sflush_r+0xc6>
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	6063      	str	r3, [r4, #4]
 8006cf6:	6923      	ldr	r3, [r4, #16]
 8006cf8:	6023      	str	r3, [r4, #0]
 8006cfa:	04cb      	lsls	r3, r1, #19
 8006cfc:	d505      	bpl.n	8006d0a <__sflush_r+0x82>
 8006cfe:	1c43      	adds	r3, r0, #1
 8006d00:	d102      	bne.n	8006d08 <__sflush_r+0x80>
 8006d02:	682b      	ldr	r3, [r5, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d100      	bne.n	8006d0a <__sflush_r+0x82>
 8006d08:	6560      	str	r0, [r4, #84]	; 0x54
 8006d0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d0c:	602e      	str	r6, [r5, #0]
 8006d0e:	2900      	cmp	r1, #0
 8006d10:	d0c6      	beq.n	8006ca0 <__sflush_r+0x18>
 8006d12:	0023      	movs	r3, r4
 8006d14:	3344      	adds	r3, #68	; 0x44
 8006d16:	4299      	cmp	r1, r3
 8006d18:	d002      	beq.n	8006d20 <__sflush_r+0x98>
 8006d1a:	0028      	movs	r0, r5
 8006d1c:	f7fe fcba 	bl	8005694 <_free_r>
 8006d20:	2000      	movs	r0, #0
 8006d22:	6360      	str	r0, [r4, #52]	; 0x34
 8006d24:	e7bd      	b.n	8006ca2 <__sflush_r+0x1a>
 8006d26:	2301      	movs	r3, #1
 8006d28:	0028      	movs	r0, r5
 8006d2a:	6a21      	ldr	r1, [r4, #32]
 8006d2c:	47b8      	blx	r7
 8006d2e:	1c43      	adds	r3, r0, #1
 8006d30:	d1c5      	bne.n	8006cbe <__sflush_r+0x36>
 8006d32:	682b      	ldr	r3, [r5, #0]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d0c2      	beq.n	8006cbe <__sflush_r+0x36>
 8006d38:	2b1d      	cmp	r3, #29
 8006d3a:	d001      	beq.n	8006d40 <__sflush_r+0xb8>
 8006d3c:	2b16      	cmp	r3, #22
 8006d3e:	d101      	bne.n	8006d44 <__sflush_r+0xbc>
 8006d40:	602e      	str	r6, [r5, #0]
 8006d42:	e7ad      	b.n	8006ca0 <__sflush_r+0x18>
 8006d44:	2340      	movs	r3, #64	; 0x40
 8006d46:	89a2      	ldrh	r2, [r4, #12]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	81a3      	strh	r3, [r4, #12]
 8006d4c:	e7a9      	b.n	8006ca2 <__sflush_r+0x1a>
 8006d4e:	2340      	movs	r3, #64	; 0x40
 8006d50:	430b      	orrs	r3, r1
 8006d52:	e7fa      	b.n	8006d4a <__sflush_r+0xc2>
 8006d54:	690f      	ldr	r7, [r1, #16]
 8006d56:	2f00      	cmp	r7, #0
 8006d58:	d0a2      	beq.n	8006ca0 <__sflush_r+0x18>
 8006d5a:	680a      	ldr	r2, [r1, #0]
 8006d5c:	600f      	str	r7, [r1, #0]
 8006d5e:	1bd2      	subs	r2, r2, r7
 8006d60:	9201      	str	r2, [sp, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	079b      	lsls	r3, r3, #30
 8006d66:	d100      	bne.n	8006d6a <__sflush_r+0xe2>
 8006d68:	694a      	ldr	r2, [r1, #20]
 8006d6a:	60a2      	str	r2, [r4, #8]
 8006d6c:	9b01      	ldr	r3, [sp, #4]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	dc00      	bgt.n	8006d74 <__sflush_r+0xec>
 8006d72:	e795      	b.n	8006ca0 <__sflush_r+0x18>
 8006d74:	003a      	movs	r2, r7
 8006d76:	0028      	movs	r0, r5
 8006d78:	9b01      	ldr	r3, [sp, #4]
 8006d7a:	6a21      	ldr	r1, [r4, #32]
 8006d7c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d7e:	47b0      	blx	r6
 8006d80:	2800      	cmp	r0, #0
 8006d82:	dc06      	bgt.n	8006d92 <__sflush_r+0x10a>
 8006d84:	2340      	movs	r3, #64	; 0x40
 8006d86:	2001      	movs	r0, #1
 8006d88:	89a2      	ldrh	r2, [r4, #12]
 8006d8a:	4240      	negs	r0, r0
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	81a3      	strh	r3, [r4, #12]
 8006d90:	e787      	b.n	8006ca2 <__sflush_r+0x1a>
 8006d92:	9b01      	ldr	r3, [sp, #4]
 8006d94:	183f      	adds	r7, r7, r0
 8006d96:	1a1b      	subs	r3, r3, r0
 8006d98:	9301      	str	r3, [sp, #4]
 8006d9a:	e7e7      	b.n	8006d6c <__sflush_r+0xe4>
 8006d9c:	20400001 	.word	0x20400001

08006da0 <_fflush_r>:
 8006da0:	690b      	ldr	r3, [r1, #16]
 8006da2:	b570      	push	{r4, r5, r6, lr}
 8006da4:	0005      	movs	r5, r0
 8006da6:	000c      	movs	r4, r1
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d102      	bne.n	8006db2 <_fflush_r+0x12>
 8006dac:	2500      	movs	r5, #0
 8006dae:	0028      	movs	r0, r5
 8006db0:	bd70      	pop	{r4, r5, r6, pc}
 8006db2:	2800      	cmp	r0, #0
 8006db4:	d004      	beq.n	8006dc0 <_fflush_r+0x20>
 8006db6:	6983      	ldr	r3, [r0, #24]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d101      	bne.n	8006dc0 <_fflush_r+0x20>
 8006dbc:	f000 f892 	bl	8006ee4 <__sinit>
 8006dc0:	4b14      	ldr	r3, [pc, #80]	; (8006e14 <_fflush_r+0x74>)
 8006dc2:	429c      	cmp	r4, r3
 8006dc4:	d11b      	bne.n	8006dfe <_fflush_r+0x5e>
 8006dc6:	686c      	ldr	r4, [r5, #4]
 8006dc8:	220c      	movs	r2, #12
 8006dca:	5ea3      	ldrsh	r3, [r4, r2]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d0ed      	beq.n	8006dac <_fflush_r+0xc>
 8006dd0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006dd2:	07d2      	lsls	r2, r2, #31
 8006dd4:	d404      	bmi.n	8006de0 <_fflush_r+0x40>
 8006dd6:	059b      	lsls	r3, r3, #22
 8006dd8:	d402      	bmi.n	8006de0 <_fflush_r+0x40>
 8006dda:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ddc:	f000 f923 	bl	8007026 <__retarget_lock_acquire_recursive>
 8006de0:	0028      	movs	r0, r5
 8006de2:	0021      	movs	r1, r4
 8006de4:	f7ff ff50 	bl	8006c88 <__sflush_r>
 8006de8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006dea:	0005      	movs	r5, r0
 8006dec:	07db      	lsls	r3, r3, #31
 8006dee:	d4de      	bmi.n	8006dae <_fflush_r+0xe>
 8006df0:	89a3      	ldrh	r3, [r4, #12]
 8006df2:	059b      	lsls	r3, r3, #22
 8006df4:	d4db      	bmi.n	8006dae <_fflush_r+0xe>
 8006df6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006df8:	f000 f916 	bl	8007028 <__retarget_lock_release_recursive>
 8006dfc:	e7d7      	b.n	8006dae <_fflush_r+0xe>
 8006dfe:	4b06      	ldr	r3, [pc, #24]	; (8006e18 <_fflush_r+0x78>)
 8006e00:	429c      	cmp	r4, r3
 8006e02:	d101      	bne.n	8006e08 <_fflush_r+0x68>
 8006e04:	68ac      	ldr	r4, [r5, #8]
 8006e06:	e7df      	b.n	8006dc8 <_fflush_r+0x28>
 8006e08:	4b04      	ldr	r3, [pc, #16]	; (8006e1c <_fflush_r+0x7c>)
 8006e0a:	429c      	cmp	r4, r3
 8006e0c:	d1dc      	bne.n	8006dc8 <_fflush_r+0x28>
 8006e0e:	68ec      	ldr	r4, [r5, #12]
 8006e10:	e7da      	b.n	8006dc8 <_fflush_r+0x28>
 8006e12:	46c0      	nop			; (mov r8, r8)
 8006e14:	08007734 	.word	0x08007734
 8006e18:	08007754 	.word	0x08007754
 8006e1c:	08007714 	.word	0x08007714

08006e20 <std>:
 8006e20:	2300      	movs	r3, #0
 8006e22:	b510      	push	{r4, lr}
 8006e24:	0004      	movs	r4, r0
 8006e26:	6003      	str	r3, [r0, #0]
 8006e28:	6043      	str	r3, [r0, #4]
 8006e2a:	6083      	str	r3, [r0, #8]
 8006e2c:	8181      	strh	r1, [r0, #12]
 8006e2e:	6643      	str	r3, [r0, #100]	; 0x64
 8006e30:	0019      	movs	r1, r3
 8006e32:	81c2      	strh	r2, [r0, #14]
 8006e34:	6103      	str	r3, [r0, #16]
 8006e36:	6143      	str	r3, [r0, #20]
 8006e38:	6183      	str	r3, [r0, #24]
 8006e3a:	2208      	movs	r2, #8
 8006e3c:	305c      	adds	r0, #92	; 0x5c
 8006e3e:	f7fe fa6f 	bl	8005320 <memset>
 8006e42:	4b05      	ldr	r3, [pc, #20]	; (8006e58 <std+0x38>)
 8006e44:	6224      	str	r4, [r4, #32]
 8006e46:	6263      	str	r3, [r4, #36]	; 0x24
 8006e48:	4b04      	ldr	r3, [pc, #16]	; (8006e5c <std+0x3c>)
 8006e4a:	62a3      	str	r3, [r4, #40]	; 0x28
 8006e4c:	4b04      	ldr	r3, [pc, #16]	; (8006e60 <std+0x40>)
 8006e4e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006e50:	4b04      	ldr	r3, [pc, #16]	; (8006e64 <std+0x44>)
 8006e52:	6323      	str	r3, [r4, #48]	; 0x30
 8006e54:	bd10      	pop	{r4, pc}
 8006e56:	46c0      	nop			; (mov r8, r8)
 8006e58:	08005429 	.word	0x08005429
 8006e5c:	08005455 	.word	0x08005455
 8006e60:	0800548d 	.word	0x0800548d
 8006e64:	080054b9 	.word	0x080054b9

08006e68 <_cleanup_r>:
 8006e68:	b510      	push	{r4, lr}
 8006e6a:	4902      	ldr	r1, [pc, #8]	; (8006e74 <_cleanup_r+0xc>)
 8006e6c:	f000 f8ba 	bl	8006fe4 <_fwalk_reent>
 8006e70:	bd10      	pop	{r4, pc}
 8006e72:	46c0      	nop			; (mov r8, r8)
 8006e74:	08006da1 	.word	0x08006da1

08006e78 <__sfmoreglue>:
 8006e78:	b570      	push	{r4, r5, r6, lr}
 8006e7a:	2568      	movs	r5, #104	; 0x68
 8006e7c:	1e4a      	subs	r2, r1, #1
 8006e7e:	4355      	muls	r5, r2
 8006e80:	000e      	movs	r6, r1
 8006e82:	0029      	movs	r1, r5
 8006e84:	3174      	adds	r1, #116	; 0x74
 8006e86:	f7fe fc71 	bl	800576c <_malloc_r>
 8006e8a:	1e04      	subs	r4, r0, #0
 8006e8c:	d008      	beq.n	8006ea0 <__sfmoreglue+0x28>
 8006e8e:	2100      	movs	r1, #0
 8006e90:	002a      	movs	r2, r5
 8006e92:	6001      	str	r1, [r0, #0]
 8006e94:	6046      	str	r6, [r0, #4]
 8006e96:	300c      	adds	r0, #12
 8006e98:	60a0      	str	r0, [r4, #8]
 8006e9a:	3268      	adds	r2, #104	; 0x68
 8006e9c:	f7fe fa40 	bl	8005320 <memset>
 8006ea0:	0020      	movs	r0, r4
 8006ea2:	bd70      	pop	{r4, r5, r6, pc}

08006ea4 <__sfp_lock_acquire>:
 8006ea4:	b510      	push	{r4, lr}
 8006ea6:	4802      	ldr	r0, [pc, #8]	; (8006eb0 <__sfp_lock_acquire+0xc>)
 8006ea8:	f000 f8bd 	bl	8007026 <__retarget_lock_acquire_recursive>
 8006eac:	bd10      	pop	{r4, pc}
 8006eae:	46c0      	nop			; (mov r8, r8)
 8006eb0:	200004e9 	.word	0x200004e9

08006eb4 <__sfp_lock_release>:
 8006eb4:	b510      	push	{r4, lr}
 8006eb6:	4802      	ldr	r0, [pc, #8]	; (8006ec0 <__sfp_lock_release+0xc>)
 8006eb8:	f000 f8b6 	bl	8007028 <__retarget_lock_release_recursive>
 8006ebc:	bd10      	pop	{r4, pc}
 8006ebe:	46c0      	nop			; (mov r8, r8)
 8006ec0:	200004e9 	.word	0x200004e9

08006ec4 <__sinit_lock_acquire>:
 8006ec4:	b510      	push	{r4, lr}
 8006ec6:	4802      	ldr	r0, [pc, #8]	; (8006ed0 <__sinit_lock_acquire+0xc>)
 8006ec8:	f000 f8ad 	bl	8007026 <__retarget_lock_acquire_recursive>
 8006ecc:	bd10      	pop	{r4, pc}
 8006ece:	46c0      	nop			; (mov r8, r8)
 8006ed0:	200004ea 	.word	0x200004ea

08006ed4 <__sinit_lock_release>:
 8006ed4:	b510      	push	{r4, lr}
 8006ed6:	4802      	ldr	r0, [pc, #8]	; (8006ee0 <__sinit_lock_release+0xc>)
 8006ed8:	f000 f8a6 	bl	8007028 <__retarget_lock_release_recursive>
 8006edc:	bd10      	pop	{r4, pc}
 8006ede:	46c0      	nop			; (mov r8, r8)
 8006ee0:	200004ea 	.word	0x200004ea

08006ee4 <__sinit>:
 8006ee4:	b513      	push	{r0, r1, r4, lr}
 8006ee6:	0004      	movs	r4, r0
 8006ee8:	f7ff ffec 	bl	8006ec4 <__sinit_lock_acquire>
 8006eec:	69a3      	ldr	r3, [r4, #24]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d002      	beq.n	8006ef8 <__sinit+0x14>
 8006ef2:	f7ff ffef 	bl	8006ed4 <__sinit_lock_release>
 8006ef6:	bd13      	pop	{r0, r1, r4, pc}
 8006ef8:	64a3      	str	r3, [r4, #72]	; 0x48
 8006efa:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006efc:	6523      	str	r3, [r4, #80]	; 0x50
 8006efe:	4b13      	ldr	r3, [pc, #76]	; (8006f4c <__sinit+0x68>)
 8006f00:	4a13      	ldr	r2, [pc, #76]	; (8006f50 <__sinit+0x6c>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	62a2      	str	r2, [r4, #40]	; 0x28
 8006f06:	9301      	str	r3, [sp, #4]
 8006f08:	42a3      	cmp	r3, r4
 8006f0a:	d101      	bne.n	8006f10 <__sinit+0x2c>
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	61a3      	str	r3, [r4, #24]
 8006f10:	0020      	movs	r0, r4
 8006f12:	f000 f81f 	bl	8006f54 <__sfp>
 8006f16:	6060      	str	r0, [r4, #4]
 8006f18:	0020      	movs	r0, r4
 8006f1a:	f000 f81b 	bl	8006f54 <__sfp>
 8006f1e:	60a0      	str	r0, [r4, #8]
 8006f20:	0020      	movs	r0, r4
 8006f22:	f000 f817 	bl	8006f54 <__sfp>
 8006f26:	2200      	movs	r2, #0
 8006f28:	2104      	movs	r1, #4
 8006f2a:	60e0      	str	r0, [r4, #12]
 8006f2c:	6860      	ldr	r0, [r4, #4]
 8006f2e:	f7ff ff77 	bl	8006e20 <std>
 8006f32:	2201      	movs	r2, #1
 8006f34:	2109      	movs	r1, #9
 8006f36:	68a0      	ldr	r0, [r4, #8]
 8006f38:	f7ff ff72 	bl	8006e20 <std>
 8006f3c:	2202      	movs	r2, #2
 8006f3e:	2112      	movs	r1, #18
 8006f40:	68e0      	ldr	r0, [r4, #12]
 8006f42:	f7ff ff6d 	bl	8006e20 <std>
 8006f46:	2301      	movs	r3, #1
 8006f48:	61a3      	str	r3, [r4, #24]
 8006f4a:	e7d2      	b.n	8006ef2 <__sinit+0xe>
 8006f4c:	08007510 	.word	0x08007510
 8006f50:	08006e69 	.word	0x08006e69

08006f54 <__sfp>:
 8006f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f56:	0007      	movs	r7, r0
 8006f58:	f7ff ffa4 	bl	8006ea4 <__sfp_lock_acquire>
 8006f5c:	4b1f      	ldr	r3, [pc, #124]	; (8006fdc <__sfp+0x88>)
 8006f5e:	681e      	ldr	r6, [r3, #0]
 8006f60:	69b3      	ldr	r3, [r6, #24]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d102      	bne.n	8006f6c <__sfp+0x18>
 8006f66:	0030      	movs	r0, r6
 8006f68:	f7ff ffbc 	bl	8006ee4 <__sinit>
 8006f6c:	3648      	adds	r6, #72	; 0x48
 8006f6e:	68b4      	ldr	r4, [r6, #8]
 8006f70:	6873      	ldr	r3, [r6, #4]
 8006f72:	3b01      	subs	r3, #1
 8006f74:	d504      	bpl.n	8006f80 <__sfp+0x2c>
 8006f76:	6833      	ldr	r3, [r6, #0]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d022      	beq.n	8006fc2 <__sfp+0x6e>
 8006f7c:	6836      	ldr	r6, [r6, #0]
 8006f7e:	e7f6      	b.n	8006f6e <__sfp+0x1a>
 8006f80:	220c      	movs	r2, #12
 8006f82:	5ea5      	ldrsh	r5, [r4, r2]
 8006f84:	2d00      	cmp	r5, #0
 8006f86:	d11a      	bne.n	8006fbe <__sfp+0x6a>
 8006f88:	0020      	movs	r0, r4
 8006f8a:	4b15      	ldr	r3, [pc, #84]	; (8006fe0 <__sfp+0x8c>)
 8006f8c:	3058      	adds	r0, #88	; 0x58
 8006f8e:	60e3      	str	r3, [r4, #12]
 8006f90:	6665      	str	r5, [r4, #100]	; 0x64
 8006f92:	f000 f847 	bl	8007024 <__retarget_lock_init_recursive>
 8006f96:	f7ff ff8d 	bl	8006eb4 <__sfp_lock_release>
 8006f9a:	0020      	movs	r0, r4
 8006f9c:	2208      	movs	r2, #8
 8006f9e:	0029      	movs	r1, r5
 8006fa0:	6025      	str	r5, [r4, #0]
 8006fa2:	60a5      	str	r5, [r4, #8]
 8006fa4:	6065      	str	r5, [r4, #4]
 8006fa6:	6125      	str	r5, [r4, #16]
 8006fa8:	6165      	str	r5, [r4, #20]
 8006faa:	61a5      	str	r5, [r4, #24]
 8006fac:	305c      	adds	r0, #92	; 0x5c
 8006fae:	f7fe f9b7 	bl	8005320 <memset>
 8006fb2:	6365      	str	r5, [r4, #52]	; 0x34
 8006fb4:	63a5      	str	r5, [r4, #56]	; 0x38
 8006fb6:	64a5      	str	r5, [r4, #72]	; 0x48
 8006fb8:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006fba:	0020      	movs	r0, r4
 8006fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fbe:	3468      	adds	r4, #104	; 0x68
 8006fc0:	e7d7      	b.n	8006f72 <__sfp+0x1e>
 8006fc2:	2104      	movs	r1, #4
 8006fc4:	0038      	movs	r0, r7
 8006fc6:	f7ff ff57 	bl	8006e78 <__sfmoreglue>
 8006fca:	1e04      	subs	r4, r0, #0
 8006fcc:	6030      	str	r0, [r6, #0]
 8006fce:	d1d5      	bne.n	8006f7c <__sfp+0x28>
 8006fd0:	f7ff ff70 	bl	8006eb4 <__sfp_lock_release>
 8006fd4:	230c      	movs	r3, #12
 8006fd6:	603b      	str	r3, [r7, #0]
 8006fd8:	e7ef      	b.n	8006fba <__sfp+0x66>
 8006fda:	46c0      	nop			; (mov r8, r8)
 8006fdc:	08007510 	.word	0x08007510
 8006fe0:	ffff0001 	.word	0xffff0001

08006fe4 <_fwalk_reent>:
 8006fe4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fe6:	0004      	movs	r4, r0
 8006fe8:	0006      	movs	r6, r0
 8006fea:	2700      	movs	r7, #0
 8006fec:	9101      	str	r1, [sp, #4]
 8006fee:	3448      	adds	r4, #72	; 0x48
 8006ff0:	6863      	ldr	r3, [r4, #4]
 8006ff2:	68a5      	ldr	r5, [r4, #8]
 8006ff4:	9300      	str	r3, [sp, #0]
 8006ff6:	9b00      	ldr	r3, [sp, #0]
 8006ff8:	3b01      	subs	r3, #1
 8006ffa:	9300      	str	r3, [sp, #0]
 8006ffc:	d504      	bpl.n	8007008 <_fwalk_reent+0x24>
 8006ffe:	6824      	ldr	r4, [r4, #0]
 8007000:	2c00      	cmp	r4, #0
 8007002:	d1f5      	bne.n	8006ff0 <_fwalk_reent+0xc>
 8007004:	0038      	movs	r0, r7
 8007006:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007008:	89ab      	ldrh	r3, [r5, #12]
 800700a:	2b01      	cmp	r3, #1
 800700c:	d908      	bls.n	8007020 <_fwalk_reent+0x3c>
 800700e:	220e      	movs	r2, #14
 8007010:	5eab      	ldrsh	r3, [r5, r2]
 8007012:	3301      	adds	r3, #1
 8007014:	d004      	beq.n	8007020 <_fwalk_reent+0x3c>
 8007016:	0029      	movs	r1, r5
 8007018:	0030      	movs	r0, r6
 800701a:	9b01      	ldr	r3, [sp, #4]
 800701c:	4798      	blx	r3
 800701e:	4307      	orrs	r7, r0
 8007020:	3568      	adds	r5, #104	; 0x68
 8007022:	e7e8      	b.n	8006ff6 <_fwalk_reent+0x12>

08007024 <__retarget_lock_init_recursive>:
 8007024:	4770      	bx	lr

08007026 <__retarget_lock_acquire_recursive>:
 8007026:	4770      	bx	lr

08007028 <__retarget_lock_release_recursive>:
 8007028:	4770      	bx	lr
	...

0800702c <__swhatbuf_r>:
 800702c:	b570      	push	{r4, r5, r6, lr}
 800702e:	000e      	movs	r6, r1
 8007030:	001d      	movs	r5, r3
 8007032:	230e      	movs	r3, #14
 8007034:	5ec9      	ldrsh	r1, [r1, r3]
 8007036:	0014      	movs	r4, r2
 8007038:	b096      	sub	sp, #88	; 0x58
 800703a:	2900      	cmp	r1, #0
 800703c:	da08      	bge.n	8007050 <__swhatbuf_r+0x24>
 800703e:	220c      	movs	r2, #12
 8007040:	5eb3      	ldrsh	r3, [r6, r2]
 8007042:	2200      	movs	r2, #0
 8007044:	602a      	str	r2, [r5, #0]
 8007046:	061b      	lsls	r3, r3, #24
 8007048:	d411      	bmi.n	800706e <__swhatbuf_r+0x42>
 800704a:	2380      	movs	r3, #128	; 0x80
 800704c:	00db      	lsls	r3, r3, #3
 800704e:	e00f      	b.n	8007070 <__swhatbuf_r+0x44>
 8007050:	466a      	mov	r2, sp
 8007052:	f000 f909 	bl	8007268 <_fstat_r>
 8007056:	2800      	cmp	r0, #0
 8007058:	dbf1      	blt.n	800703e <__swhatbuf_r+0x12>
 800705a:	23f0      	movs	r3, #240	; 0xf0
 800705c:	9901      	ldr	r1, [sp, #4]
 800705e:	021b      	lsls	r3, r3, #8
 8007060:	4019      	ands	r1, r3
 8007062:	4b05      	ldr	r3, [pc, #20]	; (8007078 <__swhatbuf_r+0x4c>)
 8007064:	18c9      	adds	r1, r1, r3
 8007066:	424b      	negs	r3, r1
 8007068:	4159      	adcs	r1, r3
 800706a:	6029      	str	r1, [r5, #0]
 800706c:	e7ed      	b.n	800704a <__swhatbuf_r+0x1e>
 800706e:	2340      	movs	r3, #64	; 0x40
 8007070:	2000      	movs	r0, #0
 8007072:	6023      	str	r3, [r4, #0]
 8007074:	b016      	add	sp, #88	; 0x58
 8007076:	bd70      	pop	{r4, r5, r6, pc}
 8007078:	ffffe000 	.word	0xffffe000

0800707c <__smakebuf_r>:
 800707c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800707e:	2602      	movs	r6, #2
 8007080:	898b      	ldrh	r3, [r1, #12]
 8007082:	0005      	movs	r5, r0
 8007084:	000c      	movs	r4, r1
 8007086:	4233      	tst	r3, r6
 8007088:	d006      	beq.n	8007098 <__smakebuf_r+0x1c>
 800708a:	0023      	movs	r3, r4
 800708c:	3347      	adds	r3, #71	; 0x47
 800708e:	6023      	str	r3, [r4, #0]
 8007090:	6123      	str	r3, [r4, #16]
 8007092:	2301      	movs	r3, #1
 8007094:	6163      	str	r3, [r4, #20]
 8007096:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8007098:	466a      	mov	r2, sp
 800709a:	ab01      	add	r3, sp, #4
 800709c:	f7ff ffc6 	bl	800702c <__swhatbuf_r>
 80070a0:	9900      	ldr	r1, [sp, #0]
 80070a2:	0007      	movs	r7, r0
 80070a4:	0028      	movs	r0, r5
 80070a6:	f7fe fb61 	bl	800576c <_malloc_r>
 80070aa:	2800      	cmp	r0, #0
 80070ac:	d108      	bne.n	80070c0 <__smakebuf_r+0x44>
 80070ae:	220c      	movs	r2, #12
 80070b0:	5ea3      	ldrsh	r3, [r4, r2]
 80070b2:	059a      	lsls	r2, r3, #22
 80070b4:	d4ef      	bmi.n	8007096 <__smakebuf_r+0x1a>
 80070b6:	2203      	movs	r2, #3
 80070b8:	4393      	bics	r3, r2
 80070ba:	431e      	orrs	r6, r3
 80070bc:	81a6      	strh	r6, [r4, #12]
 80070be:	e7e4      	b.n	800708a <__smakebuf_r+0xe>
 80070c0:	4b0f      	ldr	r3, [pc, #60]	; (8007100 <__smakebuf_r+0x84>)
 80070c2:	62ab      	str	r3, [r5, #40]	; 0x28
 80070c4:	2380      	movs	r3, #128	; 0x80
 80070c6:	89a2      	ldrh	r2, [r4, #12]
 80070c8:	6020      	str	r0, [r4, #0]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	81a3      	strh	r3, [r4, #12]
 80070ce:	9b00      	ldr	r3, [sp, #0]
 80070d0:	6120      	str	r0, [r4, #16]
 80070d2:	6163      	str	r3, [r4, #20]
 80070d4:	9b01      	ldr	r3, [sp, #4]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00d      	beq.n	80070f6 <__smakebuf_r+0x7a>
 80070da:	0028      	movs	r0, r5
 80070dc:	230e      	movs	r3, #14
 80070de:	5ee1      	ldrsh	r1, [r4, r3]
 80070e0:	f000 f8d4 	bl	800728c <_isatty_r>
 80070e4:	2800      	cmp	r0, #0
 80070e6:	d006      	beq.n	80070f6 <__smakebuf_r+0x7a>
 80070e8:	2203      	movs	r2, #3
 80070ea:	89a3      	ldrh	r3, [r4, #12]
 80070ec:	4393      	bics	r3, r2
 80070ee:	001a      	movs	r2, r3
 80070f0:	2301      	movs	r3, #1
 80070f2:	4313      	orrs	r3, r2
 80070f4:	81a3      	strh	r3, [r4, #12]
 80070f6:	89a0      	ldrh	r0, [r4, #12]
 80070f8:	4307      	orrs	r7, r0
 80070fa:	81a7      	strh	r7, [r4, #12]
 80070fc:	e7cb      	b.n	8007096 <__smakebuf_r+0x1a>
 80070fe:	46c0      	nop			; (mov r8, r8)
 8007100:	08006e69 	.word	0x08006e69

08007104 <memchr>:
 8007104:	b2c9      	uxtb	r1, r1
 8007106:	1882      	adds	r2, r0, r2
 8007108:	4290      	cmp	r0, r2
 800710a:	d101      	bne.n	8007110 <memchr+0xc>
 800710c:	2000      	movs	r0, #0
 800710e:	4770      	bx	lr
 8007110:	7803      	ldrb	r3, [r0, #0]
 8007112:	428b      	cmp	r3, r1
 8007114:	d0fb      	beq.n	800710e <memchr+0xa>
 8007116:	3001      	adds	r0, #1
 8007118:	e7f6      	b.n	8007108 <memchr+0x4>

0800711a <memcpy>:
 800711a:	2300      	movs	r3, #0
 800711c:	b510      	push	{r4, lr}
 800711e:	429a      	cmp	r2, r3
 8007120:	d100      	bne.n	8007124 <memcpy+0xa>
 8007122:	bd10      	pop	{r4, pc}
 8007124:	5ccc      	ldrb	r4, [r1, r3]
 8007126:	54c4      	strb	r4, [r0, r3]
 8007128:	3301      	adds	r3, #1
 800712a:	e7f8      	b.n	800711e <memcpy+0x4>

0800712c <memmove>:
 800712c:	b510      	push	{r4, lr}
 800712e:	4288      	cmp	r0, r1
 8007130:	d902      	bls.n	8007138 <memmove+0xc>
 8007132:	188b      	adds	r3, r1, r2
 8007134:	4298      	cmp	r0, r3
 8007136:	d303      	bcc.n	8007140 <memmove+0x14>
 8007138:	2300      	movs	r3, #0
 800713a:	e007      	b.n	800714c <memmove+0x20>
 800713c:	5c8b      	ldrb	r3, [r1, r2]
 800713e:	5483      	strb	r3, [r0, r2]
 8007140:	3a01      	subs	r2, #1
 8007142:	d2fb      	bcs.n	800713c <memmove+0x10>
 8007144:	bd10      	pop	{r4, pc}
 8007146:	5ccc      	ldrb	r4, [r1, r3]
 8007148:	54c4      	strb	r4, [r0, r3]
 800714a:	3301      	adds	r3, #1
 800714c:	429a      	cmp	r2, r3
 800714e:	d1fa      	bne.n	8007146 <memmove+0x1a>
 8007150:	e7f8      	b.n	8007144 <memmove+0x18>
	...

08007154 <__malloc_lock>:
 8007154:	b510      	push	{r4, lr}
 8007156:	4802      	ldr	r0, [pc, #8]	; (8007160 <__malloc_lock+0xc>)
 8007158:	f7ff ff65 	bl	8007026 <__retarget_lock_acquire_recursive>
 800715c:	bd10      	pop	{r4, pc}
 800715e:	46c0      	nop			; (mov r8, r8)
 8007160:	200004e8 	.word	0x200004e8

08007164 <__malloc_unlock>:
 8007164:	b510      	push	{r4, lr}
 8007166:	4802      	ldr	r0, [pc, #8]	; (8007170 <__malloc_unlock+0xc>)
 8007168:	f7ff ff5e 	bl	8007028 <__retarget_lock_release_recursive>
 800716c:	bd10      	pop	{r4, pc}
 800716e:	46c0      	nop			; (mov r8, r8)
 8007170:	200004e8 	.word	0x200004e8

08007174 <_realloc_r>:
 8007174:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007176:	0007      	movs	r7, r0
 8007178:	000e      	movs	r6, r1
 800717a:	0014      	movs	r4, r2
 800717c:	2900      	cmp	r1, #0
 800717e:	d105      	bne.n	800718c <_realloc_r+0x18>
 8007180:	0011      	movs	r1, r2
 8007182:	f7fe faf3 	bl	800576c <_malloc_r>
 8007186:	0005      	movs	r5, r0
 8007188:	0028      	movs	r0, r5
 800718a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800718c:	2a00      	cmp	r2, #0
 800718e:	d103      	bne.n	8007198 <_realloc_r+0x24>
 8007190:	f7fe fa80 	bl	8005694 <_free_r>
 8007194:	0025      	movs	r5, r4
 8007196:	e7f7      	b.n	8007188 <_realloc_r+0x14>
 8007198:	f000 f88a 	bl	80072b0 <_malloc_usable_size_r>
 800719c:	9001      	str	r0, [sp, #4]
 800719e:	4284      	cmp	r4, r0
 80071a0:	d803      	bhi.n	80071aa <_realloc_r+0x36>
 80071a2:	0035      	movs	r5, r6
 80071a4:	0843      	lsrs	r3, r0, #1
 80071a6:	42a3      	cmp	r3, r4
 80071a8:	d3ee      	bcc.n	8007188 <_realloc_r+0x14>
 80071aa:	0021      	movs	r1, r4
 80071ac:	0038      	movs	r0, r7
 80071ae:	f7fe fadd 	bl	800576c <_malloc_r>
 80071b2:	1e05      	subs	r5, r0, #0
 80071b4:	d0e8      	beq.n	8007188 <_realloc_r+0x14>
 80071b6:	9b01      	ldr	r3, [sp, #4]
 80071b8:	0022      	movs	r2, r4
 80071ba:	429c      	cmp	r4, r3
 80071bc:	d900      	bls.n	80071c0 <_realloc_r+0x4c>
 80071be:	001a      	movs	r2, r3
 80071c0:	0031      	movs	r1, r6
 80071c2:	0028      	movs	r0, r5
 80071c4:	f7ff ffa9 	bl	800711a <memcpy>
 80071c8:	0031      	movs	r1, r6
 80071ca:	0038      	movs	r0, r7
 80071cc:	f7fe fa62 	bl	8005694 <_free_r>
 80071d0:	e7da      	b.n	8007188 <_realloc_r+0x14>

080071d2 <_raise_r>:
 80071d2:	b570      	push	{r4, r5, r6, lr}
 80071d4:	0004      	movs	r4, r0
 80071d6:	000d      	movs	r5, r1
 80071d8:	291f      	cmp	r1, #31
 80071da:	d904      	bls.n	80071e6 <_raise_r+0x14>
 80071dc:	2316      	movs	r3, #22
 80071de:	6003      	str	r3, [r0, #0]
 80071e0:	2001      	movs	r0, #1
 80071e2:	4240      	negs	r0, r0
 80071e4:	bd70      	pop	{r4, r5, r6, pc}
 80071e6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d004      	beq.n	80071f6 <_raise_r+0x24>
 80071ec:	008a      	lsls	r2, r1, #2
 80071ee:	189b      	adds	r3, r3, r2
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	2a00      	cmp	r2, #0
 80071f4:	d108      	bne.n	8007208 <_raise_r+0x36>
 80071f6:	0020      	movs	r0, r4
 80071f8:	f000 f832 	bl	8007260 <_getpid_r>
 80071fc:	002a      	movs	r2, r5
 80071fe:	0001      	movs	r1, r0
 8007200:	0020      	movs	r0, r4
 8007202:	f000 f81b 	bl	800723c <_kill_r>
 8007206:	e7ed      	b.n	80071e4 <_raise_r+0x12>
 8007208:	2000      	movs	r0, #0
 800720a:	2a01      	cmp	r2, #1
 800720c:	d0ea      	beq.n	80071e4 <_raise_r+0x12>
 800720e:	1c51      	adds	r1, r2, #1
 8007210:	d103      	bne.n	800721a <_raise_r+0x48>
 8007212:	2316      	movs	r3, #22
 8007214:	3001      	adds	r0, #1
 8007216:	6023      	str	r3, [r4, #0]
 8007218:	e7e4      	b.n	80071e4 <_raise_r+0x12>
 800721a:	2400      	movs	r4, #0
 800721c:	0028      	movs	r0, r5
 800721e:	601c      	str	r4, [r3, #0]
 8007220:	4790      	blx	r2
 8007222:	0020      	movs	r0, r4
 8007224:	e7de      	b.n	80071e4 <_raise_r+0x12>
	...

08007228 <raise>:
 8007228:	b510      	push	{r4, lr}
 800722a:	4b03      	ldr	r3, [pc, #12]	; (8007238 <raise+0x10>)
 800722c:	0001      	movs	r1, r0
 800722e:	6818      	ldr	r0, [r3, #0]
 8007230:	f7ff ffcf 	bl	80071d2 <_raise_r>
 8007234:	bd10      	pop	{r4, pc}
 8007236:	46c0      	nop			; (mov r8, r8)
 8007238:	20000090 	.word	0x20000090

0800723c <_kill_r>:
 800723c:	2300      	movs	r3, #0
 800723e:	b570      	push	{r4, r5, r6, lr}
 8007240:	4d06      	ldr	r5, [pc, #24]	; (800725c <_kill_r+0x20>)
 8007242:	0004      	movs	r4, r0
 8007244:	0008      	movs	r0, r1
 8007246:	0011      	movs	r1, r2
 8007248:	602b      	str	r3, [r5, #0]
 800724a:	f7f9 ffcb 	bl	80011e4 <_kill>
 800724e:	1c43      	adds	r3, r0, #1
 8007250:	d103      	bne.n	800725a <_kill_r+0x1e>
 8007252:	682b      	ldr	r3, [r5, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d000      	beq.n	800725a <_kill_r+0x1e>
 8007258:	6023      	str	r3, [r4, #0]
 800725a:	bd70      	pop	{r4, r5, r6, pc}
 800725c:	200004e4 	.word	0x200004e4

08007260 <_getpid_r>:
 8007260:	b510      	push	{r4, lr}
 8007262:	f7f9 ffb9 	bl	80011d8 <_getpid>
 8007266:	bd10      	pop	{r4, pc}

08007268 <_fstat_r>:
 8007268:	2300      	movs	r3, #0
 800726a:	b570      	push	{r4, r5, r6, lr}
 800726c:	4d06      	ldr	r5, [pc, #24]	; (8007288 <_fstat_r+0x20>)
 800726e:	0004      	movs	r4, r0
 8007270:	0008      	movs	r0, r1
 8007272:	0011      	movs	r1, r2
 8007274:	602b      	str	r3, [r5, #0]
 8007276:	f7fa f814 	bl	80012a2 <_fstat>
 800727a:	1c43      	adds	r3, r0, #1
 800727c:	d103      	bne.n	8007286 <_fstat_r+0x1e>
 800727e:	682b      	ldr	r3, [r5, #0]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d000      	beq.n	8007286 <_fstat_r+0x1e>
 8007284:	6023      	str	r3, [r4, #0]
 8007286:	bd70      	pop	{r4, r5, r6, pc}
 8007288:	200004e4 	.word	0x200004e4

0800728c <_isatty_r>:
 800728c:	2300      	movs	r3, #0
 800728e:	b570      	push	{r4, r5, r6, lr}
 8007290:	4d06      	ldr	r5, [pc, #24]	; (80072ac <_isatty_r+0x20>)
 8007292:	0004      	movs	r4, r0
 8007294:	0008      	movs	r0, r1
 8007296:	602b      	str	r3, [r5, #0]
 8007298:	f7fa f811 	bl	80012be <_isatty>
 800729c:	1c43      	adds	r3, r0, #1
 800729e:	d103      	bne.n	80072a8 <_isatty_r+0x1c>
 80072a0:	682b      	ldr	r3, [r5, #0]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d000      	beq.n	80072a8 <_isatty_r+0x1c>
 80072a6:	6023      	str	r3, [r4, #0]
 80072a8:	bd70      	pop	{r4, r5, r6, pc}
 80072aa:	46c0      	nop			; (mov r8, r8)
 80072ac:	200004e4 	.word	0x200004e4

080072b0 <_malloc_usable_size_r>:
 80072b0:	1f0b      	subs	r3, r1, #4
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	1f18      	subs	r0, r3, #4
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	da01      	bge.n	80072be <_malloc_usable_size_r+0xe>
 80072ba:	580b      	ldr	r3, [r1, r0]
 80072bc:	18c0      	adds	r0, r0, r3
 80072be:	4770      	bx	lr

080072c0 <_init>:
 80072c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072c2:	46c0      	nop			; (mov r8, r8)
 80072c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072c6:	bc08      	pop	{r3}
 80072c8:	469e      	mov	lr, r3
 80072ca:	4770      	bx	lr

080072cc <_fini>:
 80072cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ce:	46c0      	nop			; (mov r8, r8)
 80072d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072d2:	bc08      	pop	{r3}
 80072d4:	469e      	mov	lr, r3
 80072d6:	4770      	bx	lr
