Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: lcd_driver_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd_driver_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd_driver_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lcd_driver_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lcd_driver.v" in library work
Compiling verilog file "lcd_driver_top.v" in library work
Module <lcd_driver> compiled
Module <lcd_driver_top> compiled
No errors in compilation
Analysis of file <"lcd_driver_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lcd_driver_top> in library <work>.

Analyzing hierarchy for module <lcd_driver> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lcd_driver_top>.
Module <lcd_driver_top> is correct for synthesis.
 
Analyzing module <lcd_driver> in library <work>.
WARNING:Xst:790 - "lcd_driver.v" line 257: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "lcd_driver.v" line 305: Index value(s) does not match array range, simulation mismatch.
Module <lcd_driver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <lcd_w> in unit <lcd_driver> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <lcd_driver>.
    Related source file is "lcd_driver.v".
    Found finite state machine <FSM_0> for signal <temp>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | temp$not0000              (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <db>.
    Found 1-bit register for signal <lcd_e>.
    Found 1-bit register for signal <lcd_rs>.
    Found 20-bit up counter for signal <counter>.
    Found 7-bit down accumulator for signal <inp1_state>.
    Found 7-bit down accumulator for signal <inp2_state>.
    Found 11-bit comparator greater for signal <lcd_e$cmp_gt0000> created at line 291.
    Found 11-bit comparator greater for signal <lcd_e$cmp_gt0001> created at line 241.
    Found 11-bit comparator less for signal <lcd_e$cmp_lt0000> created at line 291.
    Found 11-bit comparator less for signal <lcd_e$cmp_lt0001> created at line 241.
    Found 11-bit register for signal <state>.
    Found 11-bit adder for signal <state$share0000>.
    Found 11-bit comparator greatequal for signal <temp$cmp_ge0000> created at line 241.
    Found 11-bit comparator greatequal for signal <temp$cmp_ge0001> created at line 291.
    Found 11-bit comparator lessequal for signal <temp$cmp_le0000> created at line 241.
    Found 11-bit comparator lessequal for signal <temp$cmp_le0001> created at line 291.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 Accumulator(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <lcd_driver> synthesized.


Synthesizing Unit <lcd_driver_top>.
    Related source file is "lcd_driver_top.v".
WARNING:Xst:653 - Signal <inp2> is used but never assigned. This sourceless signal will be automatically connected to value 01001001010010010101010000100000010010110100000101001110010100000101010101010010001000000010000000100000001000000010000000100000.
WARNING:Xst:653 - Signal <inp1> is used but never assigned. This sourceless signal will be automatically connected to value 01110010011010010111010001100101011100110110100000100000011000010110111001100100001000000110100101101110011001000110000101101100.
Unit <lcd_driver_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Accumulators                                         : 2
 7-bit down accumulator                                : 2
# Registers                                            : 4
 1-bit register                                        : 2
 11-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 8
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <d1/temp/FSM> on signal <temp[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Accumulators                                         : 2
 7-bit down accumulator                                : 2
# Registers                                            : 17
 Flip-Flops                                            : 17
# Comparators                                          : 8
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <inp1_state_0> has a constant value of 1 in block <lcd_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inp1_state_1> has a constant value of 1 in block <lcd_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inp2_state_0> has a constant value of 1 in block <lcd_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inp2_state_1> has a constant value of 1 in block <lcd_driver>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lcd_driver_top> ...

Optimizing unit <lcd_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd_driver_top, actual ratio is 3.
FlipFlop d1/state_0 has been replicated 1 time(s)
FlipFlop d1/state_1 has been replicated 1 time(s)
FlipFlop d1/state_3 has been replicated 1 time(s)
FlipFlop d1/state_5 has been replicated 2 time(s)
FlipFlop d1/state_6 has been replicated 1 time(s)
FlipFlop d1/state_7 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <lcd_driver_top> :
	Found 2-bit shift register for signal <d1/temp_FSM_FFd1>.
Unit <lcd_driver_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd_driver_top.ngr
Top Level Output File Name         : lcd_driver_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 407
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 29
#      LUT2                        : 10
#      LUT2_D                      : 7
#      LUT2_L                      : 5
#      LUT3                        : 27
#      LUT3_D                      : 13
#      LUT3_L                      : 7
#      LUT4                        : 158
#      LUT4_D                      : 18
#      LUT4_L                      : 47
#      MUXCY                       : 34
#      MUXF5                       : 15
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 56
#      FDE                         : 36
#      FDR                         : 20
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      168  out of   4656     3%  
 Number of Slice Flip Flops:             56  out of   9312     0%  
 Number of 4 input LUTs:                326  out of   9312     3%  
    Number used as logic:               325
    Number used as Shift registers:       1
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 57    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.059ns (Maximum Frequency: 110.384MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.496ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.059ns (frequency: 110.384MHz)
  Total number of paths / destination ports: 5093 / 114
-------------------------------------------------------------------------
Delay:               9.059ns (Levels of Logic = 6)
  Source:            d1/state_9 (FF)
  Destination:       d1/db_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: d1/state_9 to d1/db_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.591   0.932  d1/state_9 (d1/state_9)
     LUT3_D:I0->O         26   0.704   1.264  d1/state_mux0000<7>213 (d1/N47)
     LUT4:I3->O            8   0.704   0.761  d1/lcd_rs_and00001 (d1/lcd_rs_and0000)
     LUT4:I3->O            2   0.704   0.451  d1/db_mux0002<3>55 (d1/db_mux0002<3>55)
     LUT4:I3->O            1   0.704   0.424  d1/db_mux0002<3>126 (d1/db_mux0002<3>126)
     LUT4_L:I3->LO         1   0.704   0.104  d1/db_mux0002<1>1259_SW4 (N26)
     LUT4:I3->O            1   0.704   0.000  d1/db_mux0002<3>162 (d1/db_mux0002<3>)
     FDE:D                     0.308          d1/db_3
    ----------------------------------------
    Total                      9.059ns (5.123ns logic, 3.936ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            d1/lcd_rs (FF)
  Destination:       lcd_rs (PAD)
  Source Clock:      clk rising

  Data Path: d1/lcd_rs to lcd_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.633  d1/lcd_rs (d1/lcd_rs)
     OBUF:I->O                 3.272          lcd_rs_OBUF (lcd_rs)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 9.89 secs
 
--> 


Total memory usage is 527568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

