<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p568" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_568{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_568{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_568{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t4_568{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_568{left:154px;bottom:1084px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t6_568{left:69px;bottom:1062px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t7_568{left:69px;bottom:1045px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t8_568{left:69px;bottom:1028px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t9_568{left:69px;bottom:1011px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_568{left:69px;bottom:985px;}
#tb_568{left:95px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#tc_568{left:95px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_568{left:69px;bottom:945px;}
#te_568{left:95px;bottom:949px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tf_568{left:95px;bottom:924px;letter-spacing:-0.13px;}
#tg_568{left:121px;bottom:924px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_568{left:121px;bottom:898px;}
#ti_568{left:147px;bottom:900px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_568{left:121px;bottom:873px;}
#tk_568{left:147px;bottom:875px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_568{left:146px;bottom:859px;letter-spacing:-0.3px;word-spacing:-0.26px;}
#tm_568{left:95px;bottom:834px;letter-spacing:-0.26px;}
#tn_568{left:121px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_568{left:69px;bottom:784px;letter-spacing:-0.09px;}
#tp_568{left:154px;bottom:784px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tq_568{left:69px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_568{left:69px;bottom:735px;}
#ts_568{left:95px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_568{left:95px;bottom:722px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tu_568{left:95px;bottom:705px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tv_568{left:69px;bottom:682px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_568{left:69px;bottom:665px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_568{left:69px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_568{left:69px;bottom:580px;letter-spacing:0.16px;}
#tz_568{left:150px;bottom:580px;letter-spacing:0.21px;word-spacing:-0.02px;}
#t10_568{left:69px;bottom:557px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#t11_568{left:69px;bottom:540px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_568{left:69px;bottom:523px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_568{left:814px;bottom:530px;}
#t14_568{left:830px;bottom:523px;letter-spacing:-0.14px;}
#t15_568{left:69px;bottom:506px;letter-spacing:-0.15px;word-spacing:-1.43px;}
#t16_568{left:69px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_568{left:69px;bottom:431px;letter-spacing:0.13px;}
#t18_568{left:151px;bottom:431px;letter-spacing:0.15px;word-spacing:0.01px;}
#t19_568{left:69px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_568{left:69px;bottom:392px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1b_568{left:69px;bottom:375px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1c_568{left:69px;bottom:358px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_568{left:69px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_568{left:69px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#t1f_568{left:69px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_568{left:69px;bottom:285px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_568{left:69px;bottom:268px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#t1i_568{left:69px;bottom:251px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t1j_568{left:69px;bottom:234px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1k_568{left:69px;bottom:176px;letter-spacing:0.13px;}
#t1l_568{left:151px;bottom:176px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1m_568{left:69px;bottom:153px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1n_568{left:69px;bottom:137px;letter-spacing:-0.16px;word-spacing:-0.42px;}

.s1_568{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_568{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_568{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_568{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_568{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_568{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_568{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_568{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s9_568{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts568" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg568Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg568" style="-webkit-user-select: none;"><object width="935" height="1210" data="568/568.svg" type="image/svg+xml" id="pdf568" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_568" class="t s1_568">16-16 </span><span id="t2_568" class="t s1_568">Vol. 3B </span>
<span id="t3_568" class="t s2_568">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_568" class="t s3_568">16.5.2.2 </span><span id="t5_568" class="t s3_568">CMCI Threshold Management </span>
<span id="t6_568" class="t s4_568">The Corrected MC error threshold field, IA32_MCi_CTL2[14:0], is architecturally defined. Specifically, all these bits </span>
<span id="t7_568" class="t s4_568">are writable by software, but different processor implementations may choose to implement less than 15 bits as </span>
<span id="t8_568" class="t s4_568">threshold for the overflow comparison with IA32_MCi_STATUS[52:38]. The following describes techniques that </span>
<span id="t9_568" class="t s4_568">software can manage CMCI threshold to be compatible with changes in implementation characteristics: </span>
<span id="ta_568" class="t s5_568">• </span><span id="tb_568" class="t s4_568">Software can set the initial threshold value to 1 by writing 1 to IA32_MCi_CTL2[14:0]. This will cause overflow </span>
<span id="tc_568" class="t s4_568">condition on every corrected MC error and generates a CMCI interrupt. </span>
<span id="td_568" class="t s5_568">• </span><span id="te_568" class="t s4_568">To increase the threshold and reduce the frequency of CMCI servicing: </span>
<span id="tf_568" class="t s4_568">a. </span><span id="tg_568" class="t s4_568">Find the maximum threshold value a given processor implementation supports. The steps are: </span>
<span id="th_568" class="t s6_568">• </span><span id="ti_568" class="t s4_568">Write 7FFFH to IA32_MCi_CTL2[14:0], </span>
<span id="tj_568" class="t s6_568">• </span><span id="tk_568" class="t s4_568">Read back IA32_MCi_CTL2[14:0]; these 15 bits (14:0) contain the maximum threshold supported by </span>
<span id="tl_568" class="t s4_568">the processor. </span>
<span id="tm_568" class="t s4_568">b. </span><span id="tn_568" class="t s4_568">Increase the threshold to a value below the maximum value discovered using step a. </span>
<span id="to_568" class="t s3_568">16.5.2.3 </span><span id="tp_568" class="t s3_568">CMCI Interrupt Handler </span>
<span id="tq_568" class="t s4_568">The following describes techniques system software may consider to implement a CMCI service routine: </span>
<span id="tr_568" class="t s5_568">• </span><span id="ts_568" class="t s4_568">The service routine examines its private per-thread data structure to check which set of MC banks it has </span>
<span id="tt_568" class="t s4_568">ownership. If the thread does not have ownership of a given MC bank, proceed to the next MC bank. Ownership </span>
<span id="tu_568" class="t s4_568">is determined at initialization time which is described in Section 16.5.2.1. </span>
<span id="tv_568" class="t s4_568">If the thread had claimed ownership to an MC bank, this technique will allow each logical processors to handle </span>
<span id="tw_568" class="t s4_568">corrected MC errors independently and requires no synchronization to access shared MSR resources. Consult </span>
<span id="tx_568" class="t s4_568">Example 16-5 for guidelines on logging when processing CMCI. </span>
<span id="ty_568" class="t s7_568">16.6 </span><span id="tz_568" class="t s7_568">RECOVERY OF UNCORRECTED RECOVERABLE (UCR) ERRORS </span>
<span id="t10_568" class="t s4_568">Recovery of uncorrected recoverable machine check errors is an enhancement in machine-check architecture. The </span>
<span id="t11_568" class="t s4_568">first processor that supports this feature is 45 nm Intel 64 processor on which CPUID reports DisplayFamily_Dis- </span>
<span id="t12_568" class="t s4_568">playModel as 06H_2EH; see the CPUID instruction in Chapter 3, “Instruction Set Reference, A-L‚” in the Intel </span>
<span id="t13_568" class="t s8_568">® </span>
<span id="t14_568" class="t s4_568">64 </span>
<span id="t15_568" class="t s4_568">and IA-32 Architectures Software Developer’s Manual, Volume 2A. This allows system software to perform recovery </span>
<span id="t16_568" class="t s4_568">action on a certain class of uncorrected errors and continue execution. </span>
<span id="t17_568" class="t s9_568">16.6.1 </span><span id="t18_568" class="t s9_568">Detection of Software Error Recovery Support </span>
<span id="t19_568" class="t s4_568">Software must use bit 24 of IA32_MCG_CAP (MCG_SER_P) to detect the presence of software error recovery </span>
<span id="t1a_568" class="t s4_568">support (see Figure 16-2). When IA32_MCG_CAP[24] is set, this indicates that the processor supports software </span>
<span id="t1b_568" class="t s4_568">error recovery. When this bit is clear, this indicates that there is no support for error recovery from the processor </span>
<span id="t1c_568" class="t s4_568">and the primary responsibility of the machine check handler is logging the machine check error information and </span>
<span id="t1d_568" class="t s4_568">shutting down the system. </span>
<span id="t1e_568" class="t s4_568">The new class of architectural MCA errors from which system software can attempt recovery is called Uncorrected </span>
<span id="t1f_568" class="t s4_568">Recoverable (UCR) Errors. UCR errors are uncorrected errors that have been detected and signaled but have not </span>
<span id="t1g_568" class="t s4_568">corrupted the processor context. For certain UCR errors, this means that once system software has performed a </span>
<span id="t1h_568" class="t s4_568">certain recovery action, it is possible to continue execution on this processor. UCR error reporting provides an error </span>
<span id="t1i_568" class="t s4_568">containment mechanism for data poisoning. The machine check handler will use the error log information from the </span>
<span id="t1j_568" class="t s4_568">error reporting registers to analyze and implement specific error recovery actions for UCR errors. </span>
<span id="t1k_568" class="t s9_568">16.6.2 </span><span id="t1l_568" class="t s9_568">UCR Error Reporting and Logging </span>
<span id="t1m_568" class="t s4_568">IA32_MCi_STATUS MSR is used for reporting UCR errors and existing corrected or uncorrected errors. The defini- </span>
<span id="t1n_568" class="t s4_568">tions of IA32_MCi_STATUS, including bit fields to identify UCR errors, is shown in Figure 16-6. UCR errors can be </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
