{"sha": "24cd339b9b17d7c26ce741bf3a72c5670cf7166d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjRjZDMzOWI5YjE3ZDdjMjZjZTc0MWJmM2E3MmM1NjcwY2Y3MTY2ZA==", "commit": {"author": {"name": "Carl Love", "email": "cel@us.ibm.com", "date": "2017-11-13T22:40:18Z"}, "committer": {"name": "Carl Love", "email": "carll@gcc.gnu.org", "date": "2017-11-13T22:40:18Z"}, "message": "altivec.md (altivec_vsumsws_be): Add define_expand.\n\ngcc/ChangeLog:\n\n2017-11-13  Carl Love  <cel@us.ibm.com>\n\n\t* config/rs6000/altivec.md (altivec_vsumsws_be): Add define_expand.\n\ngcc/testsuite/ChangeLog:\n\n2017-11-13 Carl Love  <cel@us.ibm.com>\n\n\t* gcc.target/powerpc/builtin-vec-sums-be-int.c: New test file.\n\nFrom-SVN: r254714", "tree": {"sha": "304f101568a9ee5005c56aea5670f7d493c55e14", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/304f101568a9ee5005c56aea5670f7d493c55e14"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/24cd339b9b17d7c26ce741bf3a72c5670cf7166d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/24cd339b9b17d7c26ce741bf3a72c5670cf7166d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/24cd339b9b17d7c26ce741bf3a72c5670cf7166d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/24cd339b9b17d7c26ce741bf3a72c5670cf7166d/comments", "author": {"login": "carlelove", "id": 86435705, "node_id": "MDQ6VXNlcjg2NDM1NzA1", "avatar_url": "https://avatars.githubusercontent.com/u/86435705?v=4", "gravatar_id": "", "url": "https://api.github.com/users/carlelove", "html_url": "https://github.com/carlelove", "followers_url": "https://api.github.com/users/carlelove/followers", "following_url": "https://api.github.com/users/carlelove/following{/other_user}", "gists_url": "https://api.github.com/users/carlelove/gists{/gist_id}", "starred_url": "https://api.github.com/users/carlelove/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/carlelove/subscriptions", "organizations_url": "https://api.github.com/users/carlelove/orgs", "repos_url": "https://api.github.com/users/carlelove/repos", "events_url": "https://api.github.com/users/carlelove/events{/privacy}", "received_events_url": "https://api.github.com/users/carlelove/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "c1051bf7d8c99d056c6ae3353eb2b61751293d2f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c1051bf7d8c99d056c6ae3353eb2b61751293d2f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c1051bf7d8c99d056c6ae3353eb2b61751293d2f"}], "stats": {"total": 25, "additions": 25, "deletions": 0}, "files": [{"sha": "13a60e8ed7d4676a108ea448edd6bf9465369a09", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/24cd339b9b17d7c26ce741bf3a72c5670cf7166d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/24cd339b9b17d7c26ce741bf3a72c5670cf7166d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=24cd339b9b17d7c26ce741bf3a72c5670cf7166d", "patch": "@@ -1,3 +1,7 @@\n+2017-11-13  Carl Love  <cel@us.ibm.com>\n+\n+\t* config/rs6000/altivec.md (altivec_vsumsws_be): Add define_expand.\n+\n 2017-11-13  Tom Tromey  <tom@tromey.com>\n \n \t* doc/cpp.texi (Variadic Macros): Document __VA_OPT__."}, {"sha": "1ef98e3701220f6acdc6fd1ce93501d2709cb70a", "filename": "gcc/config/rs6000/rs6000-builtin.def", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/24cd339b9b17d7c26ce741bf3a72c5670cf7166d/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/24cd339b9b17d7c26ce741bf3a72c5670cf7166d/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def?ref=24cd339b9b17d7c26ce741bf3a72c5670cf7166d", "patch": "@@ -1079,6 +1079,7 @@ BU_ALTIVEC_2 (VSUM4SBS,\t      \"vsum4sbs\",\tCONST,\taltivec_vsum4sbs)\n BU_ALTIVEC_2 (VSUM4SHS,\t      \"vsum4shs\",\tCONST,\taltivec_vsum4shs)\n BU_ALTIVEC_2 (VSUM2SWS,\t      \"vsum2sws\",\tCONST,\taltivec_vsum2sws)\n BU_ALTIVEC_2 (VSUMSWS,\t      \"vsumsws\",\tCONST,\taltivec_vsumsws)\n+BU_ALTIVEC_2 (VSUMSWS_BE,     \"vsumsws_be\",\tCONST,\taltivec_vsumsws_direct)\n BU_ALTIVEC_2 (VXOR,\t      \"vxor\",\t\tCONST,\txorv4si3)\n BU_ALTIVEC_2 (COPYSIGN_V4SF,  \"copysignfp\",\tCONST,\tvector_copysignv4sf3)\n "}, {"sha": "e5226149996a6e54c74a601be027650a11f4bfd2", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/24cd339b9b17d7c26ce741bf3a72c5670cf7166d/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/24cd339b9b17d7c26ce741bf3a72c5670cf7166d/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=24cd339b9b17d7c26ce741bf3a72c5670cf7166d", "patch": "@@ -1,3 +1,7 @@\n+2017-11-13 Carl Love  <cel@us.ibm.com>\n+\n+\t* gcc.target/powerpc/builtin-vec-sums-be-int.c: New test file.\n+\n 2017-11-13  Tom Tromey  <tom@tromey.com>\n \n \t* c-c++-common/cpp/va-opt-pedantic.c: New file."}, {"sha": "b4dfd0637e472c88660069d3bfc8b258e5073f83", "filename": "gcc/testsuite/gcc.target/powerpc/builtin-vec-sums-be-int.c", "status": "added", "additions": 16, "deletions": 0, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/24cd339b9b17d7c26ce741bf3a72c5670cf7166d/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltin-vec-sums-be-int.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/24cd339b9b17d7c26ce741bf3a72c5670cf7166d/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltin-vec-sums-be-int.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltin-vec-sums-be-int.c?ref=24cd339b9b17d7c26ce741bf3a72c5670cf7166d", "patch": "@@ -0,0 +1,16 @@\n+/* Test for the __builtin_altivec_vsumsws_be() builtin.\n+   It produces just the instruction vsumsws in LE and BE modes.  */\n+\n+/* { dg-do compile } */\n+/* { dg-require-effective-target powerpc_altivec_ok } */\n+/* { dg-options \"-maltivec -O2\" } */\n+\n+#include <altivec.h>\n+\n+vector signed int\n+test_vec_sums (vector signed int vsi2, vector signed int vsi3)\n+{\n+  return  __builtin_altivec_vsumsws_be (vsi2, vsi3);\n+}\n+\n+/* { dg-final { scan-assembler-times \"vsumsws\" 1 } } */"}]}