Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 4E892C14942
	for <lists+qemu-devel@lfdr.de>; Tue, 28 Oct 2025 13:20:16 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vDifp-0002zU-DJ; Tue, 28 Oct 2025 08:19:37 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <chenmiao@openatom.club>)
 id 1vDifl-0002xO-S5
 for qemu-devel@nongnu.org; Tue, 28 Oct 2025 08:19:34 -0400
Received: from sg-1-38.ptr.blmpb.com ([118.26.132.38])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <chenmiao@openatom.club>)
 id 1vDifb-0002ZG-AE
 for qemu-devel@nongnu.org; Tue, 28 Oct 2025 08:19:33 -0400
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;
 s=s1; d=openatom-club.20200927.dkim.feishu.cn; t=1761653935;
 h=from:subject:mime-version:from:date:message-id:subject:to:cc:
 reply-to:content-type:mime-version:in-reply-to:message-id;
 bh=sMXf/lo/HvV0A9AiG0yj/K66aOBjaBR4OpT/zH5x14k=;
 b=qKfFgGrXNgICOEECY3lk66VZOJbBo3lI0pei7icQzgxrIETn/c4FtQdVbFVQpoFWlJC4sC
 pKkFWivIzsGJauKfRqix8lF5Nn6FleptR4xEweYhGRzqm7BuecHGLVbWUHYZJchMDC6/Q/
 kaTJjK69wobg/GRi95yJG1huhyEcVnDE3pThax7+ElIrxcFFIKMrc53O0Mmpx+PEu18MnB
 UWhPJqacFA+Qu6iPrJLuadTpF5dF6JmgE20se37f+bMW8/6evPpltf8rvmA5r8c5bykaXE
 qH4Rb19xbP/iQkyqRrxSDqy5PzfBzWzS0YC7NNW1qd0kWWyuKiA9jra7kanbWw==
References: <ec836b4e6e7521806eba90c4218593c144b103a7.1761644606.git.chenmiao@openatom.club>
 <CABgObfYiUkoS=0f603T-Aqs732j+2_VqopvgRFe-4Q6DJbrK-g@mail.gmail.com>
 <CABgObfZLCMEqvFyT+SL=_8tJRvcj6+XX8Yd4ZgLuToO45Siv0g@mail.gmail.com>
To: "Paolo Bonzini" <pbonzini@redhat.com>
From: "Chen Miao" <chenmiao@openatom.club>
Message-Id: <b4da05f2-b9eb-46f2-9117-9b3989083a9f@openatom.club>
Mime-Version: 1.0
Date: Tue, 28 Oct 2025 20:18:51 +0800
In-Reply-To: <CABgObfZLCMEqvFyT+SL=_8tJRvcj6+XX8Yd4ZgLuToO45Siv0g@mail.gmail.com>
X-Lms-Return-Path: <lba+26900b4ad+1c5a31+nongnu.org+chenmiao@openatom.club>
Cc: <zhao1.liu@intel.com>, <manos.pitsidianakis@linaro.org>, 
 <richard.henderson@linaro.org>, <philmd@linaro.org>, 
 <chao.liu@openatom.club>, <qemu-rust@nongnu.org>, 
 <qemu-devel@nongnu.org>, <hust-os-kernel-patches@googlegroups.com>
X-Original-From: Chen Miao <chenmiao@openatom.club>
User-Agent: Mozilla Thunderbird
Subject: Re: [RFC PATCH v2 5/5] rust/hw/gpio: Add the the first gpio device
 pcf8574
Received: from [198.18.0.1] ([114.249.194.57]) by smtp.feishu.cn with ESMTPS;
 Tue, 28 Oct 2025 20:18:52 +0800
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset=UTF-8
Received-SPF: pass client-ip=118.26.132.38;
 envelope-from=chenmiao@openatom.club; helo=sg-1-38.ptr.blmpb.com
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, MSGID_FROM_MTA_HEADER=0.001,
 RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 10/28/2025 8:14 PM, Paolo Bonzini wrote:
> On Tue, Oct 28, 2025 at 12:26=E2=80=AFPM Paolo Bonzini <pbonzini@redhat.c=
om> wrote:
>> If you were implementing a new serial device, for example, you would
>> just write a new directory in rust/hw/char.
>>
>> Even in that case, creating the meson.build file is more complex than
>> in C; I'm working on simplifying that by adding new features to Meson.
>>
>> In other words, you're not wrong at all but note that you are not
> Very important typo: you are *now* seeing the code from the point of
> view of someone implementing the Rust-to-C bridges.
>
> Paolo

Yes, I' ve come to realize this very clearly; I' ve found that many of the=
=20
suggestions you gave actually stem from my failure to fully grasp the=20
underlying design principles!

Chen Miao

>> seeing the code from the point of view of someone implementing the
>> Rust-to-C bridges, not someone implementing a new device, because
>> there are no I2C devices yet in QEMU that are written in Rust. I agree
>> that this is a relatively large work, on the other it only has to be
>> done once.
>>
>>> Moreover, the mechanisms of bindings and wrappers are overly redundant,=
 and
>>> there is no clear indication that they are mandatory. These constructs =
generate
>>> a large number of similar structures in the final compilation artifacts=
. Could
>>> we design a more generic approach to bindings and wrappers?
>> Bindings are redundant across crates, indeed. It is probably possible
>> to improve how they work.
>>
>>> Additionally, vmstate has not been fully implemented for the PCF8574 (t=
o be
>>> precise, it is not yet complete). During the implementation, I encounte=
red an
>>> issue: initially, I tried to directly transliterate the C struct =E2=80=
=94 that is, I
>>> attempted to configure vmstate and handle other aspects directly via fi=
eld
>>> mappings. However, I eventually found that some internal APIs were inco=
mpatible.
>>> To make it work, I had to isolate those "potentially mutable values" in=
to a
>>> separate structure, akin to something like a "PL011Register", in order =
for it
>>> to function correctly.
>> This is correct and intended. It isolates the interior-mutable parts
>> of the struct and in the future it can be used to support
>> multi-threaded devices too.
>>
>>> +// impl_vmstate_struct!(
>>> +//     I2CSlave,
>>> +//     VMStateDescriptionBuilder::<I2CSlave>::new()
>>> +//         .name(c"I2CSlave")
>>> +//         .version_id(1)
>>> +//         .minimum_version_id(1)
>>> +//         .post_load(&I2CSlave::post_load)
>>> +//         .fields(vmstate_fields! {
>>> +//             vmstate_of!(I2CSlave, address),
>>> +//         })
>>> +//         .build()
>>> +// );
>> This is not needed, instead you can implement VMState for I2CSlave:
>>
>> impl_vmstate_c_struct!(I2CSlave, bindings::vmstate_i2c_slave);
>>
>>> +bilge =3D { version =3D "0.2.0" }
>>> +bilge-impl =3D { version =3D "0.2.0" }
>>> +chardev =3D { path =3D "../../../chardev" }
>> You don't need these.
>>
>>> +_libpcf8574_bindings_inc_rs =3D rust.bindgen(
>>> +  input: 'wrapper.h',
>>> +  dependencies: common_ss.all_dependencies(),
>>> +  output: 'bindings.inc.rs',
>>> +  include_directories: bindings_incdir,
>>> +  bindgen_version: ['>=3D0.60.0'],
>>> +  args: bindgen_args_common,
>>> +  c_args: bindgen_c_args,
>>> +)
>> You also don't need bindgen for this simple device...
>>
>>> +_libpcf8574_rs =3D static_library(
>>> +  'pcf8574',
>>> +  structured_sources(
>>> +    [
>>> +      'src/lib.rs',
>>> +      'src/bindings.rs',
>>> +      'src/device.rs',
>>> +    ],
>>> +    {'.' : _libpcf8574_bindings_inc_rs},
>> ... and therefore you don't need structured_sources, just 'src/lib.rs'.
>>
>>> +    bilge_rs,
>>> +    bilge_impl_rs,
>>> +    chardev_rs,
>> Also remove unneeded crates from here.
>>
>>> --- /dev/null
>>> +++ b/rust/hw/gpio/pcf8574/src/device.rs
>>> @@ -0,0 +1,180 @@
>>> +// Copyright 2025 HUST OpenAtom Open Source Club.
>>> +// Author(s): Chen Miao <chenmiao@openatom.club>
>>> +// SPDX-License-Identifier: GPL-2.0-or-later
>>> +
>>> +use std::slice::from_ref;
>>> +
>>> +// use common::static_assert;
>>> +use bql::BqlRefCell;
>>> +use hwcore::{
>>> +    bindings, DeviceClass, DeviceImpl, DeviceMethods, DeviceState, I2C=
Slave, I2CSlaveImpl,
>>> +    InterruptSource, ResetType, ResettablePhasesImpl,
>>> +};
>>> +use migration::{
>>> +    self, impl_vmstate_struct, vmstate_fields, vmstate_of, VMStateDesc=
ription,
>>> +    VMStateDescriptionBuilder,
>>> +};
>>> +use qom::{qom_isa, IsA, Object, ObjectImpl, ObjectType, ParentField};
>>> +use util::Result;
>>> +
>>> +const PORTS_COUNT: usize =3D 8;
>>> +
>>> +#[repr(C)]
>>> +#[derive(Debug, Default)]
>>> +pub struct PCF8574StateInner {
>>> +    pub lastrq: u8,
>>> +    pub input: u8,
>>> +    pub output: u8,
>>> +}
>> This is small and simple enough that it can be Copy.
>>
>>> +#[repr(C)]
>>> +#[derive(qom::Object, hwcore::Device)]
>>> +pub struct PCF8574State {
>>> +    pub parent_obj: ParentField<I2CSlave>,
>>> +    pub inner: BqlRefCell<PCF8574StateInner>,
>>> +    pub handler: [InterruptSource; PORTS_COUNT],
>>> +    pub intrq: InterruptSource,
>>> +}
>>> +
>>> +// static_assert!(size_of::<PCF8574State>() <=3D size_of::<crate::bind=
ings::PCF8574State>());
>>> +
>>> +qom_isa!(PCF8574State: I2CSlave, DeviceState, Object);
>>> +
>>> +#[allow(dead_code)]
>>> +trait PCF8574Impl: I2CSlaveImpl + IsA<PCF8574State> {}
>>> +
>>> +unsafe impl ObjectType for PCF8574State {
>>> +    type Class =3D DeviceClass;
>>> +    const TYPE_NAME: &'static std::ffi::CStr =3D crate::TYPE_PCF8574;
>>> +}
>>> +
>>> +impl PCF8574Impl for PCF8574State {}
>>> +
>>> +impl ObjectImpl for PCF8574State {
>>> +    type ParentType =3D I2CSlave;
>>> +    const CLASS_INIT: fn(&mut Self::Class) =3D Self::Class::class_init=
::<Self>;
>>> +}
>>> +
>>> +impl DeviceImpl for PCF8574State {
>>> +    const VMSTATE: Option<migration::VMStateDescription<Self>> =3D Som=
e(VMSTATE_PCF8574);
>>> +    const REALIZE: Option<fn(&Self) -> util::Result<()>> =3D Some(Self=
::realize);
>>> +}
>>> +
>>> +impl ResettablePhasesImpl for PCF8574State {
>>> +    const HOLD: Option<fn(&Self, ResetType)> =3D Some(Self::reset_hold=
);
>>> +}
>>> +
>>> +impl I2CSlaveImpl for PCF8574State {
>>> +    const SEND: Option<fn(&Self, data: u8) -> util::Result<bool>> =3D =
Some(Self::send);
>>> +    const RECV: Option<fn(&Self) -> util::Result<bool>> =3D Some(Self:=
:recv);
>>> +    const SEND_ASYNC: Option<fn(&Self, data: u8)> =3D None;
>>> +    const EVENT: Option<fn(&Self, event: hwcore::I2CEvent) -> util::Re=
sult<hwcore::I2CEvent>> =3D
>>> +        None;
>>> +    const MATCH_AND_ADD: Option<
>>> +        fn(
>>> +            &Self,
>>> +            address: u8,
>>> +            broadcast: bool,
>>> +            current_devs: *mut bindings::I2CNodeList,
>>> +        ) -> Result<bool>,
>>> +    > =3D None;
>> You don't need to redeclare the ones that are "None".
>>
>>> +}
>>> +
>>> +impl PCF8574State {
>>> +    fn send(&self, data: u8) -> Result<bool> {
>>> +        let prev =3D self.line_state();
>>> +        self.inner.borrow_mut().output =3D data;
>> I think you can use a function like
>>
>> impl PCF8574Inner {
>>      pub fn line_state(&self) {
>>           self.input & self.output
>>      }
>>
>>      pub fn set_outputs(&mut self, data: u32) -> PCF8574Inner {
>>           let prev =3D self.line_state();
>>           self.output =3D data;
>>           let actual =3D self.line_state();
>>           self
>>       }
>> }
>>
>> by making PCF8574Inner "Copy". This removes a lot of the borrows you nee=
d below.
>>
>>> +        let actual =3D self.line_state();
>>> +
>>> +        let mut diff =3D actual ^ prev;
>>> +        while diff !=3D 0 {
>>> +            let line =3D diff.trailing_zeros() as u8;
>>> +            if let Some(handler) =3D self.handler.get(line as usize) {
>>> +                if handler.get() {
>>> +                    handler.set((actual >> line) & 1 =3D=3D 1);
>>> +                }
>> There's no need to check if a GPIO line is connected, InterruptSource
>> handles it. (This can also be changed in the C version).
>>
>>> +    fn recv(&self) -> Result<bool> {
>>> +        let line_state =3D self.line_state();
>>> +        if self.inner.borrow().lastrq !=3D line_state {
>>> +            self.inner.borrow_mut().lastrq =3D line_state;
>> Same here, part of the logic can be moved to PCF8574Inner:
>>
>>      pub fn receive(&mut self, data: u32) -> (bool, u32) {
>>           let prev =3D self.lastrq;
>>           let actual =3D self.line_state();
>>           self.lastrq =3D actual;
>>           (prev !=3D actual, actual)
>>       }
>>
>> The second element of the tuple is needed because...
>>
>>> +            if self.intrq.get() {
>>> +                self.intrq.raise();
>>> +            }
>>> +        }
>>> +
>>> +        Ok(true)
>> ... RECV should return a byte, not a bool.
>>
>>> +    }
>>> +
>>> +    fn realize(&self) -> util::Result<()> {
>>> +        self.init_gpio_in(self.handler_size(), PCF8574State::gpio_set)=
;
>>> +        self.init_gpio_out(from_ref(&self.handler[0]));
>>> +        self.init_gpio_out_named(from_ref(&self.intrq), "nINT", 1);
>>> +        Ok(())
>>> +        // unsafe {
>>> +        //   bindings::qdev_init_gpio_in(addr_of_mut!(*self), Self::gp=
io_set, Self::handler_size as c_int);
>>> +        //   bindings::qdev_init_gpio_out(addr_of_mut!(*self), Interru=
ptSource::slice_as_ptr(self.handler), Self::handler_size as c_int);
>>> +        //   bindings::qdev_init_gpio_out_named(addr_of_mut!(*self), s=
elf.intrq, c"nINT", 1);
>>> +        // }
>>> +    }
>>> +
>>> +    fn gpio_set(&self, line: u32, level: u32) {
>>> +        assert!(line < self.handler_size());
>>> +
>>> +        match level {
>>> +            0 =3D> self.inner.borrow_mut().input &=3D !(1 << line),
>>> +            _ =3D> self.inner.borrow_mut().input |=3D 1 << line,
>>> +        }
>> Again, move this to PCF8574Inner. deposit is in
>> common::bitops::IntegerExt and lets you write this:
>>
>>      pub fn set_input(&mut self, n: u32, value: u32) -> bool {
>>           self.input =3D self.input.deposit(n, 1, value);
>>           self.line_state() !=3D self.lastrq
>>       }
>>
>>> +        if self.line_state() !=3D self.inner.borrow().lastrq && self.i=
ntrq.get() {
>>> +            self.intrq.raise();
>>> +        }
>>> +    }
>>> +
>>> +    fn handler_size(&self) -> u32 {
>>> +        self.handler.len() as u32
>>> +    }
>>> +!(
>>> +    fn line_state(&self) -> u8 {
>>> +        let inner =3D self.inner.borrow();
>>> +        inner.input & inner.output
>>> +    }
>>> +
>>> +    fn reset_hold(&self, _type: ResetType) {}
>> This should clear PCF8574Inner (it can be another method in there).
>>
>>> +}
>>> +
>>> +impl_vmstate_struct!(
>>> +    PCF8574StateInner,
>>> +    VMStateDescriptionBuilder::<PCF8574StateInner>::new()
>>> +        .name(c"pcf8574/inner")
>>> +        .version_id(0)
>>> +        .minimum_version_id(0)
>>> +        .fields(vmstate_fields! {
>>> +            vmstate_of!(PCF8574StateInner, lastrq),
>>> +            vmstate_of!(PCF8574StateInner, input),
>>> +            vmstate_of!(PCF8574StateInner, output),
>>> +        })
>>> +        .build()
>>> +);
>>> +
>>> +pub const VMSTATE_PCF8574: VMStateDescription<PCF8574State> =3D
>>> +    VMStateDescriptionBuilder::<PCF8574State>::new()
>>> +        .name(c"pcf8574")
>>> +        .version_id(0)
>>> +        .minimum_version_id(0)
>>> +        .fields(vmstate_fields! {
>>> +            // TODO
>>> +            // vmstate_of!(PCF8574State, parent_obj),
>> You're right, for this to work you'll need to add
>>
>> impl_vmstate_transparent!(ParentField<T> where T: VMState);
>>
>> to rust/qom/src/qom.rs and
>>
>> impl_vmstate_transparent!(std::mem::ManuallyDrop<T> where T: VMState);
>>
>> to rust/migration/src/vmstate.rs.  I'll send a patch for this.
>>
>> But really -- not a bad job at all!  Thanks very much for trying,
>> remember that Zhao and Manos and myself have been working on this for
>> over a year.  Your experience and your suggestions will be precious,
>> so please let us know what can be done better.
>>
>> Paolo

