
---------- Begin Simulation Statistics ----------
final_tick                               13751584021962                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72406                       # Simulator instruction rate (inst/s)
host_mem_usage                               17513760                       # Number of bytes of host memory used
host_op_rate                                   116927                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5165.89                       # Real time elapsed on the host
host_tick_rate                                6297349                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   374042286                       # Number of instructions simulated
sim_ops                                     604034151                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032531                       # Number of seconds simulated
sim_ticks                                 32531426676                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests         3140                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops           48                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1077728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        14828                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2126701                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        14876                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  21                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   27                       # Number of integer alu accesses
system.cpu0.num_int_insts                          27                       # number of integer instructions
system.cpu0.num_int_register_reads                 49                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            5                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       22     81.48%     81.48% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::MemRead                       5     18.52%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2529400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          215                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5059505                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          215                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2176504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          191                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      4353572                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          191                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu2.num_int_insts                           8                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       449205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          575                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       899094                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          575                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu3.num_int_insts                          16                       # number of integer instructions
system.cpu3.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       12     50.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      6     25.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      8.33%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1992695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops           15                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        4018444                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops               15                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1669208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3419943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         38142807                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        21311252                       # number of cc regfile writes
system.switch_cpus0.committedInsts           34956061                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             64402479                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.794707                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.794707                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           569869                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          276636                       # number of floating regfile writes
system.switch_cpus0.idleCycles                5531787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       213964                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         8322222                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.721849                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            16649171                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           5609180                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26025452                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     11480428                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1345                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        17664                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      5893482                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     73475610                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     11039991                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       357257                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts     70518805                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        133739                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      4184873                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        192471                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      4404048                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4542                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       162220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        51744                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers         85477750                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             70270380                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.589645                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         50401562                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.719306                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              70452103                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       105743889                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       56421867                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.357819                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.357819                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       272072      0.38%      0.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     53465657     75.44%     75.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        47129      0.07%     75.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       193466      0.27%     76.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         7379      0.01%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            4      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        34190      0.05%     76.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt         8628      0.01%     76.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        61923      0.09%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10957957     15.46%     91.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      5295071      7.47%     99.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       171988      0.24%     99.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       360603      0.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      70876067                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         739173                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      1394357                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       639265                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      1031107                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1920985                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.027103                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1440513     74.99%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu          2853      0.15%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt            10      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc          144      0.01%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        221089     11.51%     86.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172188      8.96%     95.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        48282      2.51%     98.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        35906      1.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      71785807                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    234538457                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     69631115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     81521938                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          73469828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued         70876067                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         5782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      9073077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        99546                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4311                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     10876333                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     92160154                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.769053                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.881863                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     74989059     81.37%     81.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2874109      3.12%     84.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2437054      2.64%     87.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2191915      2.38%     89.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      2100220      2.28%     91.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1962780      2.13%     93.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2341340      2.54%     96.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1820131      1.97%     98.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      1443546      1.57%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     92160154                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.725506                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       730878                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       546289                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     11480428                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5893482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       34220873                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                97691941                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  26315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        165500700                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       117704679                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            423135512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.390768                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.390768                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        362172504                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       162813786                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  86726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       118013                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29338786                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.400683                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            52560374                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           2292087                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        4577616                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     50437395                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          585                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      2305502                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    431520970                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     50268287                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       128852                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    429911269                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         24662                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       178437                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        174354                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       204264                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       114812                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         3201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        644022194                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            429032143                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.589640                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        379741492                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.391684                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             429795667                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       379262880                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      225144776                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.559065                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.559065                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       684646      0.16%      0.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    215305177     50.07%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        35846      0.01%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        28733      0.01%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc     37956176      8.83%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     37952029      8.83%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     47520694     11.05%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     37950628      8.82%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39331473      9.15%     96.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       924590      0.22%     97.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     10980838      2.55%     99.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      1369276      0.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     430040128                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      174419152                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    348200903                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    173715675                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    178381492                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1451014                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003374                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         386892     26.66%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu          3355      0.23%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            1      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt          707      0.05%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91833      6.33%     33.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       334287     23.04%     56.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       439047     30.26%     86.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       194892     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     256387344                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    610937854                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    255316468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    261524894                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         431520417                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        430040128                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded          553                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined      8385341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         2279                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          470                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      4869570                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     97605215                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.405913                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.839940                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18027302     18.47%     18.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3084714      3.16%     21.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      6414916      6.57%     28.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7204175      7.38%     35.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10484275     10.74%     46.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12399568     12.70%     59.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10697190     10.96%     69.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9949623     10.19%     80.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19343452     19.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     97605215                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.402002                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads        14649                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        47848                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     50437395                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      2305502                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      111303389                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                97691941                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          2213186                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         1047385                       # number of cc regfile writes
system.switch_cpus2.committedInsts           61603277                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             67723282                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.585824                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.585824                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        113161952                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        51054829                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   8593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         1336                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches          390673                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.841136                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            41019054                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           7577585                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       17975773                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     19037476                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts           98                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      7589222                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     67785561                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     33441469                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          690                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     82172236                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        212311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     16045736                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          1589                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     16288031                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          520                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         1323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect           13                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         93305354                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             67753981                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.534398                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         49862161                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.693547                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              67754478                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        90689228                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        8731485                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.630587                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.630587                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      9845521     11.98%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu           14      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     19267003     23.45%     35.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       380232      0.46%     35.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     35.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     11660448     14.19%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11464429     13.95%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite           10      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     21977673     26.75%     90.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      7577596      9.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      82172926                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       74154996                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    140848847                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     58632188                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     58698607                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            9702803                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.118078                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         123472      1.27%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      1475164     15.20%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1222659     12.60%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2241430     23.10%     52.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite            0      0.00%     52.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      4009622     41.32%     93.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       630456      6.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      17720733                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    130883742                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      9121793                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes      9149753                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          67785561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         82172926                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined        62279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued          586                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       105946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     97683348                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.841217                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.950797                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     78989473     80.86%     80.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2002614      2.05%     82.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      2022307      2.07%     84.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1643978      1.68%     86.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4736011      4.85%     91.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2725652      2.79%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2144202      2.20%     96.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1596640      1.63%     98.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1822471      1.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     97683348                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.841143                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads       648685                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       179019                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     19037476                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7589222                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       43068098                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                97691941                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads          7273311                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes         7380793                       # number of cc regfile writes
system.switch_cpus3.committedInsts           27482889                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             48772784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.554646                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.554646                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         50287121                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        38214501                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 216041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        19220                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         1288072                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.527587                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            14169909                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           2400928                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        9074088                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     11727292                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        15567                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      2617219                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts     51947533                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     11768981                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        66401                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts     51540994                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         20050                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      7048066                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         44574                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      7078689                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect          405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        18815                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers         50219025                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count             51164870                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.662828                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers         33286557                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.523737                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent              51385377                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads        38229171                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        9242734                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.281322                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.281322                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       231311      0.45%      0.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13995132     27.12%     27.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          843      0.00%     27.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     27.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     10293552     19.95%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        13767      0.03%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          406      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd      6157834     11.93%     59.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       705182      1.37%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult      6016285     11.66%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1303229      2.53%     75.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       260404      0.50%     75.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     10488032     20.32%     95.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      2141418      4.15%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      51607395                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       40887886                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     81461319                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     40333020                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     42617653                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt             422882                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008194                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          11433      2.70%      2.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd         2941      0.70%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          1120      0.26%      3.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        41225      9.75%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv          242      0.06%     13.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        93601     22.13%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         42603     10.07%     45.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        42587     10.07%     55.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       160224     37.89%     93.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        26906      6.36%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      10911080                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    119666885                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     10831850                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     12504883                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded          51928738                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued         51607395                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        18795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined      3174596                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        14632                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        17229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      1757411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     97475900                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.529437                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.704796                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86531668     88.77%     88.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1602834      1.64%     90.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1236107      1.27%     91.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1039983      1.07%     92.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      1158248      1.19%     93.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1286354      1.32%     95.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1283442      1.32%     96.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1051128      1.08%     97.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2286136      2.35%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     97475900                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.528267                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads       999954                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1110546                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     11727292                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      2617219                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       16738122                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                97691941                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     12777799                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12777800                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     12822639                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12822640                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1149015                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1149019                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1154834                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1154838                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  61036305262                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  61036305262                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  61036305262                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  61036305262                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     13926814                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13926819                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     13977473                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13977478                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.800000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.082504                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082504                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.800000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.082621                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082621                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 53120.546957                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53120.362032                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 52852.882113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52852.699047                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4973                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             32                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   155.406250                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       667181                       # number of writebacks
system.cpu0.dcache.writebacks::total           667181                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       454706                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       454706                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       454706                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       454706                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       694309                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       694309                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       697716                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       697716                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  35836378747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  35836378747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  36435070789                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  36435070789                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.049854                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.049854                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.049917                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.049917                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 51614.452278                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51614.452278                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 52220.489123                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52220.489123                       # average overall mshr miss latency
system.cpu0.dcache.replacements                667181                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data      7851440                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7851441                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1058573                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1058577                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  53638283358                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  53638283358                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data      8910013                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8910018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.800000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.118807                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.118808                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 50670.367899                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50670.176433                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       440357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       440357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       618216                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       618216                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  29294691651                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  29294691651                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 47385.851630                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47385.851630                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      4926359                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4926359                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        90442                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        90442                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   7398021904                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7398021904                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      5016801                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5016801                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.018028                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.018028                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 81798.521749                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81798.521749                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        14349                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        14349                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        76093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        76093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   6541687096                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6541687096                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.015168                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015168                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 85969.630531                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85969.630531                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        44840                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        44840                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         5819                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         5819                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        50659                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        50659                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.114866                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.114866                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         3407                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3407                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data    598692042                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    598692042                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.067254                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.067254                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 175724.109774                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 175724.109774                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.577529                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13522651                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           667693                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.252797                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.012392                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.565137                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000024                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999151                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999175                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        112487517                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       112487517                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           14                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      6106898                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6106912                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           14                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      6106898                       # number of overall hits
system.cpu0.icache.overall_hits::total        6106912                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       399177                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        399178                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       399177                       # number of overall misses
system.cpu0.icache.overall_misses::total       399178                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   5929835229                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5929835229                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   5929835229                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5929835229                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           15                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      6506075                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      6506090                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           15                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      6506075                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      6506090                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.066667                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.061355                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.061355                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.066667                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.061355                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.061355                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 14855.152549                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14855.115335                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 14855.152549                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14855.115335                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       380261                       # number of writebacks
system.cpu0.icache.writebacks::total           380261                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst        18172                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        18172                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst        18172                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        18172                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       381005                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       381005                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       381005                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       381005                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   4912912503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4912912503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   4912912503                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4912912503                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.058561                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.058561                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.058561                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.058561                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 12894.614252                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12894.614252                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 12894.614252                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12894.614252                       # average overall mshr miss latency
system.cpu0.icache.replacements                380261                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           14                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      6106898                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6106912                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       399177                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       399178                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   5929835229                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5929835229                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      6506075                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      6506090                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.066667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.061355                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.061355                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 14855.152549                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14855.115335                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst        18172                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        18172                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       381005                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       381005                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   4912912503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4912912503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.058561                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.058561                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 12894.614252                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12894.614252                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          500.886779                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6487918                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           381006                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            17.028388                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.071777                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   500.815002                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000140                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.978154                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.978294                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         52429726                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        52429726                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         15                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1002551                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       510458                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       916896                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        30552                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        30552                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         46148                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        46148                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1002551                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1142063                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2063659                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3205722                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     48707648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     85431488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           134139136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       380134                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               24328256                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1459163                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.012388                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.110907                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1441135     98.76%     98.76% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               17980      1.23%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                  48      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1459163                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1405788561                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           4.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      380712307                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      677233307                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.1                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       364630                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       313796                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         678426                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       364630                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       313796                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        678426                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        16165                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       353886                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       370056                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        16165                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       353886                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       370056                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst   3250086327                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  34564118863                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  37814205190                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst   3250086327                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  34564118863                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  37814205190                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       380795                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       667682                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1048482                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       380795                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       667682                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1048482                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.042451                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.530022                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.352945                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.042451                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.530022                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.352945                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 201056.995175                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 97670.206968                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 102185.088716                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 201056.995175                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 97670.206968                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 102185.088716                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       379897                       # number of writebacks
system.cpu0.l2cache.writebacks::total          379897                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        16154                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       353884                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       370038                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        16154                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       353884                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       370038                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst   3244002084                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  34446257842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  37690259926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst   3244002084                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  34446257842                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  37690259926                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.042422                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.530019                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.352927                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.042422                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.530019                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.352927                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 200817.264083                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97337.709085                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 101855.106573                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 200817.264083                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97337.709085                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 101855.106573                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               379897                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       326042                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       326042                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       326042                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       326042                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       719912                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       719912                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       719912                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       719912                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        30527                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        30527                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data       408591                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total       408591                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        30547                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        30547                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000655                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000655                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data 20429.550000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 20429.550000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       476190                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       476190                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000655                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000655                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 23809.500000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 23809.500000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        14569                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        14569                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        31577                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        31577                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   6314559786                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   6314559786                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        46146                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        46146                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.684285                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.684285                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 199973.391582                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 199973.391582                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        31577                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        31577                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6304044645                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   6304044645                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.684285                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.684285                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 199640.391582                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 199640.391582                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       364630                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       299227                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       663857                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        16165                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       322309                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       338479                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst   3250086327                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  28249559077                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  31499645404                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       380795                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       621536                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1002336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.042451                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.518569                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.337690                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 201056.995175                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 87647.441049                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 93062.332978                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst           11                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        16154                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       322307                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       338461                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst   3244002084                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  28142213197                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  31386215281                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.042422                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.518565                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.337672                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 200817.264083                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 87314.930166                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92732.147222                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4072.518856                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2124967                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          383993                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            5.533869                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   153.765992                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.011411                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.084330                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   387.451051                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3531.206072                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.037541                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000021                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.094593                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.862111                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.994267                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1415                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2601                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        34383753                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       34383753                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  32531416353                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32362.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32362.numOps                      0                       # Number of Ops committed
system.cpu0.thread32362.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     42679659                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42679661                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     42963245                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42963247                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      7505351                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7505352                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      7563205                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7563206                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  44885672990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44885672990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  44885672990                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44885672990                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     50185010                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     50185013                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     50526450                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     50526453                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.333333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.149554                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.149554                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.333333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.149688                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.149688                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  5980.489519                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  5980.488722                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  5934.742347                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  5934.741562                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       100596                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            234                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   429.897436                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2529400                       # number of writebacks
system.cpu1.dcache.writebacks::total          2529400                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      4989631                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4989631                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      4989631                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4989631                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2515720                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2515720                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2529912                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2529912                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  19848525866                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19848525866                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  23852009375                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  23852009375                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.050129                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.050071                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  7889.799288                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7889.799288                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  9427.999620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9427.999620                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2529400                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     42279906                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       42279908                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      7488615                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7488616                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  40586253120                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40586253120                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     49768521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49768524                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.333333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.150469                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150469                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  5419.727562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5419.726839                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4989627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4989627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2498988                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2498988                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  15554983113                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15554983113                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  6224.512928                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6224.512928                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       399753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        399753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        16736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   4299419870                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4299419870                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.040184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 256896.502749                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 256896.502749                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            4                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        16732                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        16732                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   4293542753                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4293542753                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 256606.667045                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 256606.667045                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       283586                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       283586                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        57854                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        57854                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       341440                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       341440                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.169441                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.169441                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        14192                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        14192                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   4003483509                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   4003483509                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.041565                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.041565                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 282094.384794                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 282094.384794                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.646093                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           45493160                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2529912                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.982112                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052597617                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001539                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.644554                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000003                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999306                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999309                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        406741536                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       406741536                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20356560                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20356581                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20356560                       # number of overall hits
system.cpu1.icache.overall_hits::total       20356581                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          214                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          214                       # number of overall misses
system.cpu1.icache.overall_misses::total          216                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     55396215                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     55396215                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     55396215                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     55396215                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20356774                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20356797                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20356774                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20356797                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.086957                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.086957                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 258860.817757                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 256463.958333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 258860.817757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 256463.958333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          190                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     50899050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     50899050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     50899050                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     50899050                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 267889.736842                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 267889.736842                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 267889.736842                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 267889.736842                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20356560                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20356581                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          214                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     55396215                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     55396215                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20356774                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20356797                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 258860.817757                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 256463.958333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     50899050                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     50899050                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 267889.736842                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 267889.736842                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          130.534017                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20356773                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         106024.859375                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   128.534017                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.251043                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.254949                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        162854568                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       162854568                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2513373                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty        71210                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2501790                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         16731                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        16731                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2513373                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7589226                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7589609                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    323795968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           323808192                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        43601                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2790464                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2573705                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000085                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.009203                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2573487     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 218      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2573705                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3369394566                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization          10.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2527381422                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.8                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2482428                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2482428                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2482428                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2482428                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        47483                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        47675                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        47483                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        47675                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     50767848                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  12993854805                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  13044622653                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     50767848                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  12993854805                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  13044622653                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2529911                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2530103                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2529911                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2530103                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.018769                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.018843                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.018769                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.018843                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 268612.952381                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 273652.776889                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 273615.577410                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 268612.952381                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 273652.776889                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 273615.577410                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        43600                       # number of writebacks
system.cpu1.l2cache.writebacks::total           43600                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        47483                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        47672                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        47483                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        47672                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     50704911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  12978042966                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  13028747877                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     50704911                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  12978042966                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  13028747877                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.018769                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.018842                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.018769                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.018842                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 268279.952381                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 273319.776889                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 273299.796044                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 268279.952381                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 273319.776889                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 273299.796044                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                43600                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks        55530                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        55530                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks        55530                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        55530                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      2473869                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      2473869                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      2473869                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      2473869                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1515                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1515                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        15216                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        15216                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   4276209843                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   4276209843                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.909450                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.909450                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 281033.769913                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 281033.769913                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        15216                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        15216                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4271142915                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   4271142915                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.909450                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.909450                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 280700.769913                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 280700.769913                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2480913                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2480913                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        32267                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        32459                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     50767848                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   8717644962                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   8768412810                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2513180                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2513372                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.012839                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.012915                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 268612.952381                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 270172.156135                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 270138.106842                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        32267                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        32456                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     50704911                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   8706900051                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   8757604962                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.012839                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012913                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 268279.952381                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 269839.156135                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 269830.076473                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3931.603228                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5059502                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           47696                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs          106.078120                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     2.547377                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.263042                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.193550                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    10.268552                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3918.330708                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000622                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000064                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000047                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.002507                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.956624                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.959864                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2672                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        80999744                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       80999744                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  32531416353                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-15504.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-15504.numOps                     0                       # Number of Ops committed
system.cpu1.thread-15504.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     17345725                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17345726                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     18028589                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18028590                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1881545                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1881552                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      6174345                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6174352                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 114681593354                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 114681593354                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 114681593354                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 114681593354                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     19227270                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19227278                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     24202934                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     24202942                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.875000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.097858                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.097858                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.875000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.255107                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.255107                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 60950.757677                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60950.530920                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 18573.888138                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 18573.867080                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     38113061                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1126477                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    33.833856                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2176504                       # number of writebacks
system.cpu2.dcache.writebacks::total          2176504                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1803584                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1803584                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1803584                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1803584                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        77961                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77961                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2177010                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2177010                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   7067640618                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7067640618                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 391423643541                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 391423643541                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.004055                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004055                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.089948                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.089948                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 90656.105206                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90656.105206                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 179798.734751                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 179798.734751                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2176504                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     10020053                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10020054                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            6                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1630808                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1630814                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 103989336570                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 103989336570                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     11650861                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11650868                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.857143                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.139973                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.139974                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 63765.530075                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 63765.295472                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1624257                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1624257                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data         6551                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6551                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   1189994148                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1189994148                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 181650.762937                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 181650.762937                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      7325672                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7325672                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       250737                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       250738                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  10692256784                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10692256784                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      7576409                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7576410                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.033094                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033095                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 42643.314644                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42643.144573                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       179327                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       179327                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        71410                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        71410                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5877646470                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5877646470                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.009425                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009425                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 82308.450777                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 82308.450777                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       682864                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       682864                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      4292800                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      4292800                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      4975664                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      4975664                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.862759                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.862759                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data      2099049                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total      2099049                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 384356002923                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 384356002923                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.421863                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.421863                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 183109.590545                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 183109.590545                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.891654                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           20205606                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2177016                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.281331                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.065075                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.826580                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000127                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999661                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999788                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        195800552                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       195800552                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      5372995                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5373022                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      5372995                       # number of overall hits
system.cpu2.icache.overall_hits::total        5373022                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      4960701                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4960701                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      4960701                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4960701                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           29                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      5373044                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5373073                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           29                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      5373044                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5373073                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.068966                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000009                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.068966                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000009                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 101238.795918                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 97268.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 101238.795918                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 97268.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      4944384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4944384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      4944384                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4944384                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 100905.795918                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 100905.795918                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 100905.795918                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 100905.795918                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      5372995                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5373022                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      4960701                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4960701                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      5373044                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5373073                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 101238.795918                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 97268.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      4944384                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4944384                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 100905.795918                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 100905.795918                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           50.994933                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5373073                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         105354.372549                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    48.994933                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.095693                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.099599                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         42984635                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        42984635                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2105657                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2833666                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       659002                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         71411                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        71410                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2105657                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      6530537                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            6530639                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    278625280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           278628544                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1316164                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               84234496                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       3493232                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000055                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.007394                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             3493041     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 191      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         3493232                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2899288143                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2174831991                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.7                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       856937                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         856937                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       856937                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        856937                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1320073                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1320131                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1320073                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1320131                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      4911750                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 385718074155                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 385722985905                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      4911750                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 385718074155                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 385722985905                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           49                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2177010                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2177068                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           49                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2177010                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2177068                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.606370                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.606380                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.606370                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.606380                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 100239.795918                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 292194.502997                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 292185.386075                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 100239.795918                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 292194.502997                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 292185.386075                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1316164                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1316164                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1320073                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1320122                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1320073                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1320122                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      4895433                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 385278490179                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 385283385612                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      4895433                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 385278490179                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 385283385612                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.606370                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.606376                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.606370                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.606376                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 99906.795918                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 291861.503249                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 291854.378317                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 99906.795918                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 291861.503249                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 291854.378317                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1316164                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1846680                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1846680                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1846680                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1846680                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       329824                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       329824                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       329824                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       329824                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        32470                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        32470                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        38940                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        38941                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   5665602393                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   5665602393                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        71410                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        71411                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.545302                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.545308                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 145495.695763                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 145491.959451                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        38940                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        38940                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5652635706                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   5652635706                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.545302                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.545294                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 145162.704314                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 145162.704314                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       824467                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       824467                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1281133                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1281190                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      4911750                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 380052471762                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 380057383512                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2105600                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2105657                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.608441                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.608451                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 100239.795918                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 296653.408945                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 296644.044609                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1281133                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1281182                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      4895433                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 379625854473                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 379630749906                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.608441                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608448                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 99906.795918                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 296320.408945                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 296312.896923                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4092.282018                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           4353571                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1320260                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.297510                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.970923                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.003512                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.012452                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.083207                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4091.211924                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000237                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000020                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.998831                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.999092                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          467                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         3362                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        70977412                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       70977412                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  32531416353                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32362.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32362.numOps                      0                       # Number of Ops committed
system.cpu2.thread32362.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     12251852                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        12251852                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     12362896                       # number of overall hits
system.cpu3.dcache.overall_hits::total       12362896                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      1386182                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1386186                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      1433528                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1433532                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 226054737902                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 226054737902                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 226054737902                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 226054737902                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     13638034                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     13638038                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     13796424                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     13796428                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.101641                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.101641                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.103906                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.103906                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 163077.242312                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 163076.771733                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 157691.191175                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 157690.751167                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       845702                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       277994                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12076                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            412                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.031633                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   674.742718                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       448880                       # number of writebacks
system.cpu3.dcache.writebacks::total           448880                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       969604                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       969604                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       969604                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       969604                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       416578                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       416578                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       449697                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       449697                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  60588181091                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  60588181091                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  69533211773                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69533211773                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.030545                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.030545                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.032595                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.032595                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 145442.584800                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 145442.584800                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 154622.360774                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 154622.360774                       # average overall mshr miss latency
system.cpu3.dcache.replacements                448880                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     10460336                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10460336                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      1332512                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1332516                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 221284241253                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 221284241253                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     11792848                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11792852                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.112993                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.112994                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 166065.477274                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 166064.978772                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       969601                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       969601                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       362911                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       362911                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  55836475965                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  55836475965                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.030774                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.030774                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 153857.215585                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 153857.215585                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      1791516                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1791516                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        53670                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        53670                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   4770496649                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4770496649                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      1845186                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1845186                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.029086                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.029086                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 88885.721055                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88885.721055                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        53667                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        53667                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   4751705126                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4751705126                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.029085                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.029085                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 88540.539363                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 88540.539363                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       111044                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       111044                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        47346                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        47346                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       158390                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       158390                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.298920                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.298920                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        33119                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        33119                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   8945030682                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   8945030682                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.209098                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.209098                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 270087.583623                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 270087.583623                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.675974                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           12812594                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           449392                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            28.510953                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.005447                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.670526                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000011                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999356                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999367                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        110820816                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       110820816                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      3455434                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3455449                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      3455434                       # number of overall hits
system.cpu3.icache.overall_hits::total        3455449                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          644                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           646                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          644                       # number of overall misses
system.cpu3.icache.overall_misses::total          646                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    148530987                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    148530987                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    148530987                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    148530987                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           17                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      3456078                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3456095                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           17                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      3456078                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3456095                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.117647                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000186                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.117647                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000186                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 230638.178571                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 229924.128483                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 230638.178571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 229924.128483                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           19                       # number of writebacks
system.cpu3.icache.writebacks::total               19                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          154                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          154                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          490                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          490                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          490                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          490                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    119132082                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    119132082                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    119132082                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    119132082                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 243126.697959                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 243126.697959                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 243126.697959                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 243126.697959                       # average overall mshr miss latency
system.cpu3.icache.replacements                    19                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      3455434                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3455449                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          644                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          646                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    148530987                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    148530987                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      3456078                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3456095                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.117647                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000186                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 230638.178571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 229924.128483                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          154                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          490                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          490                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    119132082                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    119132082                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 243126.697959                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 243126.697959                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          269.688050                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3455941                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              492                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7024.270325                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   267.688051                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.522828                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.526734                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         27649252                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        27649252                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         396523                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       187164                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       512894                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          306                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          306                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         53361                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        53361                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       396526                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1003                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      1348279                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            1349282                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        32704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     57489408                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            57522112                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       251159                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               16074176                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        701354                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000821                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.028646                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              700778     99.92%     99.92% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 576      0.08%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          701354                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       598363700                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         489842                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      449040510                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       194729                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         194729                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       194729                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        194729                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          490                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       254662                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       255158                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          490                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       254662                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       255158                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    118800414                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  68410411772                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  68529212186                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    118800414                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  68410411772                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  68529212186                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          490                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       449391                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       449887                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          490                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       449391                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       449887                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.566682                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.567160                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.566682                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.567160                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 242449.824490                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 268632.193935                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 268575.597026                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 242449.824490                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 268632.193935                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 268575.597026                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       251159                       # number of writebacks
system.cpu3.l2cache.writebacks::total          251159                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          490                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       254662                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       255152                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          490                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       254662                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       255152                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    118637244                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  68325610325                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  68444247569                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    118637244                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  68325610325                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  68444247569                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.566682                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.567147                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.566682                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.567147                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 242116.824490                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 268299.197858                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 268248.916603                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 242116.824490                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 268299.197858                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 268248.916603                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               251159                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       133911                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       133911                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       133911                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       133911                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       314987                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       314987                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       314987                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       314987                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          306                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          306                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          306                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          306                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        35967                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        35967                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        17394                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        17394                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   4580350398                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   4580350398                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        53361                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        53361                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.325968                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.325968                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 263329.331839                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 263329.331839                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        17394                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        17394                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4574558196                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   4574558196                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.325968                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.325968                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 262996.331839                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 262996.331839                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       158762                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       158762                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          490                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       237268                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       237764                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    118800414                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  63830061374                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  63948861788                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          490                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       396030                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       396526                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.599116                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.599618                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 242449.824490                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 269020.944139                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 268959.395821                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          490                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       237268                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       237758                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    118637244                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  63751052129                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  63869689373                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.599116                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.599603                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 242116.824490                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 268687.948350                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 268633.187413                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4076.989428                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            899088                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          255255                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            3.522313                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     2.812993                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.016939                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.027277                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     4.749494                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4068.382725                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000687                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000004                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000251                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.001160                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.993258                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.995359                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          588                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3290                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        14640711                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       14640711                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  32531416353                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1889876                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       2310362                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        735367                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            598435                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                29                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               24                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             103125                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            103124                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1889879                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1105875                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       138738                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3956234                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       760897                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5961744                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     47090176                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5827904                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    168710592                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     32367296                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                253995968                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1668482                       # Total snoops (count)
system.l3bus.snoopTraffic                    68482688                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3694369                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000004                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.002015                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3694354    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                       15      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3694369                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           2010187573                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           246453293                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            31793045                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           880452225                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.7                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           170188526                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.5                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         3654                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       235756                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         1067                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         1708                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              242185                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         3654                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       235756                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         1067                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         1708                       # number of overall hits
system.l3cache.overall_hits::total             242185                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst        12500                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       118125                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        46416                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1320073                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          490                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       252954                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1750819                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst        12500                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       118125                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        46416                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1320073                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          490                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       252954                       # number of overall misses
system.l3cache.overall_misses::total          1750819                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst   3125699560                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  29672602356                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     49922023                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  12769866814                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      4699296                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 379886458298                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    116636903                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  67252280235                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 492878165485                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst   3125699560                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  29672602356                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     49922023                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  12769866814                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      4699296                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 379886458298                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    116636903                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  67252280235                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 492878165485                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        16154                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       353881                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        47483                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1320073                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          490                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       254662                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1993004                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        16154                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       353881                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        47483                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1320073                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          490                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       254662                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1993004                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.773802                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.333799                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.977529                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.993293                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.878482                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.773802                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.333799                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.977529                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.993293                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.878482                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 250055.964800                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 251196.633702                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 264137.687831                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 275117.778654                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst        95904                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 287776.856506                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 238034.495918                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 265867.629035                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 281512.917946                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 250055.964800                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 251196.633702                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 264137.687831                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 275117.778654                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst        95904                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 287776.856506                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 238034.495918                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 265867.629035                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 281512.917946                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1070042                       # number of writebacks
system.l3cache.writebacks::total              1070042                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst        12500                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       118125                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        46416                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1320073                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          490                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       252954                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1750796                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst        12500                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       118125                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        46416                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1320073                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          490                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       252954                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1750796                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst   3042449560                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  28885889856                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     48663283                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  12460736254                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      4372956                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 371094778446                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    113373503                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  65567626575                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 481217890433                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst   3042449560                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  28885889856                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     48663283                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  12460736254                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      4372956                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 371094778446                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    113373503                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  65567626575                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 481217890433                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.773802                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.333799                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.977529                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993293                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.878471                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.773802                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.333799                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.977529                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993293                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.878471                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 243395.964800                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 244536.633702                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 257477.687831                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 268457.778654                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst        89244                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 281116.861299                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 231374.495918                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 259207.708022                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 274856.631174                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 243395.964800                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 244536.633702                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 257477.687831                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 268457.778654                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst        89244                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 281116.861299                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 231374.495918                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 259207.708022                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 274856.631174                       # average overall mshr miss latency
system.l3cache.replacements                   1668477                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1240320                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1240320                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1240320                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1240320                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       735367                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       735367                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       735367                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       735367                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data           10                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              10                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus0.data           13                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total            14                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           24                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.565217                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.583333                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data           13                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total           14                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       217116                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total       233766                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.565217                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 16701.230769                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total 16697.571429                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data         7838                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          728                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          152                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             8718                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        23736                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        14488                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        38940                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        17242                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          94407                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   6065577363                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   4199194187                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5496426012                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   4501587720                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  20262785282                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        31574                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        15216                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        38940                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        17394                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       103125                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.751758                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.952156                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.991261                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.915462                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 255543.367164                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 289839.466248                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 141151.155932                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 261082.688783                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 214632.233648                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        23736                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        14488                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        38940                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        17242                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        94406                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5907495603                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4102704107                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5237092272                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4386756000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  19634047982                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.751758                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.952156                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.991261                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.915452                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 248883.367164                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 283179.466248                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 134491.326965                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 254422.688783                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 207974.577696                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         3654                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       227918                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data          339                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         1556                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       233467                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst        12500                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        94389                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        31928                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      1281133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          490                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       235712                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1656412                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst   3125699560                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  23607024993                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     49922023                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   8570672627                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      4699296                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 374390032286                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    116636903                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  62750692515                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 472615380203                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        16154                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       322307                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        32267                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1281133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          490                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       237268                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1889879                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.773802                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.292854                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.989494                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.993442                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.876465                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 250055.964800                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 250103.560722                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 264137.687831                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 268437.503978                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst        95904                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 292233.540379                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 238034.495918                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 266217.640659                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 285324.774394                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        12500                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        94389                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        31928                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1281133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          490                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       235712                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1656390                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst   3042449560                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  22978394253                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     48663283                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   8358032147                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      4372956                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 365857686174                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    113373503                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  61180870575                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 461583842451                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.773802                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.292854                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.989494                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.993442                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.876453                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 243395.964800                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 243443.560722                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 257477.687831                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 261777.503978                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst        89244                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 285573.540120                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 231374.495918                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 259557.725423                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 278668.575910                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64128.857698                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2217882                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1975636                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.122617                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719099811356                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64128.857698                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.978529                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.978529                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64992                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          618                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5704                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        51068                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         7602                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.991699                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             65475076                       # Number of tag accesses
system.l3cache.tags.data_accesses            65475076                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1070042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     12500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    118065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     46416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1320073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    252953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000223934366                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        66868                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        66868                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2064511                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1029855                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1750796                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1070042                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1750796                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1070042                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     61                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      14.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      82.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       628                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1750796                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1070042                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   60424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   68774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   77620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   87429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   98740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  114439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  128925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 136452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 134950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 127535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 115252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 103090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  90235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  75435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  58892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  40334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  26978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  16628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   9057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   5495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   3218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   2344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   1955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   1601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   1441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   1199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                    960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                    691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                    490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                    297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  13253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  16457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  20599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  25345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  30909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  37121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  42386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  43654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  26457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  24131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  22057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  20205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  18138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  16496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  15211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  14282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  13266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  12666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  12105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  11326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  11031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  10652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  10240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  10103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   9982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   9889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   9872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   9732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   9648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   9639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   9621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   9654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  10038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  10490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  11197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  11614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  12373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  13277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  14024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  15309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  17079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  18990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  21186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 23195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 25253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 26649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 28117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 28820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 29556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 29807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 30176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 29863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 22601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 14682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  9800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  6596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  4400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                   220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                   191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                   200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   809                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        66868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.181896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.955389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    265.304907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        66867    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         66868                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        66868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.064348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            66825     99.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         66868                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               112050944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68482688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3444.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2105.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32531256513                       # Total gap between requests
system.mem_ctrls.avgGap                      11532.48                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst       800000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      7556160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2970624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     84484672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        31360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     16188928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     68478784                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 24591605.156689867377                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 232272629.025967150927                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 371825.069969150820                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 91315515.596233353019                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 96399.092214224293                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 2597017119.520565032959                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 963990.922142242896                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 497639656.607601284981                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2105004022.172814607620                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst        12500                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       118125                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        46416                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1320073                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          490                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       252954                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1070042                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst   2572572380                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  24447845960                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     41559903                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  10717197751                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      2536684                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 321450527540                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     94948984                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  56058407564                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2664907650738                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    205805.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    206965.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    219893.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    230894.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     51769.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    243509.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    193773.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    221615.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2490470.14                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          1419400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               8281                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  17689                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           12                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            5                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            4                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst       800000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      7560000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2970624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     84484608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        31360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     16188864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     112052160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst       800000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       847040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     68482688                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     68482688                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst        12500                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       118125                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        46416                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1320072                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          490                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       252951                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1750815                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1070042                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1070042                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         7869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        13771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst     24591605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    232390669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       371825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     91315516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        96399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   2597015152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       963991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    497637689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3444428095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst     24591605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       371825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        96399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       963991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     26037592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2105124029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2105124029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2105124029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         7869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        13771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst     24591605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    232390669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       371825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     91315516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        96399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   2597015152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       963991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    497637689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5549552124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1750734                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1069981                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        52341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        53989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        56029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        55605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        51843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        53472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        54058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        54032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        55778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        51874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        53408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        57636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        56108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        54837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        52440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        55665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        54844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        58674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        53825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        54749                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        55883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        53750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        56275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        53721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        54611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        57222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        56028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        53419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        55200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        54563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        53223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        55632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        32897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        34278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        34536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        33476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        31797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        33866                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        33512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        32689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        33519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        31173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        33544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        34398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        33720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        33029                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        32198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        33636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        32497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        34983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        31915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        34476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        34076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        31944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        33863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        33143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        34538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        34524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        34328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        32433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        34813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        34085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        32072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        34023                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            384761757638                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5833445688                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       415385596766                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               219771.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          237263.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1130353                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             270874                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           25.32                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1419466                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   127.176569                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    93.278018                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   158.953269                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       957541     67.46%     67.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       321482     22.65%     90.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        61018      4.30%     94.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        23870      1.68%     96.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        13444      0.95%     97.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         9124      0.64%     97.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6760      0.48%     98.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5330      0.38%     98.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20897      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1419466                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             112046976                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           68478784                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3444.268741                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2105.004022                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   28.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               49.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    4427027920.224021                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    5885585643.671994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   7364129217.580790                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4021519308.575951                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11596996117.289913                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 27436578065.164883                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 155252050.329597                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  60887088322.838379                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1871.639044                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        67932                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2929850000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29601498421                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1656409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1070042                       # Transaction distribution
system.membus.trans_dist::CleanEvict           598435                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               19                       # Transaction distribution
system.membus.trans_dist::ReadExReq             94407                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94406                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1656412                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      5170130                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      5170130                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                5170130                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    180534848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    180534848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               180534848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1750838                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1750838    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1750838                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          2564253927                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3204663897                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        9541352                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      7026615                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       243101                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4150683                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        3889042                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    93.696435                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         823879                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1420                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       244376                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       195668                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        48708                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted        12099                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      8888087                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1471                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       181499                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     90898673                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.708508                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.049525                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     77866749     85.66%     85.66% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      2406920      2.65%     88.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1314643      1.45%     89.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1908554      2.10%     91.86% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       717006      0.79%     92.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       504773      0.56%     93.20% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       435577      0.48%     93.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       320348      0.35%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      5424103      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     90898673                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     34956061                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      64402479                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           15041552                       # Number of memory references committed
system.switch_cpus0.commit.loads             10025059                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                900                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           7853248                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            329715                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           64113255                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       694959                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       159099      0.25%      0.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     48855699     75.86%     76.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        45278      0.07%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       190609      0.30%     76.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd         7157      0.01%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        33684      0.05%     76.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     76.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt         8620      0.01%     76.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        60781      0.09%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      9998129     15.52%     92.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      4831107      7.50%     99.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead        26930      0.04%     99.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       185386      0.29%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     64402479                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      5424103                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         6116421                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     74882844                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles          9049504                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      1918895                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        192471                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      3795991                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        68140                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      75678500                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       346971                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           11041659                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            5609536                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               159409                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                18038                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      5417951                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              42664417                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            9541352                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      4908589                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             86424291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         518982                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles               604                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         5425                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        52392                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines          6506075                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        69504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     92160154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.857395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.279717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        78802168     85.51%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          929090      1.01%     86.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          899796      0.98%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1115705      1.21%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1036627      1.12%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1123757      1.22%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          993374      1.08%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          860810      0.93%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         6398827      6.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     92160154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.097668                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.436724                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            6511910                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                61891                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            2068356                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1455361                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         2071                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4542                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        876986                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads          157                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  32531426676                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        192471                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         6945867                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       47462345                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles          911                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         10026319                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     27532222                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      74814676                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1185012                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       4067336                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       8173250                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      16380355                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     83268128                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          192731147                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       113756014                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           613727                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     71978906                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        11289148                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              4                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9499566                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               158671848                       # The number of ROB reads
system.switch_cpus0.rob.writes              147849221                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         34956061                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           64402479                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       29876576                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     29683545                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       117266                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10251599                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10251398                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998039                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          14380                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups         7785                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits         7581                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          204                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      7124283                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       117201                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     96607622                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.379939                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.491588                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     19289661     19.97%     19.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     19350445     20.03%     40.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2       104096      0.11%     40.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      9702786     10.04%     50.15% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       154627      0.16%     50.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       340986      0.35%     50.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6        21841      0.02%     50.68% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      9131407      9.45%     60.14% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     38511773     39.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     96607622                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     423135512                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48821151                       # Number of memory references committed
system.switch_cpus1.commit.loads             48404662                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          29133346                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         171081285                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          299737087                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    212942019     50.32%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc     37956145      8.97%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     37952007      8.97%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     47454304     11.21%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     37950626      8.97%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38795582      9.17%     97.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead      9609080      2.27%     99.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    423135512                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     38511773                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         6891447                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     36001700                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         40803888                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     13733825                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        174354                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10144582                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           68                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     434232296                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          327                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           50264317                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            2292087                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               157476                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       155549                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             258431672                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           29876576                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10273359                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97275247                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         348838                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20356774                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     97605215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.509515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.617062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        27281520     27.95%     27.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9187273      9.41%     37.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          791310      0.81%     38.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7985246      8.18%     46.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1709894      1.75%     48.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5          996633      1.02%     49.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          945564      0.97%     50.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1731744      1.77%     51.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        46976031     48.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     97605215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.305824                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.645374                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20356774                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             153919                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        2032721                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       1889013                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           233                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  32531426676                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        174354                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13367810                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        5039097                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles          288                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         48019834                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     31003831                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     432900828                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13690                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12310712                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         74865                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      13290480                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    508898832                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1025815309                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       381687977                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        365806717                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    500241906                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         8656770                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         69011193                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               487613292                       # The number of ROB reads
system.switch_cpus1.rob.writes              861517312                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          423135512                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups         391836                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       391823                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         1337                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       137032                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         137030                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998540                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts        62713                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         1336                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     97674485                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.693357                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.032486                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     82785878     84.76%     84.76% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      4256867      4.36%     89.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      1819035      1.86%     90.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      1180853      1.21%     92.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       719421      0.74%     92.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       351877      0.36%     93.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       320771      0.33%     93.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       194173      0.20%     93.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      6045610      6.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     97674485                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     61603277                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      67723282                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           26575365                       # Number of memory references committed
system.switch_cpus2.commit.loads             18998924                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            390608                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          58625917                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           30587425                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu      9842263     14.53%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     19265033     28.45%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       380232      0.56%     43.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     11660389     17.22%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      5085305      7.51%     68.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     13913619     20.54%     88.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      7576441     11.19%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     67723282                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      6045610                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         1160439                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     87933559                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          6069355                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      2518370                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          1589                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       135881                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      67794847                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts            5                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           19036237                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            7577585                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                20208                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  435                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles         5660                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              61735439                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches             391836                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       137037                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97676098                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles           3180                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          5373044                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     97683348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.694756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.063220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        86323552     88.37%     88.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          655370      0.67%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          462122      0.47%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3          692953      0.71%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1242253      1.27%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1528768      1.57%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          902700      0.92%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          826441      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         5049189      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     97683348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.004011                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.631940                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            5373044                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            2409708                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          38552                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          520                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         12781                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache       1124649                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  32531426676                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          1589                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         2250127                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       34671555                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          7450524                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     53309517                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      67788567                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       4727528                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      42576417                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       8655187                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     60856002                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          205992418                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        61908898                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        113193080                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     60801309                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps           54693                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         13363429                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               159414870                       # The number of ROB reads
system.switch_cpus2.rob.writes              135580853                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         61603277                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           67723282                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        1353530                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      1322997                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        19278                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      1244142                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        1243116                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.917534                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          26032                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups         2073                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits         1730                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          343                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           34                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      2644243                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        19158                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     97123569                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.502172                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.842185                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     88786007     91.42%     91.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      1360187      1.40%     92.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2       544203      0.56%     93.38% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3       522195      0.54%     93.91% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       314037      0.32%     94.24% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       207675      0.21%     94.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       247430      0.25%     94.71% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       156177      0.16%     94.87% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      4985658      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     97123569                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     27482889                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted      48772784                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           12789467                       # Number of memory references committed
system.switch_cpus3.commit.loads             10945905                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1211583                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          39110379                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer           21248547                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls         1671                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        22301      0.05%      0.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     13195991     27.06%     27.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult          842      0.00%     27.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     27.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     10014918     20.53%     47.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     47.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     47.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     47.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     47.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     47.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     47.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     47.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        13706      0.03%     47.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     47.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     47.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          406      0.00%     47.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     47.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     47.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     47.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     47.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     47.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     47.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd      6129830     12.57%     60.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       704020      1.44%     61.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult      5901303     12.10%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      1100944      2.26%     76.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite        71523      0.15%     76.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      9844961     20.19%     96.37% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      1772039      3.63%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total     48772784                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      4985658                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles          617988                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     89414408                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles          6249957                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      1148964                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         44574                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      1229098                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          121                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts      52563701                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          624                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           11970097                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            2402555                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                16788                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  343                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        73556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts              30182953                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            1353530                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1270878                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97357650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          89388                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines          3456078                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          303                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     97475900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.555130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.915404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        88791173     91.09%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1          459230      0.47%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2          573767      0.59%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3          758823      0.78%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4          662952      0.68%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5          304451      0.31%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6          432340      0.44%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7          484864      0.50%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8         5008300      5.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     97475900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.013855                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.308961                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses            3456078                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   26                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751584021962                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads              18812                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         781354                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        773654                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache         12554                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  32531426676                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         44574                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         1091497                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       24211378                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles          6877172                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     65251270                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts      52162322                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3249848                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       7194522                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      53230389                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      11096662                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands     55418202                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          114274404                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups        38784940                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         51151895                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps     52543887                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         2874160                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          6335387                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               143229210                       # The number of ROB reads
system.switch_cpus3.rob.writes              103186546                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         27482889                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps           48772784                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
