#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar 29 18:07:05 2023
# Process ID: 13288
# Current directory: C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/rng_test01_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13284 C:\Users\ringl\Documents\Uni Classes\Y3S2\EE315\Design Project\EE315-Design-Project\rng_test01_ip\rng_test01_ip.xpr
# Log file: C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/rng_test01_ip/vivado.log
# Journal file: C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/rng_test01_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/rng_test01_ip/rng_test01_ip.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/rng_test01_ip'
INFO: [Project 1-313] Project file moved from 'C:/RI/rng_test01_ip' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/netlist/ip', nor could it be found using path 'C:/RI/netlist/ip'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for tul.com.tw:pynq-z2:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/netlist/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_processing_system7_0_0
design_1_rng_test01_0_0
design_1_rst_ps7_0_100M_0

open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.754 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 18:07:48 2023...
