<svg width="500" height="194" viewBox="0 0 500 194" xmlns="http://www.w3.org/2000/svg">
  <style>
    .card-bg { fill: #fff; stroke: #1f6feb; stroke-width: 1; }
    .repo-name { font: bold 16px sans-serif; fill: #0969da; cursor: pointer; text-decoration: underline; }
    .repo-desc { font: 14px sans-serif; fill: #57606a; }
    .meta { font: 12px sans-serif; fill: #57606a; }
    .badge { font: 11px sans-serif; fill: #57606a; }
    .lang-dot { r: 5; }
  </style>
  <rect class="card-bg" x="0" y="0" width="500" height="194" rx="12" ry="12" />
  <a href="https://github.com/Mummanajagadeesh/hw-multiply-and-accumulate-units-verilog" target="_blank">
    <text x="16" y="30" class="repo-name">hw-multiply-and-accumulate-units-verilog</text>
  </a>
  <rect x="430" y="16" rx="4" ry="4" width="55" height="18" fill="#ddf4ff" stroke="#0969da" />
  <text x="438" y="29" class="badge">Public</text>
  <text x="16" y="55" class="repo-desc">
    <tspan x="16" dy="0">Implements and compares 8-bit multipliers</tspan>
    <tspan x="16" dy="18">and 8-bit adders in synthesizable Verilog,</tspan>
    <tspan x="16" dy="18">analyzing their area, timing, and power</tspan>
    <tspan x="16" dy="18">characteristics in MAC datapath architectures</tspan>
  </text>
  <circle class="lang-dot" cx="16" cy="137" fill="#b2b7f8" />
  <text x="26" y="141" class="meta">Verilog</text>
  <circle class="lang-dot" cx="126" cy="137" fill="#e4cc98" />
  <text x="136" y="141" class="meta">Tcl</text>
  <circle class="lang-dot" cx="236" cy="137" fill="#3572A5" />
  <text x="246" y="141" class="meta">Python</text>
  <text x="484" y="164" text-anchor="end" class="meta">‚≠ê 0 star(s)</text>
</svg>
