

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_VITIS_LOOP_679_12'
================================================================
* Date:           Mon Aug 18 15:42:10 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_679_12  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln679_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln679"   --->   Operation 7 'read' 'sext_ln679_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%chunk_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %chunk"   --->   Operation 8 'read' 'chunk_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln679_cast = sext i62 %sext_ln679_read"   --->   Operation 9 'sext' 'sext_ln679_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_5, i32 0, i32 0, void @empty_31, i32 64, i32 0, void @empty_10, void @empty_23, void @empty_31, i32 16, i32 16, i32 16, i32 64, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln679 = store i31 0, i31 %i_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 11 'store' 'store_ln679' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc172"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i31 %i_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln679 = zext i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 15 'zext' 'zext_ln679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%icmp_ln679 = icmp_slt  i32 %zext_ln679, i32 %chunk_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 16 'icmp' 'icmp_ln679' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%add_ln679 = add i31 %i, i31 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 17 'add' 'add_ln679' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln679 = br i1 %icmp_ln679, void %for.inc175.loopexit.exitStub, void %for.inc172.split" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 18 'br' 'br_ln679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln679 = trunc i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 19 'trunc' 'trunc_ln679' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %i, i32 4, i32 6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 20 'partselect' 'lshr_ln1' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln679_1 = zext i3 %lshr_ln1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 21 'zext' 'zext_ln679_1' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 22 'getelementptr' 'x_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 23 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 24 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 25 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 26 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 27 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 28 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 29 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 30 'getelementptr' 'x_8_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 31 'getelementptr' 'x_9_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 32 'getelementptr' 'x_10_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 33 'getelementptr' 'x_11_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 34 'getelementptr' 'x_12_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 35 'getelementptr' 'x_13_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 36 'getelementptr' 'x_14_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln679_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 37 'getelementptr' 'x_15_addr' <Predicate = (icmp_ln679)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.69ns)   --->   "%x_load = load i3 %x_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 38 'load' 'x_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 39 [2/2] (0.69ns)   --->   "%x_1_load = load i3 %x_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 39 'load' 'x_1_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 40 [2/2] (0.69ns)   --->   "%x_2_load = load i3 %x_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 40 'load' 'x_2_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 41 [2/2] (0.69ns)   --->   "%x_3_load = load i3 %x_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 41 'load' 'x_3_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 42 [2/2] (0.69ns)   --->   "%x_4_load = load i3 %x_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 42 'load' 'x_4_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 43 [2/2] (0.69ns)   --->   "%x_5_load = load i3 %x_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 43 'load' 'x_5_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 44 [2/2] (0.69ns)   --->   "%x_6_load = load i3 %x_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 44 'load' 'x_6_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 45 [2/2] (0.69ns)   --->   "%x_7_load = load i3 %x_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 45 'load' 'x_7_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 46 [2/2] (0.69ns)   --->   "%x_8_load = load i3 %x_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 46 'load' 'x_8_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 47 [2/2] (0.69ns)   --->   "%x_9_load = load i3 %x_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 47 'load' 'x_9_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [2/2] (0.69ns)   --->   "%x_10_load = load i3 %x_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 48 'load' 'x_10_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 49 [2/2] (0.69ns)   --->   "%x_11_load = load i3 %x_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 49 'load' 'x_11_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 50 [2/2] (0.69ns)   --->   "%x_12_load = load i3 %x_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 50 'load' 'x_12_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 51 [2/2] (0.69ns)   --->   "%x_13_load = load i3 %x_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 51 'load' 'x_13_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 52 [2/2] (0.69ns)   --->   "%x_14_load = load i3 %x_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 52 'load' 'x_14_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 53 [2/2] (0.69ns)   --->   "%x_15_load = load i3 %x_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 53 'load' 'x_15_load' <Predicate = (icmp_ln679)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln679 = store i31 %add_ln679, i31 %i_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 54 'store' 'store_ln679' <Predicate = (icmp_ln679)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 55 [1/2] (0.69ns)   --->   "%x_load = load i3 %x_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 55 'load' 'x_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/2] (0.69ns)   --->   "%x_1_load = load i3 %x_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 56 'load' 'x_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 57 [1/2] (0.69ns)   --->   "%x_2_load = load i3 %x_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 57 'load' 'x_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 58 [1/2] (0.69ns)   --->   "%x_3_load = load i3 %x_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 58 'load' 'x_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 59 [1/2] (0.69ns)   --->   "%x_4_load = load i3 %x_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 59 'load' 'x_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 60 [1/2] (0.69ns)   --->   "%x_5_load = load i3 %x_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 60 'load' 'x_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 61 [1/2] (0.69ns)   --->   "%x_6_load = load i3 %x_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 61 'load' 'x_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 62 [1/2] (0.69ns)   --->   "%x_7_load = load i3 %x_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 62 'load' 'x_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 63 [1/2] (0.69ns)   --->   "%x_8_load = load i3 %x_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 63 'load' 'x_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/2] (0.69ns)   --->   "%x_9_load = load i3 %x_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 64 'load' 'x_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 65 [1/2] (0.69ns)   --->   "%x_10_load = load i3 %x_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 65 'load' 'x_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 66 [1/2] (0.69ns)   --->   "%x_11_load = load i3 %x_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 66 'load' 'x_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 67 [1/2] (0.69ns)   --->   "%x_12_load = load i3 %x_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 67 'load' 'x_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 68 [1/2] (0.69ns)   --->   "%x_13_load = load i3 %x_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 68 'load' 'x_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 69 [1/2] (0.69ns)   --->   "%x_14_load = load i3 %x_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 69 'load' 'x_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 70 [1/2] (0.69ns)   --->   "%x_15_load = load i3 %x_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 70 'load' 'x_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 71 [1/1] (0.49ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %x_load, i4 1, i32 %x_1_load, i4 2, i32 %x_2_load, i4 3, i32 %x_3_load, i4 4, i32 %x_4_load, i4 5, i32 %x_5_load, i4 6, i32 %x_6_load, i4 7, i32 %x_7_load, i4 8, i32 %x_8_load, i4 9, i32 %x_9_load, i4 10, i32 %x_10_load, i4 11, i32 %x_11_load, i4 12, i32 %x_12_load, i4 13, i32 %x_13_load, i4 14, i32 %x_14_load, i4 15, i32 %x_15_load, i32 <undef>, i4 %trunc_ln679" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 71 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (!icmp_ln679)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln679_cast" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 72 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln680 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:680]   --->   Operation 73 'specpipeline' 'specpipeline_ln680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln679 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 74 'specloopname' 'specloopname_ln679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln681 = bitcast i32 %tmp" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 75 'bitcast' 'bitcast_ln681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.43ns)   --->   "%write_ln681 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr, i32 %bitcast_ln681, i4 15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:681]   --->   Operation 76 'write' 'write_ln681' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln679 = br void %for.inc172" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 77 'br' 'br_ln679' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.654ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln679', /home/bsheh002/ADMM07/alveo/src/bp.cpp:679) of constant 0 on local variable 'i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:679 [25]  (0.387 ns)
	'load' operation 31 bit ('i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:679) on local variable 'i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:679 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln679', /home/bsheh002/ADMM07/alveo/src/bp.cpp:679) [31]  (0.880 ns)
	'store' operation 0 bit ('store_ln679', /home/bsheh002/ADMM07/alveo/src/bp.cpp:679) of variable 'add_ln679', /home/bsheh002/ADMM07/alveo/src/bp.cpp:679 on local variable 'i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:679 [76]  (0.387 ns)

 <State 2>: 1.192ns
The critical path consists of the following:
	'load' operation 32 bit ('x_load', /home/bsheh002/ADMM07/alveo/src/bp.cpp:681) on array 'x' [57]  (0.699 ns)
	'sparsemux' operation 32 bit ('tmp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:681) [73]  (0.493 ns)

 <State 3>: 2.433ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem2_addr', /home/bsheh002/ADMM07/alveo/src/bp.cpp:679) [35]  (0.000 ns)
	bus write operation ('write_ln681', /home/bsheh002/ADMM07/alveo/src/bp.cpp:681) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:681) [75]  (2.433 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
