\hypertarget{struct_sercom_i2cs}{}\doxysection{Sercom\+I2cs Struct Reference}
\label{struct_sercom_i2cs}\index{SercomI2cs@{SercomI2cs}}


SERCOM\+\_\+\+I2\+CS hardware registers.  




{\ttfamily \#include $<$sercom.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_sercom_i2cs_aae5bca0754fea380f560a66564f03434}\label{struct_sercom_i2cs_aae5bca0754fea380f560a66564f03434}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___c_t_r_l_a___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+CTRLA\+\_\+\+Type}} {\bfseries CTRLA}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 32) I2\+CS Control A. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_i2cs_a156682f8e20732eb5357cb5950f40665}\label{struct_sercom_i2cs_a156682f8e20732eb5357cb5950f40665}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___c_t_r_l_b___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+CTRLB\+\_\+\+Type}} {\bfseries CTRLB}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 32) I2\+CS Control B. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_i2cs_ab81963d2c0756831bce8eb06bea88ba8}\label{struct_sercom_i2cs_ab81963d2c0756831bce8eb06bea88ba8}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x4\mbox{]}
\item 
\mbox{\Hypertarget{struct_sercom_i2cs_a572df7f0b2e1e92e16618b3d41e941db}\label{struct_sercom_i2cs_a572df7f0b2e1e92e16618b3d41e941db}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___i_n_t_e_n_c_l_r___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 8) I2\+CS Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_i2cs_a5c9b249c1bbdb369668af2d8925d6f5a}\label{struct_sercom_i2cs_a5c9b249c1bbdb369668af2d8925d6f5a}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___i_n_t_e_n_s_e_t___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0D (R/W 8) I2\+CS Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_i2cs_a5238e7f4dc695a50dd9657371f464fe5}\label{struct_sercom_i2cs_a5238e7f4dc695a50dd9657371f464fe5}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___i_n_t_f_l_a_g___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0E (R/W 8) I2\+CS Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_i2cs_a8d9c07586079e6ebc176c4059c599ccd}\label{struct_sercom_i2cs_a8d9c07586079e6ebc176c4059c599ccd}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_sercom_i2cs_ad5164001002eef296a1bf11abd840830}\label{struct_sercom_i2cs_ad5164001002eef296a1bf11abd840830}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___s_t_a_t_u_s___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+STATUS\+\_\+\+Type}} {\bfseries STATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 16) I2\+CS Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_i2cs_a3a4bdb005cd85c39f869cf7e901ca426}\label{struct_sercom_i2cs_a3a4bdb005cd85c39f869cf7e901ca426}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved3} \mbox{[}0x2\mbox{]}
\item 
\mbox{\Hypertarget{struct_sercom_i2cs_ac82d16af22457e186a0f1563a7240701}\label{struct_sercom_i2cs_ac82d16af22457e186a0f1563a7240701}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___a_d_d_r___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+ADDR\+\_\+\+Type}} {\bfseries ADDR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 32) I2\+CS Address. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_i2cs_ad7c08b9b0b95f0c3214891814d61cbb8}\label{struct_sercom_i2cs_ad7c08b9b0b95f0c3214891814d61cbb8}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___d_a_t_a___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+DATA\+\_\+\+Type}} {\bfseries DATA}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 8) I2\+CS Data. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SERCOM\+\_\+\+I2\+CS hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2sercom_8h}{sercom.\+h}}\end{DoxyCompactItemize}
