--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Feb 17 12:40:38 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_B
Constraint file: TinyFPGA_B_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 62.500000 -name clk500 [get_nets \tli/clk_slow]
            501 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 39.013ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNSR  C              \tli/delay_counter_132_133__i1  (from \tli/clk_slow +)
   Destination:    SB_DFFNSR  D              \tli/delay_counter_132_133__i14  (to \tli/clk_slow -)

   Delay:                  23.354ns  (26.0% logic, 74.0% route), 15 logic levels.

 Constraint Details:

     23.354ns data_path \tli/delay_counter_132_133__i1 to \tli/delay_counter_132_133__i14 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 39.013ns

 Path Details: \tli/delay_counter_132_133__i1 to \tli/delay_counter_132_133__i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \tli/delay_counter_132_133__i1 (from \tli/clk_slow)
Route         3   e 1.339                                  \tli/delay_counter[0]
LUT4        ---     0.408             I1 to CO             \tli/delay_counter_132_133_add_4_2
Route         2   e 1.158                                  \tli/n903
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_3
Route         2   e 1.158                                  \tli/n904
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_4
Route         2   e 1.158                                  \tli/n905
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_5
Route         2   e 1.158                                  \tli/n906
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_6
Route         2   e 1.158                                  \tli/n907
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_7
Route         2   e 1.158                                  \tli/n908
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_8
Route         2   e 1.158                                  \tli/n909
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_9
Route         2   e 1.158                                  \tli/n910
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_10
Route         2   e 1.158                                  \tli/n911
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_11
Route         2   e 1.158                                  \tli/n912
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_12
Route         2   e 1.158                                  \tli/n913
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_13
Route         2   e 1.158                                  \tli/n914
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_14
Route         1   e 1.020                                  \tli/n915
LUT4        ---     0.408             I3 to O              \tli/delay_counter_132_133_add_4_15_lut
Route         1   e 1.020                                  \tli/n62
                  --------
                   23.354  (26.0% logic, 74.0% route), 15 logic levels.


Passed:  The following path meets requirements by 40.441ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNSR  C              \tli/delay_counter_132_133__i1  (from \tli/clk_slow +)
   Destination:    SB_DFFNSR  D              \tli/delay_counter_132_133__i13  (to \tli/clk_slow -)

   Delay:                  21.926ns  (25.9% logic, 74.1% route), 14 logic levels.

 Constraint Details:

     21.926ns data_path \tli/delay_counter_132_133__i1 to \tli/delay_counter_132_133__i13 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 40.441ns

 Path Details: \tli/delay_counter_132_133__i1 to \tli/delay_counter_132_133__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \tli/delay_counter_132_133__i1 (from \tli/clk_slow)
Route         3   e 1.339                                  \tli/delay_counter[0]
LUT4        ---     0.408             I1 to CO             \tli/delay_counter_132_133_add_4_2
Route         2   e 1.158                                  \tli/n903
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_3
Route         2   e 1.158                                  \tli/n904
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_4
Route         2   e 1.158                                  \tli/n905
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_5
Route         2   e 1.158                                  \tli/n906
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_6
Route         2   e 1.158                                  \tli/n907
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_7
Route         2   e 1.158                                  \tli/n908
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_8
Route         2   e 1.158                                  \tli/n909
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_9
Route         2   e 1.158                                  \tli/n910
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_10
Route         2   e 1.158                                  \tli/n911
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_11
Route         2   e 1.158                                  \tli/n912
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_12
Route         2   e 1.158                                  \tli/n913
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_13
Route         2   e 1.158                                  \tli/n914
LUT4        ---     0.408             I3 to O              \tli/delay_counter_132_133_add_4_14_lut
Route         1   e 1.020                                  \tli/n63
                  --------
                   21.926  (25.9% logic, 74.1% route), 14 logic levels.


Passed:  The following path meets requirements by 40.579ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNSR  C              \tli/delay_counter_132_133__i2  (from \tli/clk_slow +)
   Destination:    SB_DFFNSR  D              \tli/delay_counter_132_133__i14  (to \tli/clk_slow -)

   Delay:                  21.788ns  (26.0% logic, 74.0% route), 14 logic levels.

 Constraint Details:

     21.788ns data_path \tli/delay_counter_132_133__i2 to \tli/delay_counter_132_133__i14 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 40.579ns

 Path Details: \tli/delay_counter_132_133__i2 to \tli/delay_counter_132_133__i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \tli/delay_counter_132_133__i2 (from \tli/clk_slow)
Route         3   e 1.339                                  \tli/delay_counter[1]
LUT4        ---     0.408             I1 to CO             \tli/delay_counter_132_133_add_4_3
Route         2   e 1.158                                  \tli/n904
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_4
Route         2   e 1.158                                  \tli/n905
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_5
Route         2   e 1.158                                  \tli/n906
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_6
Route         2   e 1.158                                  \tli/n907
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_7
Route         2   e 1.158                                  \tli/n908
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_8
Route         2   e 1.158                                  \tli/n909
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_9
Route         2   e 1.158                                  \tli/n910
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_10
Route         2   e 1.158                                  \tli/n911
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_11
Route         2   e 1.158                                  \tli/n912
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_12
Route         2   e 1.158                                  \tli/n913
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_13
Route         2   e 1.158                                  \tli/n914
LUT4        ---     0.408             CI to CO             \tli/delay_counter_132_133_add_4_14
Route         1   e 1.020                                  \tli/n915
LUT4        ---     0.408             I3 to O              \tli/delay_counter_132_133_add_4_15_lut
Route         1   e 1.020                                  \tli/n62
                  --------
                   21.788  (26.0% logic, 74.0% route), 14 logic levels.

Report: 23.487 ns is the maximum delay for this constraint.



================================================================================
Constraint:  create_clock -period 62.500 -name TinyFPGA_B|\tli/clk_slow [ get_nets \tli/clk_slow ]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 62.500000 -waveform { 0.000000 31.250000 } -name CLK [ get_ports { CLK } ]
            397 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 20.302ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              blink_counter_131__i0  (from CLK +)
   Destination:    SB_DFF     D              blink_counter_131__i25  (to CLK +)

   Delay:                  42.065ns  (26.1% logic, 73.9% route), 27 logic levels.

 Constraint Details:

     42.065ns data_path blink_counter_131__i0 to blink_counter_131__i25 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 20.302ns

 Path Details: blink_counter_131__i0 to blink_counter_131__i25

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              blink_counter_131__i0 (from CLK)
Route         2   e 1.258                                  n26
LUT4        ---     0.408             I1 to CO             blink_counter_131_add_4_2
Route         2   e 1.158                                  n916
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_3
Route         2   e 1.158                                  n917
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_4
Route         2   e 1.158                                  n918
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_5
Route         2   e 1.158                                  n919
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_6
Route         2   e 1.158                                  n920
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_7
Route         2   e 1.158                                  n921
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_8
Route         2   e 1.158                                  n922
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_9
Route         2   e 1.158                                  n923
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_10
Route         2   e 1.158                                  n924
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_11
Route         2   e 1.158                                  n925
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_12
Route         2   e 1.158                                  n926
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_13
Route         2   e 1.158                                  n927
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_14
Route         2   e 1.158                                  n928
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_15
Route         2   e 1.158                                  n929
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_16
Route         2   e 1.158                                  n930
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_17
Route         2   e 1.158                                  n931
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_18
Route         2   e 1.158                                  n932
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_19
Route         2   e 1.158                                  n933
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_20
Route         2   e 1.158                                  n934
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_21
Route         2   e 1.158                                  n935
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_22
Route         2   e 1.158                                  n936
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_23
Route         2   e 1.158                                  n937
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_24
Route         2   e 1.158                                  n938
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_25
Route         2   e 1.158                                  n939
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_26
Route         1   e 1.020                                  n940
LUT4        ---     0.408             I3 to O              blink_counter_131_add_4_27_lut
Route         1   e 1.020                                  n110
                  --------
                   42.065  (26.1% logic, 73.9% route), 27 logic levels.


Passed:  The following path meets requirements by 21.730ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              blink_counter_131__i0  (from CLK +)
   Destination:    SB_DFF     D              blink_counter_131__i24  (to CLK +)

   Delay:                  40.637ns  (26.0% logic, 74.0% route), 26 logic levels.

 Constraint Details:

     40.637ns data_path blink_counter_131__i0 to blink_counter_131__i24 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 21.730ns

 Path Details: blink_counter_131__i0 to blink_counter_131__i24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              blink_counter_131__i0 (from CLK)
Route         2   e 1.258                                  n26
LUT4        ---     0.408             I1 to CO             blink_counter_131_add_4_2
Route         2   e 1.158                                  n916
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_3
Route         2   e 1.158                                  n917
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_4
Route         2   e 1.158                                  n918
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_5
Route         2   e 1.158                                  n919
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_6
Route         2   e 1.158                                  n920
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_7
Route         2   e 1.158                                  n921
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_8
Route         2   e 1.158                                  n922
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_9
Route         2   e 1.158                                  n923
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_10
Route         2   e 1.158                                  n924
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_11
Route         2   e 1.158                                  n925
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_12
Route         2   e 1.158                                  n926
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_13
Route         2   e 1.158                                  n927
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_14
Route         2   e 1.158                                  n928
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_15
Route         2   e 1.158                                  n929
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_16
Route         2   e 1.158                                  n930
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_17
Route         2   e 1.158                                  n931
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_18
Route         2   e 1.158                                  n932
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_19
Route         2   e 1.158                                  n933
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_20
Route         2   e 1.158                                  n934
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_21
Route         2   e 1.158                                  n935
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_22
Route         2   e 1.158                                  n936
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_23
Route         2   e 1.158                                  n937
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_24
Route         2   e 1.158                                  n938
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_25
Route         2   e 1.158                                  n939
LUT4        ---     0.408             I3 to O              blink_counter_131_add_4_26_lut
Route         1   e 1.020                                  n111
                  --------
                   40.637  (26.0% logic, 74.0% route), 26 logic levels.


Passed:  The following path meets requirements by 21.868ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              blink_counter_131__i1  (from CLK +)
   Destination:    SB_DFF     D              blink_counter_131__i25  (to CLK +)

   Delay:                  40.499ns  (26.1% logic, 73.9% route), 26 logic levels.

 Constraint Details:

     40.499ns data_path blink_counter_131__i1 to blink_counter_131__i25 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 21.868ns

 Path Details: blink_counter_131__i1 to blink_counter_131__i25

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              blink_counter_131__i1 (from CLK)
Route         2   e 1.258                                  n25
LUT4        ---     0.408             I1 to CO             blink_counter_131_add_4_3
Route         2   e 1.158                                  n917
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_4
Route         2   e 1.158                                  n918
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_5
Route         2   e 1.158                                  n919
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_6
Route         2   e 1.158                                  n920
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_7
Route         2   e 1.158                                  n921
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_8
Route         2   e 1.158                                  n922
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_9
Route         2   e 1.158                                  n923
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_10
Route         2   e 1.158                                  n924
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_11
Route         2   e 1.158                                  n925
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_12
Route         2   e 1.158                                  n926
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_13
Route         2   e 1.158                                  n927
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_14
Route         2   e 1.158                                  n928
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_15
Route         2   e 1.158                                  n929
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_16
Route         2   e 1.158                                  n930
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_17
Route         2   e 1.158                                  n931
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_18
Route         2   e 1.158                                  n932
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_19
Route         2   e 1.158                                  n933
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_20
Route         2   e 1.158                                  n934
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_21
Route         2   e 1.158                                  n935
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_22
Route         2   e 1.158                                  n936
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_23
Route         2   e 1.158                                  n937
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_24
Route         2   e 1.158                                  n938
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_25
Route         2   e 1.158                                  n939
LUT4        ---     0.408             CI to CO             blink_counter_131_add_4_26
Route         1   e 1.020                                  n940
LUT4        ---     0.408             I3 to O              blink_counter_131_add_4_27_lut
Route         1   e 1.020                                  n110
                  --------
                   40.499  (26.1% logic, 73.9% route), 26 logic levels.

Report: 42.198 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \tli/clk_slow]         |    62.500 ns|    23.487 ns|    15  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |    62.500 ns|    42.198 ns|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1399 paths, 185 nets, and 423 connections (96.1% coverage)


Peak memory: 211738624 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
