module GEN_SYNC2C_D1 (clk,d,clr_,q);
  input clk;
  input d;
  input clr_;
  output q;
  reg q,d0;
  always @(posedge clk or negedge clr_)
    begin
      if(~clr_)
        {q,d0} <= 2'd0;
      else
        {q,d0} <= {d0,d};
    end
  /*specify
    (posedge clk => (q +: d))=(1, 1);
    (negedge clr_ => (q +: 1'b0))=(1, 1);
endspecify*/
endmodule
