#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c8eec37470 .scope module, "neg_ch" "neg_ch" 2 136;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "signal";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eede2f50 .functor NOT 1, v000001c8eedf3060_0, C4<0>, C4<0>, C4<0>;
L_000001c8eede2770 .functor AND 1, L_000001c8eede2f50, v000001c8eedf2a20_0, C4<1>, C4<1>;
v000001c8eedf3240_0 .net "NtoA", 0 0, L_000001c8eede2f50;  1 drivers
o000001c8eedf3d08 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf3a60_0 .net "clk", 0 0, o000001c8eedf3d08;  0 drivers
v000001c8eedf32e0_0 .net "d2", 0 0, v000001c8eedf3060_0;  1 drivers
v000001c8eedf2480_0 .net "out", 0 0, L_000001c8eede2770;  1 drivers
v000001c8eedf2660_0 .net "q2", 0 0, v000001c8eedf2a20_0;  1 drivers
o000001c8eedf3d98 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf0e00_0 .net "reset", 0 0, o000001c8eedf3d98;  0 drivers
o000001c8eedf3d38 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf1f80_0 .net "signal", 0 0, o000001c8eedf3d38;  0 drivers
S_000001c8eec8be50 .scope module, "dff1" "D_FF" 2 141, 2 394 0, S_000001c8eec37470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eedf3420_0 .net "clk", 0 0, o000001c8eedf3d08;  alias, 0 drivers
v000001c8eedf34c0_0 .net "d", 0 0, o000001c8eedf3d38;  alias, 0 drivers
v000001c8eedf3060_0 .var "q", 0 0;
v000001c8eedf37e0_0 .net "reset", 0 0, o000001c8eedf3d98;  alias, 0 drivers
E_000001c8eeddb6d0 .event posedge, v000001c8eedf3420_0, v000001c8eedf37e0_0;
S_000001c8eec807f0 .scope module, "dff2" "D_FF" 2 142, 2 394 0, S_000001c8eec37470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eedf25c0_0 .net "clk", 0 0, o000001c8eedf3d08;  alias, 0 drivers
v000001c8eedf3100_0 .net "d", 0 0, v000001c8eedf3060_0;  alias, 1 drivers
v000001c8eedf2a20_0 .var "q", 0 0;
v000001c8eedf31a0_0 .net "reset", 0 0, o000001c8eedf3d98;  alias, 0 drivers
S_000001c8eec443d0 .scope module, "or16" "or16" 2 418;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "e";
    .port_info 6 /INPUT 1 "f";
    .port_info 7 /INPUT 1 "g";
    .port_info 8 /INPUT 1 "h";
    .port_info 9 /INPUT 1 "i";
    .port_info 10 /INPUT 1 "j";
    .port_info 11 /INPUT 1 "k";
    .port_info 12 /INPUT 1 "l";
    .port_info 13 /INPUT 1 "m";
    .port_info 14 /INPUT 1 "n";
    .port_info 15 /INPUT 1 "o";
    .port_info 16 /INPUT 1 "p";
L_000001c8eede2cb0 .functor OR 1, L_000001c8eede3420, L_000001c8eede3180, C4<0>, C4<0>;
o000001c8eedf4098 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf0c20_0 .net "a", 0 0, o000001c8eedf4098;  0 drivers
o000001c8eedf4128 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf0220_0 .net "b", 0 0, o000001c8eedf4128;  0 drivers
o000001c8eedf4158 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf0720_0 .net "c", 0 0, o000001c8eedf4158;  0 drivers
o000001c8eedf41b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf0d60_0 .net "d", 0 0, o000001c8eedf41b8;  0 drivers
o000001c8eedf41e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf11c0_0 .net "e", 0 0, o000001c8eedf41e8;  0 drivers
o000001c8eedf4278 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf0180_0 .net "f", 0 0, o000001c8eedf4278;  0 drivers
o000001c8eedf42a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf1b20_0 .net "g", 0 0, o000001c8eedf42a8;  0 drivers
o000001c8eedf4308 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf0860_0 .net "h", 0 0, o000001c8eedf4308;  0 drivers
o000001c8eedf4518 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf13a0_0 .net "i", 0 0, o000001c8eedf4518;  0 drivers
o000001c8eedf45a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf0680_0 .net "j", 0 0, o000001c8eedf45a8;  0 drivers
o000001c8eedf45d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf00e0_0 .net "k", 0 0, o000001c8eedf45d8;  0 drivers
o000001c8eedf4638 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf1800_0 .net "l", 0 0, o000001c8eedf4638;  0 drivers
o000001c8eedf4668 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedefe60_0 .net "m", 0 0, o000001c8eedf4668;  0 drivers
o000001c8eedf46f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf20c0_0 .net "n", 0 0, o000001c8eedf46f8;  0 drivers
o000001c8eedf4728 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedf16c0_0 .net "o", 0 0, o000001c8eedf4728;  0 drivers
v000001c8eedf1260_0 .net "one", 0 0, L_000001c8eede3420;  1 drivers
v000001c8eedf1440_0 .net "out", 0 0, L_000001c8eede2cb0;  1 drivers
o000001c8eedf4788 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eedefd20_0 .net "p", 0 0, o000001c8eedf4788;  0 drivers
v000001c8eedf0540_0 .net "two", 0 0, L_000001c8eede3180;  1 drivers
S_000001c8eec80980 .scope module, "or1" "or8" 2 423, 2 428 0, S_000001c8eec443d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "e";
    .port_info 6 /INPUT 1 "f";
    .port_info 7 /INPUT 1 "g";
    .port_info 8 /INPUT 1 "h";
L_000001c8eede27e0 .functor OR 1, o000001c8eedf4098, o000001c8eedf4128, C4<0>, C4<0>;
L_000001c8eede2a80 .functor OR 1, o000001c8eedf4158, o000001c8eedf41b8, C4<0>, C4<0>;
L_000001c8eede28c0 .functor OR 1, o000001c8eedf41e8, o000001c8eedf4278, C4<0>, C4<0>;
L_000001c8eede36c0 .functor OR 1, o000001c8eedf42a8, o000001c8eedf4308, C4<0>, C4<0>;
L_000001c8eede1c10 .functor OR 1, L_000001c8eede27e0, L_000001c8eede2a80, C4<0>, C4<0>;
L_000001c8eede3730 .functor OR 1, L_000001c8eede28c0, L_000001c8eede36c0, C4<0>, C4<0>;
L_000001c8eede3420 .functor OR 1, L_000001c8eede1c10, L_000001c8eede3730, C4<0>, C4<0>;
v000001c8eedf1c60_0 .net "a", 0 0, o000001c8eedf4098;  alias, 0 drivers
v000001c8eedf0b80_0 .net "ab", 0 0, L_000001c8eede27e0;  1 drivers
v000001c8eedf1300_0 .net "abcd", 0 0, L_000001c8eede1c10;  1 drivers
v000001c8eedf0360_0 .net "b", 0 0, o000001c8eedf4128;  alias, 0 drivers
v000001c8eedf0ea0_0 .net "c", 0 0, o000001c8eedf4158;  alias, 0 drivers
v000001c8eedf0900_0 .net "cd", 0 0, L_000001c8eede2a80;  1 drivers
v000001c8eedf0f40_0 .net "d", 0 0, o000001c8eedf41b8;  alias, 0 drivers
v000001c8eedf09a0_0 .net "e", 0 0, o000001c8eedf41e8;  alias, 0 drivers
v000001c8eedf1ee0_0 .net "ef", 0 0, L_000001c8eede28c0;  1 drivers
v000001c8eedf1120_0 .net "efgh", 0 0, L_000001c8eede3730;  1 drivers
v000001c8eedf1bc0_0 .net "f", 0 0, o000001c8eedf4278;  alias, 0 drivers
v000001c8eedf2200_0 .net "g", 0 0, o000001c8eedf42a8;  alias, 0 drivers
v000001c8eedf04a0_0 .net "gh", 0 0, L_000001c8eede36c0;  1 drivers
v000001c8eedf05e0_0 .net "h", 0 0, o000001c8eedf4308;  alias, 0 drivers
v000001c8eedf02c0_0 .net "out", 0 0, L_000001c8eede3420;  alias, 1 drivers
S_000001c8eec60b70 .scope module, "or2" "or8" 2 424, 2 428 0, S_000001c8eec443d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "e";
    .port_info 6 /INPUT 1 "f";
    .port_info 7 /INPUT 1 "g";
    .port_info 8 /INPUT 1 "h";
L_000001c8eede1d60 .functor OR 1, o000001c8eedf4518, o000001c8eedf45a8, C4<0>, C4<0>;
L_000001c8eede2000 .functor OR 1, o000001c8eedf45d8, o000001c8eedf4638, C4<0>, C4<0>;
L_000001c8eede2930 .functor OR 1, o000001c8eedf4668, o000001c8eedf46f8, C4<0>, C4<0>;
L_000001c8eede29a0 .functor OR 1, o000001c8eedf4728, o000001c8eedf4788, C4<0>, C4<0>;
L_000001c8eede2a10 .functor OR 1, L_000001c8eede1d60, L_000001c8eede2000, C4<0>, C4<0>;
L_000001c8eede2af0 .functor OR 1, L_000001c8eede2930, L_000001c8eede29a0, C4<0>, C4<0>;
L_000001c8eede3180 .functor OR 1, L_000001c8eede2a10, L_000001c8eede2af0, C4<0>, C4<0>;
v000001c8eedf1d00_0 .net "a", 0 0, o000001c8eedf4518;  alias, 0 drivers
v000001c8eedf1760_0 .net "ab", 0 0, L_000001c8eede1d60;  1 drivers
v000001c8eedefbe0_0 .net "abcd", 0 0, L_000001c8eede2a10;  1 drivers
v000001c8eedf1da0_0 .net "b", 0 0, o000001c8eedf45a8;  alias, 0 drivers
v000001c8eedf22a0_0 .net "c", 0 0, o000001c8eedf45d8;  alias, 0 drivers
v000001c8eedf0cc0_0 .net "cd", 0 0, L_000001c8eede2000;  1 drivers
v000001c8eedefc80_0 .net "d", 0 0, o000001c8eedf4638;  alias, 0 drivers
v000001c8eedf1580_0 .net "e", 0 0, o000001c8eedf4668;  alias, 0 drivers
v000001c8eedf1e40_0 .net "ef", 0 0, L_000001c8eede2930;  1 drivers
v000001c8eedf18a0_0 .net "efgh", 0 0, L_000001c8eede2af0;  1 drivers
v000001c8eedf07c0_0 .net "f", 0 0, o000001c8eedf46f8;  alias, 0 drivers
v000001c8eedeff00_0 .net "g", 0 0, o000001c8eedf4728;  alias, 0 drivers
v000001c8eedf2020_0 .net "gh", 0 0, L_000001c8eede29a0;  1 drivers
v000001c8eedf14e0_0 .net "h", 0 0, o000001c8eedf4788;  alias, 0 drivers
v000001c8eedf0400_0 .net "out", 0 0, L_000001c8eede3180;  alias, 1 drivers
S_000001c8eec8bcc0 .scope module, "stimulus" "stimulus" 3 1;
 .timescale 0 0;
v000001c8eee83270_0 .var "b", 3 0;
v000001c8eee81e70_0 .var "clk", 0 0;
v000001c8eee81fb0_0 .net "l", 3 0, v000001c8eee4ab50_0;  1 drivers
o000001c8eee01fe8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eee82050_0 .net "lose", 0 0, o000001c8eee01fe8;  0 drivers
v000001c8eee82410_0 .var "on", 0 0;
v000001c8eee82550_0 .var "reset", 0 0;
v000001c8eee82910_0 .var "setzero", 0 0;
v000001c8eee825f0_0 .var "start", 0 0;
v000001c8eee82690_0 .net "win", 0 0, v000001c8eee7e9f0_0;  1 drivers
S_000001c8eec60d00 .scope module, "seq" "seq2b8lv" 3 7, 2 1 0, S_000001c8eec8bcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "win";
    .port_info 1 /OUTPUT 1 "lose";
    .port_info 2 /OUTPUT 4 "l";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "on";
    .port_info 5 /INPUT 1 "setzero";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /INPUT 1 "start";
    .port_info 8 /INPUT 1 "clk";
L_000001c8eedb0db0 .functor XOR 1, v000001c8eee7f670_0, L_000001c8eee7cd30, C4<0>, C4<0>;
L_000001c8eedb10c0 .functor NOT 1, L_000001c8eed98df0, C4<0>, C4<0>, C4<0>;
L_000001c8eed98df0 .functor AND 1, L_000001c8eeed2180, L_000001c8eeed3b50, C4<1>, C4<1>;
L_000001c8eedba500 .functor OR 1, v000001c8eee82550_0, L_000001c8eed8adf0, C4<0>, C4<0>;
L_000001c8eedba340 .functor AND 1, L_000001c8eedb10c0, L_000001c8eedb99a0, C4<1>, C4<1>;
L_000001c8eedb99a0 .functor OR 1, L_000001c8eeed3b50, v000001c8eee82550_0, C4<0>, C4<0>;
L_000001c8eeed3d10 .functor OR 1, L_000001c8eed8adf0, v000001c8eee82550_0, C4<0>, C4<0>;
L_000001c8eeed2f10 .functor OR 1, v000001c8eee82550_0, v000001c8eee807f0_0, C4<0>, C4<0>;
L_000001c8eeed33e0 .functor OR 1, v000001c8eee82410_0, v000001c8eee825f0_0, C4<0>, C4<0>;
L_000001c8eeed2570 .functor AND 1, L_000001c8eeed3ae0, L_000001c8eeed3b50, C4<1>, C4<1>;
L_000001c8eeed3ae0 .functor NOT 1, L_000001c8eeed2180, C4<0>, C4<0>, C4<0>;
L_000001c8eeede220 .functor OR 1, v000001c8eee82550_0, L_000001c8eeed3b50, C4<0>, C4<0>;
L_000001c8eeedfc60 .functor OR 1, L_000001c8eeee46b0, L_000001c8eeee3b70, C4<0>, C4<0>;
L_000001c8eeedefb0 .functor OR 1, L_000001c8eeee30d0, L_000001c8eeee4930, C4<0>, C4<0>;
L_000001c8eeedf020 .functor OR 1, L_000001c8eeee5010, L_000001c8eeee4bb0, C4<0>, C4<0>;
L_000001c8eeede610 .functor OR 1, L_000001c8eeee3c10, L_000001c8eeee41b0, C4<0>, C4<0>;
L_000001c8eeedef40 .functor OR 1, L_000001c8eeee2a90, L_000001c8eeee37b0, C4<0>, C4<0>;
L_000001c8eeedeb50 .functor OR 1, L_000001c8eeee3710, L_000001c8eeee4e30, C4<0>, C4<0>;
L_000001c8eeede8b0 .functor OR 1, L_000001c8eeee3670, L_000001c8eeee47f0, C4<0>, C4<0>;
L_000001c8eeede450 .functor OR 1, L_000001c8eeee2ef0, L_000001c8eeee4890, C4<0>, C4<0>;
v000001c8eee7ef90_0 .net "B0", 0 0, L_000001c8eeedf720;  1 drivers
v000001c8eee7f850_0 .net "B1", 0 0, L_000001c8eeedfaa0;  1 drivers
v000001c8eee7eb30_0 .net "DSen", 0 0, L_000001c8eeed2f10;  1 drivers
v000001c8eee801b0_0 .net "IM_q", 3 0, L_000001c8eee7d730;  1 drivers
v000001c8eee7fa30_0 .net "M4_NtoA", 0 0, L_000001c8eeed3ae0;  1 drivers
v000001c8eee7fb70_0 .net "OM_q", 3 0, L_000001c8eee7dcd0;  1 drivers
v000001c8eee7ec70_0 .net "T_tffout", 0 0, L_000001c8eedba340;  1 drivers
v000001c8eee80250_0 .net "Twin_AtoN", 0 0, L_000001c8eed98df0;  1 drivers
v000001c8eee809d0_0 .net "Twin_NtoA", 0 0, L_000001c8eedb10c0;  1 drivers
v000001c8eee7edb0_0 .net *"_ivl_3", 0 0, L_000001c8eee7cd30;  1 drivers
v000001c8eee7f2b0_0 .net *"_ivl_40", 0 0, L_000001c8eeedfc60;  1 drivers
v000001c8eee7f350_0 .net *"_ivl_43", 0 0, L_000001c8eeee46b0;  1 drivers
v000001c8eee7f3f0_0 .net *"_ivl_45", 0 0, L_000001c8eeee3b70;  1 drivers
v000001c8eee7f490_0 .net *"_ivl_46", 0 0, L_000001c8eeedefb0;  1 drivers
v000001c8eee802f0_0 .net *"_ivl_49", 0 0, L_000001c8eeee30d0;  1 drivers
v000001c8eee804d0_0 .net *"_ivl_51", 0 0, L_000001c8eeee4930;  1 drivers
v000001c8eee80570_0 .net *"_ivl_52", 0 0, L_000001c8eeedf020;  1 drivers
v000001c8eee80610_0 .net *"_ivl_55", 0 0, L_000001c8eeee5010;  1 drivers
v000001c8eee806b0_0 .net *"_ivl_57", 0 0, L_000001c8eeee4bb0;  1 drivers
v000001c8eee80750_0 .net *"_ivl_58", 0 0, L_000001c8eeede610;  1 drivers
v000001c8eee80890_0 .net *"_ivl_61", 0 0, L_000001c8eeee3c10;  1 drivers
v000001c8eee80930_0 .net *"_ivl_63", 0 0, L_000001c8eeee41b0;  1 drivers
v000001c8eee80a70_0 .net *"_ivl_64", 0 0, L_000001c8eeedef40;  1 drivers
v000001c8eee80b10_0 .net *"_ivl_67", 0 0, L_000001c8eeee2a90;  1 drivers
v000001c8eee81970_0 .net *"_ivl_69", 0 0, L_000001c8eeee37b0;  1 drivers
v000001c8eee81470_0 .net *"_ivl_70", 0 0, L_000001c8eeedeb50;  1 drivers
v000001c8eee822d0_0 .net *"_ivl_73", 0 0, L_000001c8eeee3710;  1 drivers
v000001c8eee81830_0 .net *"_ivl_75", 0 0, L_000001c8eeee4e30;  1 drivers
v000001c8eee81790_0 .net *"_ivl_76", 0 0, L_000001c8eeede8b0;  1 drivers
v000001c8eee818d0_0 .net *"_ivl_79", 0 0, L_000001c8eeee3670;  1 drivers
v000001c8eee836d0_0 .net *"_ivl_81", 0 0, L_000001c8eeee47f0;  1 drivers
v000001c8eee820f0_0 .net *"_ivl_82", 0 0, L_000001c8eeede450;  1 drivers
v000001c8eee81a10_0 .net *"_ivl_86", 0 0, L_000001c8eeee2ef0;  1 drivers
v000001c8eee82cd0_0 .net *"_ivl_88", 0 0, L_000001c8eeee4890;  1 drivers
v000001c8eee838b0_0 .net "ans", 1 0, L_000001c8eee7cbf0;  1 drivers
v000001c8eee824b0_0 .net "b", 3 0, v000001c8eee83270_0;  1 drivers
v000001c8eee82f50_0 .net "clk", 0 0, v000001c8eee81e70_0;  1 drivers
v000001c8eee815b0_0 .net "clk_div", 0 0, v000001c8eee662e0_0;  1 drivers
v000001c8eee81150_0 .net "correct", 0 0, L_000001c8eeedf640;  1 drivers
v000001c8eee81f10_0 .net "di", 15 0, v000001c8eee4a470_0;  1 drivers
v000001c8eee83770_0 .net "displayEn", 0 0, L_000001c8eedb0db0;  1 drivers
v000001c8eee82a50_0 .net "do", 15 0, v000001c8eee4b730_0;  1 drivers
v000001c8eee82d70_0 .net "l", 3 0, v000001c8eee4ab50_0;  alias, 1 drivers
v000001c8eee82190_0 .net "lose", 0 0, o000001c8eee01fe8;  alias, 0 drivers
v000001c8eee827d0_0 .net "lv", 3 0, L_000001c8eee7cb50;  1 drivers
v000001c8eee83310_0 .net "on", 0 0, v000001c8eee82410_0;  1 drivers
v000001c8eee81dd0_0 .net "onM4", 0 0, L_000001c8eeed33e0;  1 drivers
v000001c8eee81ab0_0 .net "out_M4_IM", 0 0, L_000001c8eeed3b50;  1 drivers
v000001c8eee81290_0 .net "out_M4_OM", 0 0, L_000001c8eed8adf0;  1 drivers
v000001c8eee81b50_0 .net "out_M4_maxLV", 0 0, L_000001c8eeed2180;  1 drivers
o000001c8eedf8d78 .functor BUFZ 1, C4<z>; HiZ drive
v000001c8eee81bf0_0 .net "press", 0 0, o000001c8eedf8d78;  0 drivers
v000001c8eee83810_0 .net "reIM", 0 0, L_000001c8eeede220;  1 drivers
v000001c8eee81d30_0 .net "reOM", 0 0, L_000001c8eeed3d10;  1 drivers
v000001c8eee834f0_0 .net "re_tffout", 0 0, L_000001c8eedba500;  1 drivers
v000001c8eee82e10_0 .net "reset", 0 0, v000001c8eee82550_0;  1 drivers
v000001c8eee811f0_0 .net "sc", 0 0, v000001c8eee807f0_0;  1 drivers
v000001c8eee81510_0 .net "setzero", 0 0, v000001c8eee82910_0;  1 drivers
v000001c8eee81330_0 .net "show", 7 0, L_000001c8eeee4430;  1 drivers
v000001c8eee83130_0 .net "sq1", 1 0, L_000001c8eeee2bd0;  1 drivers
v000001c8eee82870_0 .net "sq2", 1 0, L_000001c8eeee3fd0;  1 drivers
v000001c8eee82eb0_0 .net "sq3", 1 0, L_000001c8eeee3350;  1 drivers
v000001c8eee816f0_0 .net "sq4", 1 0, L_000001c8eeee6370;  1 drivers
v000001c8eee813d0_0 .net "sq5", 1 0, L_000001c8eeee51f0;  1 drivers
v000001c8eee81c90_0 .net "sq6", 1 0, L_000001c8eeee7090;  1 drivers
v000001c8eee82230_0 .net "sq7", 1 0, L_000001c8eeee6eb0;  1 drivers
v000001c8eee82c30_0 .net "sq8", 1 0, L_000001c8eeee6b90;  1 drivers
v000001c8eee829b0_0 .net "start", 0 0, v000001c8eee825f0_0;  1 drivers
v000001c8eee82af0_0 .net "stop", 15 0, v000001c8eee57a60_0;  1 drivers
v000001c8eee83450_0 .net "stopin", 0 0, v000001c8eee7f990_0;  1 drivers
v000001c8eee82370_0 .net "stopout", 0 0, v000001c8eee7f670_0;  1 drivers
v000001c8eee831d0_0 .net "tffout_OtoA", 0 0, L_000001c8eedb99a0;  1 drivers
v000001c8eee83590_0 .net "up", 0 0, L_000001c8eeed2570;  1 drivers
v000001c8eee81650_0 .net "win", 0 0, v000001c8eee7e9f0_0;  alias, 1 drivers
L_000001c8eee7d050 .concat [ 1 1 0 0], L_000001c8eeedf720, L_000001c8eeedfaa0;
L_000001c8eee7cd30 .part v000001c8eee4b730_0, 0, 1;
L_000001c8eee7c330 .concat [ 1 1 0 0], L_000001c8eeedf720, L_000001c8eeedfaa0;
L_000001c8eeee3e90 .part L_000001c8eeee2bd0, 0, 1;
L_000001c8eeee4f70 .part L_000001c8eeee3fd0, 0, 1;
L_000001c8eeee4b10 .part L_000001c8eeee3350, 0, 1;
L_000001c8eeee2b30 .part L_000001c8eeee6370, 0, 1;
L_000001c8eeee5150 .part L_000001c8eeee51f0, 0, 1;
L_000001c8eeee2db0 .part L_000001c8eeee7090, 0, 1;
L_000001c8eeee29f0 .part L_000001c8eeee6eb0, 0, 1;
L_000001c8eeee3f30 .part L_000001c8eeee6b90, 0, 1;
L_000001c8eeee3df0 .part L_000001c8eeee2bd0, 1, 1;
L_000001c8eeee4110 .part L_000001c8eeee3fd0, 1, 1;
L_000001c8eeee4a70 .part L_000001c8eeee3350, 1, 1;
L_000001c8eeee49d0 .part L_000001c8eeee6370, 1, 1;
L_000001c8eeee4610 .part L_000001c8eeee51f0, 1, 1;
L_000001c8eeee4cf0 .part L_000001c8eeee7090, 1, 1;
L_000001c8eeee4750 .part L_000001c8eeee6eb0, 1, 1;
L_000001c8eeee4570 .part L_000001c8eeee6b90, 1, 1;
L_000001c8eeee46b0 .part v000001c8eee4a470_0, 0, 1;
L_000001c8eeee3b70 .part v000001c8eee4b730_0, 1, 1;
L_000001c8eeee30d0 .part v000001c8eee4a470_0, 1, 1;
L_000001c8eeee4930 .part v000001c8eee4b730_0, 2, 1;
L_000001c8eeee5010 .part v000001c8eee4a470_0, 2, 1;
L_000001c8eeee4bb0 .part v000001c8eee4b730_0, 3, 1;
L_000001c8eeee3c10 .part v000001c8eee4a470_0, 3, 1;
L_000001c8eeee41b0 .part v000001c8eee4b730_0, 4, 1;
L_000001c8eeee2a90 .part v000001c8eee4a470_0, 4, 1;
L_000001c8eeee37b0 .part v000001c8eee4b730_0, 5, 1;
L_000001c8eeee3710 .part v000001c8eee4a470_0, 5, 1;
L_000001c8eeee4e30 .part v000001c8eee4b730_0, 6, 1;
L_000001c8eeee3670 .part v000001c8eee4a470_0, 6, 1;
L_000001c8eeee47f0 .part v000001c8eee4b730_0, 7, 1;
LS_000001c8eeee4430_0_0 .concat8 [ 1 1 1 1], L_000001c8eeedfc60, L_000001c8eeedefb0, L_000001c8eeedf020, L_000001c8eeede610;
LS_000001c8eeee4430_0_4 .concat8 [ 1 1 1 1], L_000001c8eeedef40, L_000001c8eeedeb50, L_000001c8eeede8b0, L_000001c8eeede450;
L_000001c8eeee4430 .concat8 [ 4 4 0 0], LS_000001c8eeee4430_0_0, LS_000001c8eeee4430_0_4;
L_000001c8eeee2ef0 .part v000001c8eee4a470_0, 7, 1;
L_000001c8eeee4890 .part v000001c8eee4b730_0, 8, 1;
L_000001c8eeee50b0 .part v000001c8eee57a60_0, 1, 1;
L_000001c8eeee4ed0 .part L_000001c8eeee4430, 0, 1;
L_000001c8eeee4070 .part v000001c8eee57a60_0, 2, 1;
L_000001c8eeee3530 .part L_000001c8eeee4430, 1, 1;
L_000001c8eeee33f0 .part v000001c8eee57a60_0, 3, 1;
L_000001c8eeee3a30 .part L_000001c8eeee4430, 2, 1;
L_000001c8eeee6690 .part v000001c8eee57a60_0, 4, 1;
L_000001c8eeee5650 .part L_000001c8eeee4430, 3, 1;
L_000001c8eeee6f50 .part v000001c8eee57a60_0, 5, 1;
L_000001c8eeee5ab0 .part L_000001c8eeee4430, 4, 1;
L_000001c8eeee6550 .part v000001c8eee57a60_0, 6, 1;
L_000001c8eeee7810 .part L_000001c8eeee4430, 5, 1;
L_000001c8eeee65f0 .part v000001c8eee57a60_0, 7, 1;
L_000001c8eeee6910 .part L_000001c8eeee4430, 6, 1;
L_000001c8eeee58d0 .part v000001c8eee57a60_0, 8, 1;
L_000001c8eeee73b0 .part L_000001c8eeee4430, 7, 1;
S_000001c8eec6d6b0 .scope module, "CHIM" "check4bit" 2 70, 2 155 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 1 "en";
L_000001c8eeed3b50 .functor AND 1, L_000001c8eeed2260, v000001c8eee807f0_0, C4<1>, C4<1>;
L_000001c8eeed2420 .functor XNOR 1, L_000001c8eee7deb0, L_000001c8eee7d5f0, C4<0>, C4<0>;
L_000001c8eeed2490 .functor XNOR 1, L_000001c8eee7cfb0, L_000001c8eee7c1f0, C4<0>, C4<0>;
L_000001c8eeed2500 .functor XNOR 1, L_000001c8eee7d870, L_000001c8eee7df50, C4<0>, C4<0>;
L_000001c8eeed3fb0 .functor XNOR 1, L_000001c8eee7e1d0, L_000001c8eee7c790, C4<0>, C4<0>;
v000001c8eedf0040_0 .net "A4toA", 0 0, L_000001c8eeed2260;  1 drivers
v000001c8eedf0a40_0 .net *"_ivl_1", 0 0, L_000001c8eee7deb0;  1 drivers
v000001c8eedf0ae0_0 .net *"_ivl_11", 0 0, L_000001c8eee7df50;  1 drivers
v000001c8eedc6eb0_0 .net *"_ivl_13", 0 0, L_000001c8eee7e1d0;  1 drivers
v000001c8eedc71d0_0 .net *"_ivl_15", 0 0, L_000001c8eee7c790;  1 drivers
v000001c8eedc73b0_0 .net *"_ivl_3", 0 0, L_000001c8eee7d5f0;  1 drivers
v000001c8eedc6e10_0 .net *"_ivl_5", 0 0, L_000001c8eee7cfb0;  1 drivers
v000001c8eedc7450_0 .net *"_ivl_7", 0 0, L_000001c8eee7c1f0;  1 drivers
v000001c8eedc6410_0 .net *"_ivl_9", 0 0, L_000001c8eee7d870;  1 drivers
v000001c8eedc5790_0 .net "a", 3 0, L_000001c8eee7d730;  alias, 1 drivers
v000001c8eedc5830_0 .net "b", 3 0, L_000001c8eee7cb50;  alias, 1 drivers
v000001c8eedc5e70_0 .net "d0", 0 0, L_000001c8eeed2420;  1 drivers
v000001c8eedc5f10_0 .net "d1", 0 0, L_000001c8eeed2490;  1 drivers
v000001c8eedc4430_0 .net "d2", 0 0, L_000001c8eeed2500;  1 drivers
v000001c8eedc4070_0 .net "d3", 0 0, L_000001c8eeed3fb0;  1 drivers
v000001c8eedc44d0_0 .net "en", 0 0, v000001c8eee807f0_0;  alias, 1 drivers
v000001c8eedc47f0_0 .net "out", 0 0, L_000001c8eeed3b50;  alias, 1 drivers
L_000001c8eee7deb0 .part L_000001c8eee7d730, 0, 1;
L_000001c8eee7d5f0 .part L_000001c8eee7cb50, 0, 1;
L_000001c8eee7cfb0 .part L_000001c8eee7d730, 1, 1;
L_000001c8eee7c1f0 .part L_000001c8eee7cb50, 1, 1;
L_000001c8eee7d870 .part L_000001c8eee7d730, 2, 1;
L_000001c8eee7df50 .part L_000001c8eee7cb50, 2, 1;
L_000001c8eee7e1d0 .part L_000001c8eee7d730, 3, 1;
L_000001c8eee7c790 .part L_000001c8eee7cb50, 3, 1;
S_000001c8eec6d840 .scope module, "a1" "and4" 2 163, 2 443 0, S_000001c8eec6d6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
L_000001c8eeed3c30 .functor AND 1, L_000001c8eeed2420, L_000001c8eeed2490, C4<1>, C4<1>;
L_000001c8eeed3ca0 .functor AND 1, L_000001c8eeed2500, L_000001c8eeed3fb0, C4<1>, C4<1>;
L_000001c8eeed2260 .functor AND 1, L_000001c8eeed3c30, L_000001c8eeed3ca0, C4<1>, C4<1>;
v000001c8eedf1940_0 .net "a", 0 0, L_000001c8eeed2420;  alias, 1 drivers
v000001c8eedf19e0_0 .net "an0", 0 0, L_000001c8eeed3c30;  1 drivers
v000001c8eedf1a80_0 .net "an1", 0 0, L_000001c8eeed3ca0;  1 drivers
v000001c8eedf2160_0 .net "b", 0 0, L_000001c8eeed2490;  alias, 1 drivers
v000001c8eedf2340_0 .net "c", 0 0, L_000001c8eeed2500;  alias, 1 drivers
v000001c8eedefdc0_0 .net "d", 0 0, L_000001c8eeed3fb0;  alias, 1 drivers
v000001c8eedeffa0_0 .net "out", 0 0, L_000001c8eeed2260;  alias, 1 drivers
S_000001c8eec73b70 .scope module, "CHOM" "check4bit" 2 45, 2 155 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 1 "en";
L_000001c8eed8adf0 .functor AND 1, L_000001c8eed69ae0, v000001c8eee807f0_0, C4<1>, C4<1>;
L_000001c8eede3a40 .functor XNOR 1, L_000001c8eee7d0f0, L_000001c8eee7cdd0, C4<0>, C4<0>;
L_000001c8eeed34c0 .functor XNOR 1, L_000001c8eee7db90, L_000001c8eee7dd70, C4<0>, C4<0>;
L_000001c8eeed29d0 .functor XNOR 1, L_000001c8eee7e770, L_000001c8eee7c3d0, C4<0>, C4<0>;
L_000001c8eeed2340 .functor XNOR 1, L_000001c8eee7e810, L_000001c8eee7c470, C4<0>, C4<0>;
v000001c8eed96210_0 .net "A4toA", 0 0, L_000001c8eed69ae0;  1 drivers
v000001c8eed96fd0_0 .net *"_ivl_1", 0 0, L_000001c8eee7d0f0;  1 drivers
v000001c8eed97390_0 .net *"_ivl_11", 0 0, L_000001c8eee7c3d0;  1 drivers
v000001c8eedbfb70_0 .net *"_ivl_13", 0 0, L_000001c8eee7e810;  1 drivers
v000001c8eedbebd0_0 .net *"_ivl_15", 0 0, L_000001c8eee7c470;  1 drivers
v000001c8eedbfe90_0 .net *"_ivl_3", 0 0, L_000001c8eee7cdd0;  1 drivers
v000001c8eedbf030_0 .net *"_ivl_5", 0 0, L_000001c8eee7db90;  1 drivers
v000001c8eedbf350_0 .net *"_ivl_7", 0 0, L_000001c8eee7dd70;  1 drivers
v000001c8eedc04d0_0 .net *"_ivl_9", 0 0, L_000001c8eee7e770;  1 drivers
v000001c8eedc07f0_0 .net "a", 3 0, L_000001c8eee7dcd0;  alias, 1 drivers
v000001c8eedbf5d0_0 .net "b", 3 0, L_000001c8eee7cb50;  alias, 1 drivers
v000001c8eedb4390_0 .net "d0", 0 0, L_000001c8eede3a40;  1 drivers
v000001c8eedb3d50_0 .net "d1", 0 0, L_000001c8eeed34c0;  1 drivers
v000001c8eedb30d0_0 .net "d2", 0 0, L_000001c8eeed29d0;  1 drivers
v000001c8eedb37b0_0 .net "d3", 0 0, L_000001c8eeed2340;  1 drivers
v000001c8eedb4430_0 .net "en", 0 0, v000001c8eee807f0_0;  alias, 1 drivers
v000001c8eedb44d0_0 .net "out", 0 0, L_000001c8eed8adf0;  alias, 1 drivers
L_000001c8eee7d0f0 .part L_000001c8eee7dcd0, 0, 1;
L_000001c8eee7cdd0 .part L_000001c8eee7cb50, 0, 1;
L_000001c8eee7db90 .part L_000001c8eee7dcd0, 1, 1;
L_000001c8eee7dd70 .part L_000001c8eee7cb50, 1, 1;
L_000001c8eee7e770 .part L_000001c8eee7dcd0, 2, 1;
L_000001c8eee7c3d0 .part L_000001c8eee7cb50, 2, 1;
L_000001c8eee7e810 .part L_000001c8eee7dcd0, 3, 1;
L_000001c8eee7c470 .part L_000001c8eee7cb50, 3, 1;
S_000001c8eec73d00 .scope module, "a1" "and4" 2 163, 2 443 0, S_000001c8eec73b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
L_000001c8eed8a7d0 .functor AND 1, L_000001c8eede3a40, L_000001c8eeed34c0, C4<1>, C4<1>;
L_000001c8eed8ab50 .functor AND 1, L_000001c8eeed29d0, L_000001c8eeed2340, C4<1>, C4<1>;
L_000001c8eed69ae0 .functor AND 1, L_000001c8eed8a7d0, L_000001c8eed8ab50, C4<1>, C4<1>;
v000001c8eedc4cf0_0 .net "a", 0 0, L_000001c8eede3a40;  alias, 1 drivers
v000001c8eedc4e30_0 .net "an0", 0 0, L_000001c8eed8a7d0;  1 drivers
v000001c8eed97610_0 .net "an1", 0 0, L_000001c8eed8ab50;  1 drivers
v000001c8eed976b0_0 .net "b", 0 0, L_000001c8eeed34c0;  alias, 1 drivers
v000001c8eed96c10_0 .net "c", 0 0, L_000001c8eeed29d0;  alias, 1 drivers
v000001c8eed971b0_0 .net "d", 0 0, L_000001c8eeed2340;  alias, 1 drivers
v000001c8eed96d50_0 .net "out", 0 0, L_000001c8eed69ae0;  alias, 1 drivers
S_000001c8eec6a570 .scope module, "CHwin" "check4bit" 2 60, 2 155 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 1 "en";
L_000001c8eeed2180 .functor AND 1, L_000001c8eeed35a0, v000001c8eee807f0_0, C4<1>, C4<1>;
L_000001c8eeed26c0 .functor XNOR 1, L_000001c8eee7e590, L_000001c8eee7ce70, C4<0>, C4<0>;
L_000001c8eeed3610 .functor XNOR 1, L_000001c8eee7d4b0, L_000001c8eee7d7d0, C4<0>, C4<0>;
L_000001c8eeed3680 .functor XNOR 1, L_000001c8eee7e130, L_000001c8eee7c6f0, C4<0>, C4<0>;
L_000001c8eeed2ab0 .functor XNOR 1, L_000001c8eee7e8b0, L_000001c8eee7e450, C4<0>, C4<0>;
v000001c8eee49070_0 .net "A4toA", 0 0, L_000001c8eeed35a0;  1 drivers
v000001c8eee4aab0_0 .net *"_ivl_1", 0 0, L_000001c8eee7e590;  1 drivers
v000001c8eee4a1f0_0 .net *"_ivl_11", 0 0, L_000001c8eee7c6f0;  1 drivers
v000001c8eee4a290_0 .net *"_ivl_13", 0 0, L_000001c8eee7e8b0;  1 drivers
v000001c8eee4b4b0_0 .net *"_ivl_15", 0 0, L_000001c8eee7e450;  1 drivers
v000001c8eee49750_0 .net *"_ivl_3", 0 0, L_000001c8eee7ce70;  1 drivers
v000001c8eee496b0_0 .net *"_ivl_5", 0 0, L_000001c8eee7d4b0;  1 drivers
v000001c8eee497f0_0 .net *"_ivl_7", 0 0, L_000001c8eee7d7d0;  1 drivers
v000001c8eee4b5f0_0 .net *"_ivl_9", 0 0, L_000001c8eee7e130;  1 drivers
L_000001c8eee8ab48 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001c8eee4b190_0 .net "a", 3 0, L_000001c8eee8ab48;  1 drivers
v000001c8eee4ad30_0 .net "b", 3 0, L_000001c8eee7cb50;  alias, 1 drivers
v000001c8eee4b230_0 .net "d0", 0 0, L_000001c8eeed26c0;  1 drivers
v000001c8eee4a0b0_0 .net "d1", 0 0, L_000001c8eeed3610;  1 drivers
v000001c8eee4a150_0 .net "d2", 0 0, L_000001c8eeed3680;  1 drivers
v000001c8eee4a330_0 .net "d3", 0 0, L_000001c8eeed2ab0;  1 drivers
v000001c8eee49ed0_0 .net "en", 0 0, v000001c8eee807f0_0;  alias, 1 drivers
v000001c8eee4b690_0 .net "out", 0 0, L_000001c8eeed2180;  alias, 1 drivers
L_000001c8eee7e590 .part L_000001c8eee8ab48, 0, 1;
L_000001c8eee7ce70 .part L_000001c8eee7cb50, 0, 1;
L_000001c8eee7d4b0 .part L_000001c8eee8ab48, 1, 1;
L_000001c8eee7d7d0 .part L_000001c8eee7cb50, 1, 1;
L_000001c8eee7e130 .part L_000001c8eee8ab48, 2, 1;
L_000001c8eee7c6f0 .part L_000001c8eee7cb50, 2, 1;
L_000001c8eee7e8b0 .part L_000001c8eee8ab48, 3, 1;
L_000001c8eee7e450 .part L_000001c8eee7cb50, 3, 1;
S_000001c8eec6a700 .scope module, "a1" "and4" 2 163, 2 443 0, S_000001c8eec6a570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
L_000001c8eeed2b20 .functor AND 1, L_000001c8eeed26c0, L_000001c8eeed3610, C4<1>, C4<1>;
L_000001c8eeed3530 .functor AND 1, L_000001c8eeed3680, L_000001c8eeed2ab0, C4<1>, C4<1>;
L_000001c8eeed35a0 .functor AND 1, L_000001c8eeed2b20, L_000001c8eeed3530, C4<1>, C4<1>;
v000001c8eedbae30_0 .net "a", 0 0, L_000001c8eeed26c0;  alias, 1 drivers
v000001c8eedbb5b0_0 .net "an0", 0 0, L_000001c8eeed2b20;  1 drivers
v000001c8eed85630_0 .net "an1", 0 0, L_000001c8eeed3530;  1 drivers
v000001c8eed85b30_0 .net "b", 0 0, L_000001c8eeed3610;  alias, 1 drivers
v000001c8eed8f070_0 .net "c", 0 0, L_000001c8eeed3680;  alias, 1 drivers
v000001c8eed6aa10_0 .net "d", 0 0, L_000001c8eeed2ab0;  alias, 1 drivers
v000001c8eee4aa10_0 .net "out", 0 0, L_000001c8eeed35a0;  alias, 1 drivers
S_000001c8eec6ce20 .scope module, "DCIM" "decoder4bit" 2 19, 2 183 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "d";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "en";
v000001c8eee4b550_0 .net "b", 3 0, L_000001c8eee7d730;  alias, 1 drivers
v000001c8eee4a470_0 .var "d", 15 0;
v000001c8eee4add0_0 .net "en", 0 0, v000001c8eee7f990_0;  alias, 1 drivers
E_000001c8eeddbb90 .event posedge, v000001c8eee4add0_0;
S_000001c8eec6cfb0 .scope module, "DCOM" "decoder4bit" 2 30, 2 183 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "d";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "en";
v000001c8eee49570_0 .net "b", 3 0, L_000001c8eee7dcd0;  alias, 1 drivers
v000001c8eee4b730_0 .var "d", 15 0;
v000001c8eee4afb0_0 .net "en", 0 0, v000001c8eee7f670_0;  alias, 1 drivers
E_000001c8eeddb090 .event posedge, v000001c8eee4afb0_0;
S_000001c8eec77630 .scope module, "DCdisplay" "decoder2bit" 2 13, 2 218 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "d";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "en";
v000001c8eee492f0_0 .net "b", 1 0, L_000001c8eee7d050;  1 drivers
v000001c8eee4ab50_0 .var "d", 3 0;
v000001c8eee4a510_0 .net "en", 0 0, L_000001c8eedb0db0;  alias, 1 drivers
E_000001c8eeddb110 .event posedge, v000001c8eee4a510_0;
S_000001c8eee4d6b0 .scope module, "IM" "C4B" 2 73, 2 337 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed4020 .functor AND 1, L_000001c8eee7c5b0, L_000001c8eeedf640, C4<1>, C4<1>;
L_000001c8eeed3e60 .functor AND 1, L_000001c8eee7d690, L_000001c8eeed3d80, C4<1>, C4<1>;
v000001c8eee4bc30_0 .net *"_ivl_1", 0 0, L_000001c8eee7c5b0;  1 drivers
v000001c8eee4beb0_0 .net *"_ivl_7", 0 0, L_000001c8eee7d690;  1 drivers
v000001c8eee4c310_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee4b870_0 .net "en", 0 0, L_000001c8eeedf640;  alias, 1 drivers
v000001c8eee4bf50_0 .net "q", 3 0, L_000001c8eee7d730;  alias, 1 drivers
v000001c8eee4bd70_0 .net "reset", 0 0, L_000001c8eeede220;  alias, 1 drivers
v000001c8eee4ca90_0 .net "t1", 0 0, L_000001c8eeed4020;  1 drivers
v000001c8eee4bff0_0 .net "t2", 0 0, L_000001c8eeed3d80;  1 drivers
v000001c8eee4c630_0 .net "t3", 0 0, L_000001c8eeed3e60;  1 drivers
L_000001c8eee7c5b0 .part L_000001c8eee7d730, 0, 1;
L_000001c8eee7d190 .part L_000001c8eee7d730, 0, 1;
L_000001c8eee7d230 .part L_000001c8eee7d730, 1, 1;
L_000001c8eee7d690 .part L_000001c8eee7d730, 2, 1;
L_000001c8eee7d730 .concat8 [ 1 1 1 1], v000001c8eee49930_0, v000001c8eee49430_0, v000001c8eee499d0_0, v000001c8eee4a970_0;
S_000001c8eee4d9d0 .scope module, "a2" "and3" 2 343, 2 453 0, S_000001c8eee4d6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_000001c8eeed3f40 .functor AND 1, L_000001c8eee7d190, L_000001c8eee7d230, C4<1>, C4<1>;
L_000001c8eeed3d80 .functor AND 1, L_000001c8eeed3f40, L_000001c8eeedf640, C4<1>, C4<1>;
v000001c8eee49610_0 .net "a", 0 0, L_000001c8eee7d190;  1 drivers
v000001c8eee4b7d0_0 .net "an0", 0 0, L_000001c8eeed3f40;  1 drivers
v000001c8eee49890_0 .net "b", 0 0, L_000001c8eee7d230;  1 drivers
v000001c8eee4b2d0_0 .net "c", 0 0, L_000001c8eeedf640;  alias, 1 drivers
v000001c8eee4a3d0_0 .net "out", 0 0, L_000001c8eeed3d80;  alias, 1 drivers
S_000001c8eee4db60 .scope module, "tff0" "T_FF" 2 345, 2 385 0, S_000001c8eee4d6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed3df0 .functor XOR 1, v000001c8eee49930_0, L_000001c8eeedf640, C4<0>, C4<0>;
v000001c8eee4abf0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee49bb0_0 .net "d", 0 0, L_000001c8eeed3df0;  1 drivers
v000001c8eee4b370_0 .net "q", 0 0, v000001c8eee49930_0;  1 drivers
v000001c8eee4ae70_0 .net "reset", 0 0, L_000001c8eeede220;  alias, 1 drivers
v000001c8eee4b410_0 .net "t", 0 0, L_000001c8eeedf640;  alias, 1 drivers
S_000001c8eee4d070 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee4db60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee49250_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee491b0_0 .net "d", 0 0, L_000001c8eeed3df0;  alias, 1 drivers
v000001c8eee49930_0 .var "q", 0 0;
v000001c8eee49390_0 .net "reset", 0 0, L_000001c8eeede220;  alias, 1 drivers
E_000001c8eeddabd0 .event posedge, v000001c8eee49250_0, v000001c8eee49390_0;
S_000001c8eee4d840 .scope module, "tff1" "T_FF" 2 346, 2 385 0, S_000001c8eee4d6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed3ed0 .functor XOR 1, v000001c8eee49430_0, L_000001c8eeed4020, C4<0>, C4<0>;
v000001c8eee49c50_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee4a5b0_0 .net "d", 0 0, L_000001c8eeed3ed0;  1 drivers
v000001c8eee494d0_0 .net "q", 0 0, v000001c8eee49430_0;  1 drivers
v000001c8eee4a650_0 .net "reset", 0 0, L_000001c8eeede220;  alias, 1 drivers
v000001c8eee49cf0_0 .net "t", 0 0, L_000001c8eeed4020;  alias, 1 drivers
S_000001c8eee4dcf0 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee4d840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee49110_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee4af10_0 .net "d", 0 0, L_000001c8eeed3ed0;  alias, 1 drivers
v000001c8eee49430_0 .var "q", 0 0;
v000001c8eee4a830_0 .net "reset", 0 0, L_000001c8eeede220;  alias, 1 drivers
S_000001c8eee4de80 .scope module, "tff2" "T_FF" 2 347, 2 385 0, S_000001c8eee4d6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed4090 .functor XOR 1, v000001c8eee499d0_0, L_000001c8eeed3d80, C4<0>, C4<0>;
v000001c8eee49b10_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee49e30_0 .net "d", 0 0, L_000001c8eeed4090;  1 drivers
v000001c8eee49f70_0 .net "q", 0 0, v000001c8eee499d0_0;  1 drivers
v000001c8eee4a010_0 .net "reset", 0 0, L_000001c8eeede220;  alias, 1 drivers
v000001c8eee4a790_0 .net "t", 0 0, L_000001c8eeed3d80;  alias, 1 drivers
S_000001c8eee4d200 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee4de80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee4a6f0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee49d90_0 .net "d", 0 0, L_000001c8eeed4090;  alias, 1 drivers
v000001c8eee499d0_0 .var "q", 0 0;
v000001c8eee49a70_0 .net "reset", 0 0, L_000001c8eeede220;  alias, 1 drivers
S_000001c8eee4d390 .scope module, "tff3" "T_FF" 2 348, 2 385 0, S_000001c8eee4d6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeedfd40 .functor XOR 1, v000001c8eee4a970_0, L_000001c8eeed3e60, C4<0>, C4<0>;
v000001c8eee4b0f0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee4cbd0_0 .net "d", 0 0, L_000001c8eeedfd40;  1 drivers
v000001c8eee4bcd0_0 .net "q", 0 0, v000001c8eee4a970_0;  1 drivers
v000001c8eee4b9b0_0 .net "reset", 0 0, L_000001c8eeede220;  alias, 1 drivers
v000001c8eee4c270_0 .net "t", 0 0, L_000001c8eeed3e60;  alias, 1 drivers
S_000001c8eee4d520 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee4d390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee4a8d0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee4ac90_0 .net "d", 0 0, L_000001c8eeedfd40;  alias, 1 drivers
v000001c8eee4a970_0 .var "q", 0 0;
v000001c8eee4b050_0 .net "reset", 0 0, L_000001c8eeede220;  alias, 1 drivers
S_000001c8eee4e6c0 .scope module, "M4" "lvMEM" 2 64, 2 281 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "lv";
    .port_info 1 /INPUT 1 "up";
    .port_info 2 /INPUT 1 "on";
    .port_info 3 /INPUT 1 "setzero";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
L_000001c8eeed2730 .functor OR 1, L_000001c8eeed2e30, L_000001c8eeed33e0, C4<0>, C4<0>;
L_000001c8eeed2e30 .functor OR 1, L_000001c8eeed21f0, L_000001c8eeed2650, C4<0>, C4<0>;
L_000001c8eeed2650 .functor AND 1, L_000001c8eeed3220, v000001c8eee82550_0, C4<1>, C4<1>;
L_000001c8eeed3220 .functor NOT 1, L_000001c8eee7e270, C4<0>, C4<0>, C4<0>;
L_000001c8eeed2ff0 .functor NOT 1, L_000001c8eeed37d0, C4<0>, C4<0>, C4<0>;
L_000001c8eeed3370 .functor NOT 1, v000001c8eee82550_0, C4<0>, C4<0>, C4<0>;
L_000001c8eeed28f0 .functor NOT 1, L_000001c8eeed2ce0, C4<0>, C4<0>, C4<0>;
L_000001c8eeed2880 .functor NOT 1, L_000001c8eeed2810, C4<0>, C4<0>, C4<0>;
L_000001c8eeed2810 .functor AND 1, L_000001c8eee7d910, L_000001c8eee7de10, C4<1>, C4<1>;
L_000001c8eeed3450 .functor AND 1, L_000001c8eeed2570, L_000001c8eeed2f80, C4<1>, C4<1>;
L_000001c8eeed3990 .functor NOT 1, L_000001c8eee7e630, C4<0>, C4<0>, C4<0>;
L_000001c8eeed3060 .functor OR 1, v000001c8eee82910_0, v000001c8eee82550_0, C4<0>, C4<0>;
L_000001c8eeed30d0 .functor OR 1, v000001c8eee82910_0, v000001c8eee82550_0, C4<0>, C4<0>;
L_000001c8eeed2c00 .functor OR 1, v000001c8eee82910_0, v000001c8eee82550_0, C4<0>, C4<0>;
v000001c8eee50c80_0 .net *"_ivl_1", 0 0, L_000001c8eee7e270;  1 drivers
v000001c8eee52800_0 .net *"_ivl_23", 0 0, L_000001c8eee7d910;  1 drivers
v000001c8eee50780_0 .net *"_ivl_25", 0 0, L_000001c8eee7de10;  1 drivers
v000001c8eee50320_0 .net *"_ivl_33", 0 0, L_000001c8eee7e630;  1 drivers
v000001c8eee51f40_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee503c0_0 .net "lv", 3 0, L_000001c8eee7cb50;  alias, 1 drivers
v000001c8eee51fe0_0 .net "on", 0 0, L_000001c8eeed33e0;  alias, 1 drivers
v000001c8eee50460_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
v000001c8eee50960_0 .net "reset1", 0 0, L_000001c8eeed3060;  1 drivers
v000001c8eee50be0_0 .net "reset2", 0 0, L_000001c8eeed30d0;  1 drivers
v000001c8eee50a00_0 .net "reset3", 0 0, L_000001c8eeed2c00;  1 drivers
v000001c8eee50b40_0 .net "setzero", 0 0, v000001c8eee82910_0;  alias, 1 drivers
v000001c8eee50500_0 .net "t0", 0 0, L_000001c8eeed2730;  1 drivers
v000001c8eee50aa0_0 .net "t0_3AtoO", 0 0, L_000001c8eeed21f0;  1 drivers
v000001c8eee52080_0 .net "t0_4AtoN", 0 0, L_000001c8eeed37d0;  1 drivers
v000001c8eee52120_0 .net "t0_AtoO", 0 0, L_000001c8eeed2650;  1 drivers
v000001c8eee535c0_0 .net "t0_Nto3A0", 0 0, L_000001c8eeed2ff0;  1 drivers
v000001c8eee52e40_0 .net "t0_Nto3A1", 0 0, L_000001c8eeed3370;  1 drivers
v000001c8eee52b20_0 .net "t0_NtoA", 0 0, L_000001c8eeed3220;  1 drivers
v000001c8eee538e0_0 .net "t0_OtoO", 0 0, L_000001c8eeed2e30;  1 drivers
v000001c8eee52da0_0 .net "t1", 0 0, L_000001c8eeed2ea0;  1 drivers
v000001c8eee53160_0 .net "t1_3AtoN", 0 0, L_000001c8eeed2ce0;  1 drivers
v000001c8eee53520_0 .net "t1_Nto3A", 0 0, L_000001c8eeed28f0;  1 drivers
v000001c8eee53480_0 .net "t2", 0 0, L_000001c8eeed27a0;  1 drivers
v000001c8eee533e0_0 .net "t2_AtoN", 0 0, L_000001c8eeed2810;  1 drivers
v000001c8eee53980_0 .net "t2_Nto4A", 0 0, L_000001c8eeed2880;  1 drivers
v000001c8eee537a0_0 .net "t3", 0 0, L_000001c8eeed3450;  1 drivers
v000001c8eee53d40_0 .net "t3_4AtoA", 0 0, L_000001c8eeed2f80;  1 drivers
v000001c8eee53200_0 .net "t3_Nto4A", 0 0, L_000001c8eeed3990;  1 drivers
v000001c8eee52ee0_0 .net "up", 0 0, L_000001c8eeed2570;  alias, 1 drivers
L_000001c8eee7e270 .part L_000001c8eee7cb50, 0, 1;
L_000001c8eee7c8d0 .part L_000001c8eee7cb50, 0, 1;
L_000001c8eee7dc30 .part L_000001c8eee7cb50, 1, 1;
L_000001c8eee7cab0 .part L_000001c8eee7cb50, 2, 1;
L_000001c8eee7cf10 .part L_000001c8eee7cb50, 3, 1;
L_000001c8eee7ca10 .part L_000001c8eee7cb50, 0, 1;
L_000001c8eee7c970 .part L_000001c8eee7cb50, 1, 1;
L_000001c8eee7d9b0 .part L_000001c8eee7cb50, 2, 1;
L_000001c8eee7e4f0 .part L_000001c8eee7cb50, 3, 1;
L_000001c8eee7d550 .part L_000001c8eee7cb50, 0, 1;
L_000001c8eee7c150 .part L_000001c8eee7cb50, 1, 1;
L_000001c8eee7d910 .part L_000001c8eee7cb50, 2, 1;
L_000001c8eee7de10 .part L_000001c8eee7cb50, 3, 1;
L_000001c8eee7e6d0 .part L_000001c8eee7cb50, 0, 1;
L_000001c8eee7da50 .part L_000001c8eee7cb50, 1, 1;
L_000001c8eee7daf0 .part L_000001c8eee7cb50, 2, 1;
L_000001c8eee7e630 .part L_000001c8eee7cb50, 3, 1;
L_000001c8eee7cb50 .concat8 [ 1 1 1 1], v000001c8eee51900_0, v000001c8eee52620_0, v000001c8eee51ae0_0, v000001c8eee51b80_0;
S_000001c8eee4f1b0 .scope module, "t03A" "and3" 2 292, 2 453 0, S_000001c8eee4e6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_000001c8eeed36f0 .functor AND 1, L_000001c8eeed2ff0, L_000001c8eeed2570, C4<1>, C4<1>;
L_000001c8eeed21f0 .functor AND 1, L_000001c8eeed36f0, L_000001c8eeed3370, C4<1>, C4<1>;
v000001c8eee4be10_0 .net "a", 0 0, L_000001c8eeed2ff0;  alias, 1 drivers
v000001c8eee4c810_0 .net "an0", 0 0, L_000001c8eeed36f0;  1 drivers
v000001c8eee4c090_0 .net "b", 0 0, L_000001c8eeed2570;  alias, 1 drivers
v000001c8eee4c130_0 .net "c", 0 0, L_000001c8eeed3370;  alias, 1 drivers
v000001c8eee4c8b0_0 .net "out", 0 0, L_000001c8eeed21f0;  alias, 1 drivers
S_000001c8eee4fe30 .scope module, "t04A" "and4" 2 295, 2 443 0, S_000001c8eee4e6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
L_000001c8eeed2b90 .functor AND 1, L_000001c8eee7c8d0, L_000001c8eee7dc30, C4<1>, C4<1>;
L_000001c8eeed3760 .functor AND 1, L_000001c8eee7cab0, L_000001c8eee7cf10, C4<1>, C4<1>;
L_000001c8eeed37d0 .functor AND 1, L_000001c8eeed2b90, L_000001c8eeed3760, C4<1>, C4<1>;
v000001c8eee4c3b0_0 .net "a", 0 0, L_000001c8eee7c8d0;  1 drivers
v000001c8eee4c450_0 .net "an0", 0 0, L_000001c8eeed2b90;  1 drivers
v000001c8eee4c590_0 .net "an1", 0 0, L_000001c8eeed3760;  1 drivers
v000001c8eee4c1d0_0 .net "b", 0 0, L_000001c8eee7dc30;  1 drivers
v000001c8eee4c950_0 .net "c", 0 0, L_000001c8eee7cab0;  1 drivers
v000001c8eee4c9f0_0 .net "d", 0 0, L_000001c8eee7cf10;  1 drivers
v000001c8eee4baf0_0 .net "out", 0 0, L_000001c8eeed37d0;  alias, 1 drivers
S_000001c8eee4e210 .scope module, "t13A0" "and3" 2 299, 2 453 0, S_000001c8eee4e6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_000001c8eeed3840 .functor AND 1, L_000001c8eee7ca10, L_000001c8eeed2570, C4<1>, C4<1>;
L_000001c8eeed2ea0 .functor AND 1, L_000001c8eeed3840, L_000001c8eeed28f0, C4<1>, C4<1>;
v000001c8eee4cb30_0 .net "a", 0 0, L_000001c8eee7ca10;  1 drivers
v000001c8eee4c6d0_0 .net "an0", 0 0, L_000001c8eeed3840;  1 drivers
v000001c8eee4c4f0_0 .net "b", 0 0, L_000001c8eeed2570;  alias, 1 drivers
v000001c8eee4c770_0 .net "c", 0 0, L_000001c8eeed28f0;  alias, 1 drivers
v000001c8eee4cc70_0 .net "out", 0 0, L_000001c8eeed2ea0;  alias, 1 drivers
S_000001c8eee4e850 .scope module, "t13A1" "and3" 2 301, 2 453 0, S_000001c8eee4e6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_000001c8eeed22d0 .functor AND 1, L_000001c8eee7c970, L_000001c8eee7d9b0, C4<1>, C4<1>;
L_000001c8eeed2ce0 .functor AND 1, L_000001c8eeed22d0, L_000001c8eee7e4f0, C4<1>, C4<1>;
v000001c8eee4cd10_0 .net "a", 0 0, L_000001c8eee7c970;  1 drivers
v000001c8eee4cdb0_0 .net "an0", 0 0, L_000001c8eeed22d0;  1 drivers
v000001c8eee4ce50_0 .net "b", 0 0, L_000001c8eee7d9b0;  1 drivers
v000001c8eee4cef0_0 .net "c", 0 0, L_000001c8eee7e4f0;  1 drivers
v000001c8eee4b910_0 .net "out", 0 0, L_000001c8eeed2ce0;  alias, 1 drivers
S_000001c8eee4f340 .scope module, "t24A" "and4" 2 305, 2 443 0, S_000001c8eee4e6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
L_000001c8eeed23b0 .functor AND 1, L_000001c8eeed2570, L_000001c8eee7d550, C4<1>, C4<1>;
L_000001c8eeed3bc0 .functor AND 1, L_000001c8eee7c150, L_000001c8eeed2880, C4<1>, C4<1>;
L_000001c8eeed27a0 .functor AND 1, L_000001c8eeed23b0, L_000001c8eeed3bc0, C4<1>, C4<1>;
v000001c8eee4ba50_0 .net "a", 0 0, L_000001c8eeed2570;  alias, 1 drivers
v000001c8eee4bb90_0 .net "an0", 0 0, L_000001c8eeed23b0;  1 drivers
v000001c8eee51400_0 .net "an1", 0 0, L_000001c8eeed3bc0;  1 drivers
v000001c8eee50d20_0 .net "b", 0 0, L_000001c8eee7d550;  1 drivers
v000001c8eee50dc0_0 .net "c", 0 0, L_000001c8eee7c150;  1 drivers
v000001c8eee501e0_0 .net "d", 0 0, L_000001c8eeed2880;  alias, 1 drivers
v000001c8eee51220_0 .net "out", 0 0, L_000001c8eeed27a0;  alias, 1 drivers
S_000001c8eee4f4d0 .scope module, "t34A" "and4" 2 312, 2 443 0, S_000001c8eee4e6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
L_000001c8eeed2d50 .functor AND 1, L_000001c8eee7e6d0, L_000001c8eee7da50, C4<1>, C4<1>;
L_000001c8eeed3920 .functor AND 1, L_000001c8eee7daf0, L_000001c8eeed3990, C4<1>, C4<1>;
L_000001c8eeed2f80 .functor AND 1, L_000001c8eeed2d50, L_000001c8eeed3920, C4<1>, C4<1>;
v000001c8eee50820_0 .net "a", 0 0, L_000001c8eee7e6d0;  1 drivers
v000001c8eee51680_0 .net "an0", 0 0, L_000001c8eeed2d50;  1 drivers
v000001c8eee51360_0 .net "an1", 0 0, L_000001c8eeed3920;  1 drivers
v000001c8eee50e60_0 .net "b", 0 0, L_000001c8eee7da50;  1 drivers
v000001c8eee514a0_0 .net "c", 0 0, L_000001c8eee7daf0;  1 drivers
v000001c8eee51cc0_0 .net "d", 0 0, L_000001c8eeed3990;  alias, 1 drivers
v000001c8eee50fa0_0 .net "out", 0 0, L_000001c8eeed2f80;  alias, 1 drivers
S_000001c8eee4e9e0 .scope module, "tff0" "T_FF" 2 319, 2 385 0, S_000001c8eee4e6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed2c70 .functor XOR 1, v000001c8eee51900_0, L_000001c8eeed2730, C4<0>, C4<0>;
v000001c8eee51a40_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee526c0_0 .net "d", 0 0, L_000001c8eeed2c70;  1 drivers
v000001c8eee510e0_0 .net "q", 0 0, v000001c8eee51900_0;  1 drivers
v000001c8eee500a0_0 .net "reset", 0 0, v000001c8eee82910_0;  alias, 1 drivers
v000001c8eee50f00_0 .net "t", 0 0, L_000001c8eeed2730;  alias, 1 drivers
S_000001c8eee4e530 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee4e9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee523a0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee51860_0 .net "d", 0 0, L_000001c8eeed2c70;  alias, 1 drivers
v000001c8eee51900_0 .var "q", 0 0;
v000001c8eee521c0_0 .net "reset", 0 0, v000001c8eee82910_0;  alias, 1 drivers
E_000001c8eeddae50 .event posedge, v000001c8eee49250_0, v000001c8eee521c0_0;
S_000001c8eee4eb70 .scope module, "tff1" "T_FF" 2 320, 2 385 0, S_000001c8eee4e6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed3290 .functor XOR 1, v000001c8eee52620_0, L_000001c8eeed2ea0, C4<0>, C4<0>;
v000001c8eee52300_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee51180_0 .net "d", 0 0, L_000001c8eeed3290;  1 drivers
v000001c8eee512c0_0 .net "q", 0 0, v000001c8eee52620_0;  1 drivers
v000001c8eee508c0_0 .net "reset", 0 0, L_000001c8eeed3060;  alias, 1 drivers
v000001c8eee52580_0 .net "t", 0 0, L_000001c8eeed2ea0;  alias, 1 drivers
S_000001c8eee4fca0 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee4eb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee52260_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee506e0_0 .net "d", 0 0, L_000001c8eeed3290;  alias, 1 drivers
v000001c8eee52620_0 .var "q", 0 0;
v000001c8eee51040_0 .net "reset", 0 0, L_000001c8eeed3060;  alias, 1 drivers
E_000001c8eeddb310 .event posedge, v000001c8eee49250_0, v000001c8eee51040_0;
S_000001c8eee4ee90 .scope module, "tff2" "T_FF" 2 321, 2 385 0, S_000001c8eee4e6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed3a00 .functor XOR 1, v000001c8eee51ae0_0, L_000001c8eeed27a0, C4<0>, C4<0>;
v000001c8eee51540_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee515e0_0 .net "d", 0 0, L_000001c8eeed3a00;  1 drivers
v000001c8eee51720_0 .net "q", 0 0, v000001c8eee51ae0_0;  1 drivers
v000001c8eee51d60_0 .net "reset", 0 0, L_000001c8eeed30d0;  alias, 1 drivers
v000001c8eee517c0_0 .net "t", 0 0, L_000001c8eeed27a0;  alias, 1 drivers
S_000001c8eee4ed00 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee505a0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee50140_0 .net "d", 0 0, L_000001c8eeed3a00;  alias, 1 drivers
v000001c8eee51ae0_0 .var "q", 0 0;
v000001c8eee50640_0 .net "reset", 0 0, L_000001c8eeed30d0;  alias, 1 drivers
E_000001c8eeddb350 .event posedge, v000001c8eee49250_0, v000001c8eee50640_0;
S_000001c8eee4f020 .scope module, "tff3" "T_FF" 2 322, 2 385 0, S_000001c8eee4e6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed3a70 .functor XOR 1, v000001c8eee51b80_0, L_000001c8eeed3450, C4<0>, C4<0>;
v000001c8eee51c20_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee52760_0 .net "d", 0 0, L_000001c8eeed3a70;  1 drivers
v000001c8eee51e00_0 .net "q", 0 0, v000001c8eee51b80_0;  1 drivers
v000001c8eee50280_0 .net "reset", 0 0, L_000001c8eeed2c00;  alias, 1 drivers
v000001c8eee51ea0_0 .net "t", 0 0, L_000001c8eeed3450;  alias, 1 drivers
S_000001c8eee4f660 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee4f020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee52440_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee519a0_0 .net "d", 0 0, L_000001c8eeed3a70;  alias, 1 drivers
v000001c8eee51b80_0 .var "q", 0 0;
v000001c8eee524e0_0 .net "reset", 0 0, L_000001c8eeed2c00;  alias, 1 drivers
E_000001c8eeddaf50 .event posedge, v000001c8eee49250_0, v000001c8eee524e0_0;
S_000001c8eee4f7f0 .scope module, "OM" "C4B" 2 48, 2 337 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed2960 .functor AND 1, L_000001c8eee7d410, v000001c8eee7f670_0, C4<1>, C4<1>;
L_000001c8eeed2dc0 .functor AND 1, L_000001c8eee7d2d0, L_000001c8eeed2a40, C4<1>, C4<1>;
v000001c8eee56840_0 .net *"_ivl_1", 0 0, L_000001c8eee7d410;  1 drivers
v000001c8eee56d40_0 .net *"_ivl_7", 0 0, L_000001c8eee7d2d0;  1 drivers
v000001c8eee58820_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee57420_0 .net "en", 0 0, v000001c8eee7f670_0;  alias, 1 drivers
v000001c8eee57f60_0 .net "q", 3 0, L_000001c8eee7dcd0;  alias, 1 drivers
v000001c8eee56f20_0 .net "reset", 0 0, L_000001c8eeed3d10;  alias, 1 drivers
v000001c8eee585a0_0 .net "t1", 0 0, L_000001c8eeed2960;  1 drivers
v000001c8eee576a0_0 .net "t2", 0 0, L_000001c8eeed2a40;  1 drivers
v000001c8eee56ca0_0 .net "t3", 0 0, L_000001c8eeed2dc0;  1 drivers
L_000001c8eee7d410 .part L_000001c8eee7dcd0, 0, 1;
L_000001c8eee7dff0 .part L_000001c8eee7dcd0, 0, 1;
L_000001c8eee7e3b0 .part L_000001c8eee7dcd0, 1, 1;
L_000001c8eee7d2d0 .part L_000001c8eee7dcd0, 2, 1;
L_000001c8eee7dcd0 .concat8 [ 1 1 1 1], v000001c8eee53ac0_0, v000001c8eee53f20_0, v000001c8eee56e80_0, v000001c8eee565c0_0;
S_000001c8eee4f980 .scope module, "a2" "and3" 2 343, 2 453 0, S_000001c8eee4f7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_000001c8eeed3140 .functor AND 1, L_000001c8eee7dff0, L_000001c8eee7e3b0, C4<1>, C4<1>;
L_000001c8eeed2a40 .functor AND 1, L_000001c8eeed3140, v000001c8eee7f670_0, C4<1>, C4<1>;
v000001c8eee53340_0 .net "a", 0 0, L_000001c8eee7dff0;  1 drivers
v000001c8eee53660_0 .net "an0", 0 0, L_000001c8eeed3140;  1 drivers
v000001c8eee52c60_0 .net "b", 0 0, L_000001c8eee7e3b0;  1 drivers
v000001c8eee532a0_0 .net "c", 0 0, v000001c8eee7f670_0;  alias, 1 drivers
v000001c8eee53a20_0 .net "out", 0 0, L_000001c8eeed2a40;  alias, 1 drivers
S_000001c8eee4fb10 .scope module, "tff0" "T_FF" 2 345, 2 385 0, S_000001c8eee4f7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed3300 .functor XOR 1, v000001c8eee53ac0_0, v000001c8eee7f670_0, C4<0>, C4<0>;
v000001c8eee53b60_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee53020_0 .net "d", 0 0, L_000001c8eeed3300;  1 drivers
v000001c8eee53c00_0 .net "q", 0 0, v000001c8eee53ac0_0;  1 drivers
v000001c8eee53ca0_0 .net "reset", 0 0, L_000001c8eeed3d10;  alias, 1 drivers
v000001c8eee530c0_0 .net "t", 0 0, v000001c8eee7f670_0;  alias, 1 drivers
S_000001c8eee4e080 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee4fb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee53700_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee53840_0 .net "d", 0 0, L_000001c8eeed3300;  alias, 1 drivers
v000001c8eee53ac0_0 .var "q", 0 0;
v000001c8eee52f80_0 .net "reset", 0 0, L_000001c8eeed3d10;  alias, 1 drivers
E_000001c8eeddb590 .event posedge, v000001c8eee49250_0, v000001c8eee52f80_0;
S_000001c8eee4e3a0 .scope module, "tff1" "T_FF" 2 346, 2 385 0, S_000001c8eee4f7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed25e0 .functor XOR 1, v000001c8eee53f20_0, L_000001c8eeed2960, C4<0>, C4<0>;
v000001c8eee52a80_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee52940_0 .net "d", 0 0, L_000001c8eeed25e0;  1 drivers
v000001c8eee529e0_0 .net "q", 0 0, v000001c8eee53f20_0;  1 drivers
v000001c8eee52bc0_0 .net "reset", 0 0, L_000001c8eeed3d10;  alias, 1 drivers
v000001c8eee52d00_0 .net "t", 0 0, L_000001c8eeed2960;  alias, 1 drivers
S_000001c8eee55040 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee4e3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee53de0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee53e80_0 .net "d", 0 0, L_000001c8eeed25e0;  alias, 1 drivers
v000001c8eee53f20_0 .var "q", 0 0;
v000001c8eee528a0_0 .net "reset", 0 0, L_000001c8eeed3d10;  alias, 1 drivers
S_000001c8eee554f0 .scope module, "tff2" "T_FF" 2 347, 2 385 0, S_000001c8eee4f7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed31b0 .functor XOR 1, v000001c8eee56e80_0, L_000001c8eeed2a40, C4<0>, C4<0>;
v000001c8eee57e20_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee56480_0 .net "d", 0 0, L_000001c8eeed31b0;  1 drivers
v000001c8eee580a0_0 .net "q", 0 0, v000001c8eee56e80_0;  1 drivers
v000001c8eee56fc0_0 .net "reset", 0 0, L_000001c8eeed3d10;  alias, 1 drivers
v000001c8eee57d80_0 .net "t", 0 0, L_000001c8eeed2a40;  alias, 1 drivers
S_000001c8eee54eb0 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee554f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee56980_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee562a0_0 .net "d", 0 0, L_000001c8eeed31b0;  alias, 1 drivers
v000001c8eee56e80_0 .var "q", 0 0;
v000001c8eee577e0_0 .net "reset", 0 0, L_000001c8eeed3d10;  alias, 1 drivers
S_000001c8eee540a0 .scope module, "tff3" "T_FF" 2 348, 2 385 0, S_000001c8eee4f7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeed38b0 .functor XOR 1, v000001c8eee565c0_0, L_000001c8eeed2dc0, C4<0>, C4<0>;
v000001c8eee56de0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee57880_0 .net "d", 0 0, L_000001c8eeed38b0;  1 drivers
v000001c8eee57b00_0 .net "q", 0 0, v000001c8eee565c0_0;  1 drivers
v000001c8eee57ba0_0 .net "reset", 0 0, L_000001c8eeed3d10;  alias, 1 drivers
v000001c8eee57380_0 .net "t", 0 0, L_000001c8eeed2dc0;  alias, 1 drivers
S_000001c8eee546e0 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee540a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee56200_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee56340_0 .net "d", 0 0, L_000001c8eeed38b0;  alias, 1 drivers
v000001c8eee565c0_0 .var "q", 0 0;
v000001c8eee57ec0_0 .net "reset", 0 0, L_000001c8eeed3d10;  alias, 1 drivers
S_000001c8eee551d0 .scope module, "checkANS" "check2bit" 2 81, 2 170 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "a";
    .port_info 2 /INPUT 2 "b";
    .port_info 3 /INPUT 1 "en";
L_000001c8eeedf640 .functor AND 1, L_000001c8eeedf250, o000001c8eedf8d78, C4<1>, C4<1>;
L_000001c8eeedf250 .functor AND 1, L_000001c8eeedf6b0, L_000001c8eeedfa30, C4<1>, C4<1>;
L_000001c8eeedf6b0 .functor XNOR 1, L_000001c8eee7e090, L_000001c8eee7c290, C4<0>, C4<0>;
L_000001c8eeedfa30 .functor XNOR 1, L_000001c8eee7d370, L_000001c8eee7e310, C4<0>, C4<0>;
v000001c8eee57920_0 .net "AtoA", 0 0, L_000001c8eeedf250;  1 drivers
v000001c8eee568e0_0 .net *"_ivl_1", 0 0, L_000001c8eee7e090;  1 drivers
v000001c8eee574c0_0 .net *"_ivl_3", 0 0, L_000001c8eee7c290;  1 drivers
v000001c8eee583c0_0 .net *"_ivl_5", 0 0, L_000001c8eee7d370;  1 drivers
v000001c8eee58460_0 .net *"_ivl_7", 0 0, L_000001c8eee7e310;  1 drivers
v000001c8eee58140_0 .net "a", 1 0, L_000001c8eee7cbf0;  alias, 1 drivers
v000001c8eee586e0_0 .net "b", 1 0, L_000001c8eee7c330;  1 drivers
v000001c8eee563e0_0 .net "d0", 0 0, L_000001c8eeedf6b0;  1 drivers
v000001c8eee56520_0 .net "d1", 0 0, L_000001c8eeedfa30;  1 drivers
v000001c8eee560c0_0 .net "en", 0 0, o000001c8eedf8d78;  alias, 0 drivers
v000001c8eee581e0_0 .net "out", 0 0, L_000001c8eeedf640;  alias, 1 drivers
L_000001c8eee7e090 .part L_000001c8eee7cbf0, 0, 1;
L_000001c8eee7c290 .part L_000001c8eee7c330, 0, 1;
L_000001c8eee7d370 .part L_000001c8eee7cbf0, 1, 1;
L_000001c8eee7e310 .part L_000001c8eee7c330, 1, 1;
S_000001c8eee55360 .scope module, "datastop" "DS" 2 54, 2 241 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "d";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
v000001c8eee57560_0 .net "b", 3 0, L_000001c8eee7cb50;  alias, 1 drivers
v000001c8eee57240_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee57a60_0 .var "d", 15 0;
v000001c8eee58780_0 .net "en", 0 0, L_000001c8eeed2f10;  alias, 1 drivers
v000001c8eee58280_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
E_000001c8eeddb7d0 .event posedge, v000001c8eee49250_0, v000001c8eee50460_0, v000001c8eee58780_0;
S_000001c8eee55680 .scope module, "enc" "encoder2bit" 2 83, 2 147 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "b";
    .port_info 1 /INPUT 4 "d";
L_000001c8eeede6f0 .functor OR 1, L_000001c8eee7c650, L_000001c8eee7c830, C4<0>, C4<0>;
L_000001c8eeede290 .functor OR 1, L_000001c8eee7cc90, L_000001c8eeee4d90, C4<0>, C4<0>;
v000001c8eee572e0_0 .net *"_ivl_0", 0 0, L_000001c8eeede6f0;  1 drivers
v000001c8eee57600_0 .net *"_ivl_10", 0 0, L_000001c8eee7cc90;  1 drivers
v000001c8eee57740_0 .net *"_ivl_12", 0 0, L_000001c8eeee4d90;  1 drivers
v000001c8eee579c0_0 .net *"_ivl_3", 0 0, L_000001c8eee7c650;  1 drivers
v000001c8eee57c40_0 .net *"_ivl_5", 0 0, L_000001c8eee7c830;  1 drivers
v000001c8eee57060_0 .net *"_ivl_6", 0 0, L_000001c8eeede290;  1 drivers
v000001c8eee56700_0 .net "b", 1 0, L_000001c8eee7cbf0;  alias, 1 drivers
v000001c8eee56c00_0 .net "d", 3 0, v000001c8eee83270_0;  alias, 1 drivers
L_000001c8eee7c650 .part v000001c8eee83270_0, 2, 1;
L_000001c8eee7c830 .part v000001c8eee83270_0, 3, 1;
L_000001c8eee7cbf0 .concat8 [ 1 1 0 0], L_000001c8eeede290, L_000001c8eeede6f0;
L_000001c8eee7cc90 .part v000001c8eee83270_0, 1, 1;
L_000001c8eeee4d90 .part v000001c8eee83270_0, 3, 1;
S_000001c8eee55e50 .scope module, "frdiv" "freq_div" 2 8, 2 112 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out";
    .port_info 1 /INPUT 1 "clk";
v000001c8eee67960_0 .net "c", 16 0, L_000001c8eee839f0;  1 drivers
v000001c8eee67000_0 .net "clk", 0 0, v000001c8eee81e70_0;  alias, 1 drivers
v000001c8eee67f00_0 .net "clk_out", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
L_000001c8eee82730 .part L_000001c8eee839f0, 0, 1;
L_000001c8eee82b90 .part L_000001c8eee839f0, 1, 1;
L_000001c8eee82ff0 .part L_000001c8eee839f0, 2, 1;
L_000001c8eee83090 .part L_000001c8eee839f0, 3, 1;
L_000001c8eee83630 .part L_000001c8eee839f0, 4, 1;
L_000001c8eee833b0 .part L_000001c8eee839f0, 5, 1;
L_000001c8eee83b30 .part L_000001c8eee839f0, 6, 1;
L_000001c8eee83c70 .part L_000001c8eee839f0, 7, 1;
L_000001c8eee84030 .part L_000001c8eee839f0, 8, 1;
L_000001c8eee83ef0 .part L_000001c8eee839f0, 9, 1;
L_000001c8eee83f90 .part L_000001c8eee839f0, 10, 1;
L_000001c8eee83d10 .part L_000001c8eee839f0, 11, 1;
L_000001c8eee83a90 .part L_000001c8eee839f0, 12, 1;
L_000001c8eee83db0 .part L_000001c8eee839f0, 13, 1;
L_000001c8eee83950 .part L_000001c8eee839f0, 14, 1;
LS_000001c8eee839f0_0_0 .concat8 [ 1 1 1 1], v000001c8eee57100_0, v000001c8eee56b60_0, v000001c8eee5a940_0, v000001c8eee5a300_0;
LS_000001c8eee839f0_0_4 .concat8 [ 1 1 1 1], v000001c8eee5a9e0_0, v000001c8eee5a440_0, v000001c8eee59720_0, v000001c8eee5a260_0;
LS_000001c8eee839f0_0_8 .concat8 [ 1 1 1 1], v000001c8eee58be0_0, v000001c8eee5d500_0, v000001c8eee5bac0_0, v000001c8eee5cc40_0;
LS_000001c8eee839f0_0_12 .concat8 [ 1 1 1 1], v000001c8eee5be80_0, v000001c8eee5c740_0, v000001c8eee5b3e0_0, v000001c8eee5b200_0;
LS_000001c8eee839f0_0_16 .concat8 [ 1 0 0 0], v000001c8eee5dc80_0;
LS_000001c8eee839f0_1_0 .concat8 [ 4 4 4 4], LS_000001c8eee839f0_0_0, LS_000001c8eee839f0_0_4, LS_000001c8eee839f0_0_8, LS_000001c8eee839f0_0_12;
LS_000001c8eee839f0_1_4 .concat8 [ 1 0 0 0], LS_000001c8eee839f0_0_16;
L_000001c8eee839f0 .concat8 [ 16 1 0 0], LS_000001c8eee839f0_1_0, LS_000001c8eee839f0_1_4;
L_000001c8eee83e50 .part L_000001c8eee839f0, 15, 1;
L_000001c8eee7c510 .part L_000001c8eee839f0, 16, 1;
S_000001c8eee54870 .scope module, "tff01" "T_FF" 2 116, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede2b60 .functor XOR 1, v000001c8eee57100_0, L_000001c8eee8a128, C4<0>, C4<0>;
v000001c8eee58000_0 .net "clk", 0 0, v000001c8eee81e70_0;  alias, 1 drivers
v000001c8eee56ac0_0 .net "d", 0 0, L_000001c8eede2b60;  1 drivers
v000001c8eee58320_0 .net "q", 0 0, v000001c8eee57100_0;  1 drivers
L_000001c8eee8a170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee58500_0 .net "reset", 0 0, L_000001c8eee8a170;  1 drivers
v000001c8eee58640_0 .net "t", 0 0, L_000001c8eee8a128;  1 drivers
S_000001c8eee54b90 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee54870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee56a20_0 .net "clk", 0 0, v000001c8eee81e70_0;  alias, 1 drivers
v000001c8eee56660_0 .net "d", 0 0, L_000001c8eede2b60;  alias, 1 drivers
v000001c8eee57100_0 .var "q", 0 0;
v000001c8eee57ce0_0 .net "reset", 0 0, L_000001c8eee8a170;  alias, 1 drivers
E_000001c8eeddb150 .event posedge, v000001c8eee56a20_0, v000001c8eee57ce0_0;
S_000001c8eee54d20 .scope module, "tff02" "T_FF" 2 117, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a1b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede31f0 .functor XOR 1, v000001c8eee56b60_0, L_000001c8eee8a1b8, C4<0>, C4<0>;
v000001c8eee59400_0 .net "clk", 0 0, L_000001c8eee82730;  1 drivers
v000001c8eee59b80_0 .net "d", 0 0, L_000001c8eede31f0;  1 drivers
v000001c8eee59040_0 .net "q", 0 0, v000001c8eee56b60_0;  1 drivers
L_000001c8eee8a200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee59fe0_0 .net "reset", 0 0, L_000001c8eee8a200;  1 drivers
v000001c8eee590e0_0 .net "t", 0 0, L_000001c8eee8a1b8;  1 drivers
S_000001c8eee54a00 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee54d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee56160_0 .net "clk", 0 0, L_000001c8eee82730;  alias, 1 drivers
v000001c8eee567a0_0 .net "d", 0 0, L_000001c8eede31f0;  alias, 1 drivers
v000001c8eee56b60_0 .var "q", 0 0;
v000001c8eee571a0_0 .net "reset", 0 0, L_000001c8eee8a200;  alias, 1 drivers
E_000001c8eeddb190 .event posedge, v000001c8eee56160_0, v000001c8eee571a0_0;
S_000001c8eee54230 .scope module, "tff03" "T_FF" 2 118, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede2bd0 .functor XOR 1, v000001c8eee5a940_0, L_000001c8eee8a248, C4<0>, C4<0>;
v000001c8eee5aee0_0 .net "clk", 0 0, L_000001c8eee82b90;  1 drivers
v000001c8eee59cc0_0 .net "d", 0 0, L_000001c8eede2bd0;  1 drivers
v000001c8eee59c20_0 .net "q", 0 0, v000001c8eee5a940_0;  1 drivers
L_000001c8eee8a290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee5a4e0_0 .net "reset", 0 0, L_000001c8eee8a290;  1 drivers
v000001c8eee597c0_0 .net "t", 0 0, L_000001c8eee8a248;  1 drivers
S_000001c8eee55810 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee54230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee594a0_0 .net "clk", 0 0, L_000001c8eee82b90;  alias, 1 drivers
v000001c8eee5abc0_0 .net "d", 0 0, L_000001c8eede2bd0;  alias, 1 drivers
v000001c8eee5a940_0 .var "q", 0 0;
v000001c8eee59860_0 .net "reset", 0 0, L_000001c8eee8a290;  alias, 1 drivers
E_000001c8eeddb1d0 .event posedge, v000001c8eee594a0_0, v000001c8eee59860_0;
S_000001c8eee559a0 .scope module, "tff04" "T_FF" 2 119, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a2d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede2c40 .functor XOR 1, v000001c8eee5a300_0, L_000001c8eee8a2d8, C4<0>, C4<0>;
v000001c8eee58dc0_0 .net "clk", 0 0, L_000001c8eee82ff0;  1 drivers
v000001c8eee5af80_0 .net "d", 0 0, L_000001c8eede2c40;  1 drivers
v000001c8eee599a0_0 .net "q", 0 0, v000001c8eee5a300_0;  1 drivers
L_000001c8eee8a320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee59540_0 .net "reset", 0 0, L_000001c8eee8a320;  1 drivers
v000001c8eee5ab20_0 .net "t", 0 0, L_000001c8eee8a2d8;  1 drivers
S_000001c8eee55b30 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee559a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee5ac60_0 .net "clk", 0 0, L_000001c8eee82ff0;  alias, 1 drivers
v000001c8eee59d60_0 .net "d", 0 0, L_000001c8eede2c40;  alias, 1 drivers
v000001c8eee5a300_0 .var "q", 0 0;
v000001c8eee59e00_0 .net "reset", 0 0, L_000001c8eee8a320;  alias, 1 drivers
E_000001c8eeddb210 .event posedge, v000001c8eee5ac60_0, v000001c8eee59e00_0;
S_000001c8eee54550 .scope module, "tff05" "T_FF" 2 120, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede2d20 .functor XOR 1, v000001c8eee5a9e0_0, L_000001c8eee8a368, C4<0>, C4<0>;
v000001c8eee59a40_0 .net "clk", 0 0, L_000001c8eee83090;  1 drivers
v000001c8eee59ea0_0 .net "d", 0 0, L_000001c8eede2d20;  1 drivers
v000001c8eee5b020_0 .net "q", 0 0, v000001c8eee5a9e0_0;  1 drivers
L_000001c8eee8a3b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee59f40_0 .net "reset", 0 0, L_000001c8eee8a3b0;  1 drivers
v000001c8eee588c0_0 .net "t", 0 0, L_000001c8eee8a368;  1 drivers
S_000001c8eee55cc0 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee54550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee595e0_0 .net "clk", 0 0, L_000001c8eee83090;  alias, 1 drivers
v000001c8eee5ae40_0 .net "d", 0 0, L_000001c8eede2d20;  alias, 1 drivers
v000001c8eee5a9e0_0 .var "q", 0 0;
v000001c8eee5a580_0 .net "reset", 0 0, L_000001c8eee8a3b0;  alias, 1 drivers
E_000001c8eeddb990 .event posedge, v000001c8eee595e0_0, v000001c8eee5a580_0;
S_000001c8eee543c0 .scope module, "tff06" "T_FF" 2 121, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a3f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede3260 .functor XOR 1, v000001c8eee5a440_0, L_000001c8eee8a3f8, C4<0>, C4<0>;
v000001c8eee59180_0 .net "clk", 0 0, L_000001c8eee83630;  1 drivers
v000001c8eee59360_0 .net "d", 0 0, L_000001c8eede3260;  1 drivers
v000001c8eee5a8a0_0 .net "q", 0 0, v000001c8eee5a440_0;  1 drivers
L_000001c8eee8a440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee58f00_0 .net "reset", 0 0, L_000001c8eee8a440;  1 drivers
v000001c8eee59220_0 .net "t", 0 0, L_000001c8eee8a3f8;  1 drivers
S_000001c8eee63840 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee543c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee59ae0_0 .net "clk", 0 0, L_000001c8eee83630;  alias, 1 drivers
v000001c8eee58960_0 .net "d", 0 0, L_000001c8eede3260;  alias, 1 drivers
v000001c8eee5a440_0 .var "q", 0 0;
v000001c8eee58e60_0 .net "reset", 0 0, L_000001c8eee8a440;  alias, 1 drivers
E_000001c8eeddb390 .event posedge, v000001c8eee59ae0_0, v000001c8eee58e60_0;
S_000001c8eee63390 .scope module, "tff07" "T_FF" 2 122, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede3810 .functor XOR 1, v000001c8eee59720_0, L_000001c8eee8a488, C4<0>, C4<0>;
v000001c8eee5aa80_0 .net "clk", 0 0, L_000001c8eee833b0;  1 drivers
v000001c8eee5a620_0 .net "d", 0 0, L_000001c8eede3810;  1 drivers
v000001c8eee59900_0 .net "q", 0 0, v000001c8eee59720_0;  1 drivers
L_000001c8eee8a4d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee5a080_0 .net "reset", 0 0, L_000001c8eee8a4d0;  1 drivers
v000001c8eee58b40_0 .net "t", 0 0, L_000001c8eee8a488;  1 drivers
S_000001c8eee62bc0 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee63390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee592c0_0 .net "clk", 0 0, L_000001c8eee833b0;  alias, 1 drivers
v000001c8eee59680_0 .net "d", 0 0, L_000001c8eede3810;  alias, 1 drivers
v000001c8eee59720_0 .var "q", 0 0;
v000001c8eee5a3a0_0 .net "reset", 0 0, L_000001c8eee8a4d0;  alias, 1 drivers
E_000001c8eeddb3d0 .event posedge, v000001c8eee592c0_0, v000001c8eee5a3a0_0;
S_000001c8eee62ee0 .scope module, "tff08" "T_FF" 2 123, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede3960 .functor XOR 1, v000001c8eee5a260_0, L_000001c8eee8a518, C4<0>, C4<0>;
v000001c8eee5a760_0 .net "clk", 0 0, L_000001c8eee83b30;  1 drivers
v000001c8eee58fa0_0 .net "d", 0 0, L_000001c8eede3960;  1 drivers
v000001c8eee5a800_0 .net "q", 0 0, v000001c8eee5a260_0;  1 drivers
L_000001c8eee8a560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee5ad00_0 .net "reset", 0 0, L_000001c8eee8a560;  1 drivers
v000001c8eee5ada0_0 .net "t", 0 0, L_000001c8eee8a518;  1 drivers
S_000001c8eee620d0 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee62ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee5a120_0 .net "clk", 0 0, L_000001c8eee83b30;  alias, 1 drivers
v000001c8eee5a1c0_0 .net "d", 0 0, L_000001c8eede3960;  alias, 1 drivers
v000001c8eee5a260_0 .var "q", 0 0;
v000001c8eee5a6c0_0 .net "reset", 0 0, L_000001c8eee8a560;  alias, 1 drivers
E_000001c8eeddb410 .event posedge, v000001c8eee5a120_0, v000001c8eee5a6c0_0;
S_000001c8eee63e80 .scope module, "tff09" "T_FF" 2 124, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a5a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede3ab0 .functor XOR 1, v000001c8eee58be0_0, L_000001c8eee8a5a8, C4<0>, C4<0>;
v000001c8eee58d20_0 .net "clk", 0 0, L_000001c8eee83c70;  1 drivers
v000001c8eee5c420_0 .net "d", 0 0, L_000001c8eede3ab0;  1 drivers
v000001c8eee5cb00_0 .net "q", 0 0, v000001c8eee58be0_0;  1 drivers
L_000001c8eee8a5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee5c380_0 .net "reset", 0 0, L_000001c8eee8a5f0;  1 drivers
v000001c8eee5c560_0 .net "t", 0 0, L_000001c8eee8a5a8;  1 drivers
S_000001c8eee63cf0 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee63e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee58a00_0 .net "clk", 0 0, L_000001c8eee83c70;  alias, 1 drivers
v000001c8eee58aa0_0 .net "d", 0 0, L_000001c8eede3ab0;  alias, 1 drivers
v000001c8eee58be0_0 .var "q", 0 0;
v000001c8eee58c80_0 .net "reset", 0 0, L_000001c8eee8a5f0;  alias, 1 drivers
E_000001c8eeddb450 .event posedge, v000001c8eee58a00_0, v000001c8eee58c80_0;
S_000001c8eee62260 .scope module, "tff10" "T_FF" 2 125, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede37a0 .functor XOR 1, v000001c8eee5d500_0, L_000001c8eee8a638, C4<0>, C4<0>;
v000001c8eee5b700_0 .net "clk", 0 0, L_000001c8eee84030;  1 drivers
v000001c8eee5d640_0 .net "d", 0 0, L_000001c8eede37a0;  1 drivers
v000001c8eee5c060_0 .net "q", 0 0, v000001c8eee5d500_0;  1 drivers
L_000001c8eee8a680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee5b7a0_0 .net "reset", 0 0, L_000001c8eee8a680;  1 drivers
v000001c8eee5bca0_0 .net "t", 0 0, L_000001c8eee8a638;  1 drivers
S_000001c8eee623f0 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee62260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee5cd80_0 .net "clk", 0 0, L_000001c8eee84030;  alias, 1 drivers
v000001c8eee5c240_0 .net "d", 0 0, L_000001c8eede37a0;  alias, 1 drivers
v000001c8eee5d500_0 .var "q", 0 0;
v000001c8eee5cec0_0 .net "reset", 0 0, L_000001c8eee8a680;  alias, 1 drivers
E_000001c8eeddb890 .event posedge, v000001c8eee5cd80_0, v000001c8eee5cec0_0;
S_000001c8eee628a0 .scope module, "tff11" "T_FF" 2 126, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a6c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede3880 .functor XOR 1, v000001c8eee5bac0_0, L_000001c8eee8a6c8, C4<0>, C4<0>;
v000001c8eee5c600_0 .net "clk", 0 0, L_000001c8eee83ef0;  1 drivers
v000001c8eee5d820_0 .net "d", 0 0, L_000001c8eede3880;  1 drivers
v000001c8eee5c4c0_0 .net "q", 0 0, v000001c8eee5bac0_0;  1 drivers
L_000001c8eee8a710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee5bb60_0 .net "reset", 0 0, L_000001c8eee8a710;  1 drivers
v000001c8eee5b660_0 .net "t", 0 0, L_000001c8eee8a6c8;  1 drivers
S_000001c8eee62580 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee628a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee5b5c0_0 .net "clk", 0 0, L_000001c8eee83ef0;  alias, 1 drivers
v000001c8eee5d5a0_0 .net "d", 0 0, L_000001c8eede3880;  alias, 1 drivers
v000001c8eee5bac0_0 .var "q", 0 0;
v000001c8eee5d280_0 .net "reset", 0 0, L_000001c8eee8a710;  alias, 1 drivers
E_000001c8eeddb4d0 .event posedge, v000001c8eee5b5c0_0, v000001c8eee5d280_0;
S_000001c8eee62710 .scope module, "tff12" "T_FF" 2 127, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede38f0 .functor XOR 1, v000001c8eee5cc40_0, L_000001c8eee8a758, C4<0>, C4<0>;
v000001c8eee5b980_0 .net "clk", 0 0, L_000001c8eee83f90;  1 drivers
v000001c8eee5bc00_0 .net "d", 0 0, L_000001c8eede38f0;  1 drivers
v000001c8eee5d0a0_0 .net "q", 0 0, v000001c8eee5cc40_0;  1 drivers
L_000001c8eee8a7a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee5b8e0_0 .net "reset", 0 0, L_000001c8eee8a7a0;  1 drivers
v000001c8eee5ba20_0 .net "t", 0 0, L_000001c8eee8a758;  1 drivers
S_000001c8eee639d0 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee62710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee5c1a0_0 .net "clk", 0 0, L_000001c8eee83f90;  alias, 1 drivers
v000001c8eee5d6e0_0 .net "d", 0 0, L_000001c8eede38f0;  alias, 1 drivers
v000001c8eee5cc40_0 .var "q", 0 0;
v000001c8eee5b840_0 .net "reset", 0 0, L_000001c8eee8a7a0;  alias, 1 drivers
E_000001c8eeddb510 .event posedge, v000001c8eee5c1a0_0, v000001c8eee5b840_0;
S_000001c8eee62a30 .scope module, "tff13" "T_FF" 2 128, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a7e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eede39d0 .functor XOR 1, v000001c8eee5be80_0, L_000001c8eee8a7e8, C4<0>, C4<0>;
v000001c8eee5d1e0_0 .net "clk", 0 0, L_000001c8eee83d10;  1 drivers
v000001c8eee5ce20_0 .net "d", 0 0, L_000001c8eede39d0;  1 drivers
v000001c8eee5bf20_0 .net "q", 0 0, v000001c8eee5be80_0;  1 drivers
L_000001c8eee8a830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee5c7e0_0 .net "reset", 0 0, L_000001c8eee8a830;  1 drivers
v000001c8eee5b340_0 .net "t", 0 0, L_000001c8eee8a7e8;  1 drivers
S_000001c8eee63b60 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee62a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee5bd40_0 .net "clk", 0 0, L_000001c8eee83d10;  alias, 1 drivers
v000001c8eee5bde0_0 .net "d", 0 0, L_000001c8eede39d0;  alias, 1 drivers
v000001c8eee5be80_0 .var "q", 0 0;
v000001c8eee5cba0_0 .net "reset", 0 0, L_000001c8eee8a830;  alias, 1 drivers
E_000001c8eeddb550 .event posedge, v000001c8eee5bd40_0, v000001c8eee5cba0_0;
S_000001c8eee62d50 .scope module, "tff14" "T_FF" 2 129, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eedc1470 .functor XOR 1, v000001c8eee5c740_0, L_000001c8eee8a878, C4<0>, C4<0>;
v000001c8eee5c2e0_0 .net "clk", 0 0, L_000001c8eee83a90;  1 drivers
v000001c8eee5c880_0 .net "d", 0 0, L_000001c8eedc1470;  1 drivers
v000001c8eee5c920_0 .net "q", 0 0, v000001c8eee5c740_0;  1 drivers
L_000001c8eee8a8c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee5c9c0_0 .net "reset", 0 0, L_000001c8eee8a8c0;  1 drivers
v000001c8eee5ca60_0 .net "t", 0 0, L_000001c8eee8a878;  1 drivers
S_000001c8eee63070 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee62d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee5bfc0_0 .net "clk", 0 0, L_000001c8eee83a90;  alias, 1 drivers
v000001c8eee5c6a0_0 .net "d", 0 0, L_000001c8eedc1470;  alias, 1 drivers
v000001c8eee5c740_0 .var "q", 0 0;
v000001c8eee5c100_0 .net "reset", 0 0, L_000001c8eee8a8c0;  alias, 1 drivers
E_000001c8eeddb5d0 .event posedge, v000001c8eee5bfc0_0, v000001c8eee5c100_0;
S_000001c8eee63200 .scope module, "tff15" "T_FF" 2 130, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eedc16a0 .functor XOR 1, v000001c8eee5b3e0_0, L_000001c8eee8a908, C4<0>, C4<0>;
v000001c8eee5cf60_0 .net "clk", 0 0, L_000001c8eee83db0;  1 drivers
v000001c8eee5d000_0 .net "d", 0 0, L_000001c8eedc16a0;  1 drivers
v000001c8eee5d320_0 .net "q", 0 0, v000001c8eee5b3e0_0;  1 drivers
L_000001c8eee8a950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee5d3c0_0 .net "reset", 0 0, L_000001c8eee8a950;  1 drivers
v000001c8eee5d460_0 .net "t", 0 0, L_000001c8eee8a908;  1 drivers
S_000001c8eee63520 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee63200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee5d140_0 .net "clk", 0 0, L_000001c8eee83db0;  alias, 1 drivers
v000001c8eee5d780_0 .net "d", 0 0, L_000001c8eedc16a0;  alias, 1 drivers
v000001c8eee5b3e0_0 .var "q", 0 0;
v000001c8eee5cce0_0 .net "reset", 0 0, L_000001c8eee8a950;  alias, 1 drivers
E_000001c8eeddb610 .event posedge, v000001c8eee5d140_0, v000001c8eee5cce0_0;
S_000001c8eee636b0 .scope module, "tff16" "T_FF" 2 131, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8a998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eedc18d0 .functor XOR 1, v000001c8eee5b200_0, L_000001c8eee8a998, C4<0>, C4<0>;
v000001c8eee5b480_0 .net "clk", 0 0, L_000001c8eee83950;  1 drivers
v000001c8eee5b520_0 .net "d", 0 0, L_000001c8eedc18d0;  1 drivers
v000001c8eee5db40_0 .net "q", 0 0, v000001c8eee5b200_0;  1 drivers
L_000001c8eee8a9e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee5d960_0 .net "reset", 0 0, L_000001c8eee8a9e0;  1 drivers
v000001c8eee5daa0_0 .net "t", 0 0, L_000001c8eee8a998;  1 drivers
S_000001c8eee656c0 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee636b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee5b0c0_0 .net "clk", 0 0, L_000001c8eee83950;  alias, 1 drivers
v000001c8eee5b160_0 .net "d", 0 0, L_000001c8eedc18d0;  alias, 1 drivers
v000001c8eee5b200_0 .var "q", 0 0;
v000001c8eee5b2a0_0 .net "reset", 0 0, L_000001c8eee8a9e0;  alias, 1 drivers
E_000001c8eeddb8d0 .event posedge, v000001c8eee5b0c0_0, v000001c8eee5b2a0_0;
S_000001c8eee64400 .scope module, "tff17" "T_FF" 2 132, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8aa28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eedc1940 .functor XOR 1, v000001c8eee5dc80_0, L_000001c8eee8aa28, C4<0>, C4<0>;
v000001c8eee5dfa0_0 .net "clk", 0 0, L_000001c8eee83e50;  1 drivers
v000001c8eee5de60_0 .net "d", 0 0, L_000001c8eedc1940;  1 drivers
v000001c8eee5ddc0_0 .net "q", 0 0, v000001c8eee5dc80_0;  1 drivers
L_000001c8eee8aa70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee5df00_0 .net "reset", 0 0, L_000001c8eee8aa70;  1 drivers
v000001c8eee5da00_0 .net "t", 0 0, L_000001c8eee8aa28;  1 drivers
S_000001c8eee64590 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee64400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee5dbe0_0 .net "clk", 0 0, L_000001c8eee83e50;  alias, 1 drivers
v000001c8eee5d8c0_0 .net "d", 0 0, L_000001c8eedc1940;  alias, 1 drivers
v000001c8eee5dc80_0 .var "q", 0 0;
v000001c8eee5dd20_0 .net "reset", 0 0, L_000001c8eee8aa70;  alias, 1 drivers
E_000001c8eeddb810 .event posedge, v000001c8eee5dbe0_0, v000001c8eee5dd20_0;
S_000001c8eee65b70 .scope module, "tff18" "T_FF" 2 133, 2 385 0, S_000001c8eee55e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eee8aab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c8eedc0c20 .functor XOR 1, v000001c8eee662e0_0, L_000001c8eee8aab8, C4<0>, C4<0>;
v000001c8eee67e60_0 .net "clk", 0 0, L_000001c8eee7c510;  1 drivers
v000001c8eee666a0_0 .net "d", 0 0, L_000001c8eedc0c20;  1 drivers
v000001c8eee66380_0 .net "q", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
L_000001c8eee8ab00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8eee66740_0 .net "reset", 0 0, L_000001c8eee8ab00;  1 drivers
v000001c8eee669c0_0 .net "t", 0 0, L_000001c8eee8aab8;  1 drivers
S_000001c8eee64720 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee65b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee66ce0_0 .net "clk", 0 0, L_000001c8eee7c510;  alias, 1 drivers
v000001c8eee67dc0_0 .net "d", 0 0, L_000001c8eedc0c20;  alias, 1 drivers
v000001c8eee662e0_0 .var "q", 0 0;
v000001c8eee673c0_0 .net "reset", 0 0, L_000001c8eee8ab00;  alias, 1 drivers
E_000001c8eeddb850 .event posedge, v000001c8eee66ce0_0, v000001c8eee673c0_0;
S_000001c8eee648b0 .scope module, "or8_b0" "or8" 2 87, 2 428 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "e";
    .port_info 6 /INPUT 1 "f";
    .port_info 7 /INPUT 1 "g";
    .port_info 8 /INPUT 1 "h";
L_000001c8eeede990 .functor OR 1, L_000001c8eeee3e90, L_000001c8eeee4f70, C4<0>, C4<0>;
L_000001c8eeedf2c0 .functor OR 1, L_000001c8eeee4b10, L_000001c8eeee2b30, C4<0>, C4<0>;
L_000001c8eeededf0 .functor OR 1, L_000001c8eeee5150, L_000001c8eeee2db0, C4<0>, C4<0>;
L_000001c8eeedf790 .functor OR 1, L_000001c8eeee29f0, L_000001c8eeee3f30, C4<0>, C4<0>;
L_000001c8eeedf800 .functor OR 1, L_000001c8eeede990, L_000001c8eeedf2c0, C4<0>, C4<0>;
L_000001c8eeedee60 .functor OR 1, L_000001c8eeededf0, L_000001c8eeedf790, C4<0>, C4<0>;
L_000001c8eeedf720 .functor OR 1, L_000001c8eeedf800, L_000001c8eeedee60, C4<0>, C4<0>;
v000001c8eee67b40_0 .net "a", 0 0, L_000001c8eeee3e90;  1 drivers
v000001c8eee66880_0 .net "ab", 0 0, L_000001c8eeede990;  1 drivers
v000001c8eee67c80_0 .net "abcd", 0 0, L_000001c8eeedf800;  1 drivers
v000001c8eee66c40_0 .net "b", 0 0, L_000001c8eeee4f70;  1 drivers
v000001c8eee68220_0 .net "c", 0 0, L_000001c8eeee4b10;  1 drivers
v000001c8eee66b00_0 .net "cd", 0 0, L_000001c8eeedf2c0;  1 drivers
v000001c8eee67fa0_0 .net "d", 0 0, L_000001c8eeee2b30;  1 drivers
v000001c8eee66a60_0 .net "e", 0 0, L_000001c8eeee5150;  1 drivers
v000001c8eee66920_0 .net "ef", 0 0, L_000001c8eeededf0;  1 drivers
v000001c8eee66420_0 .net "efgh", 0 0, L_000001c8eeedee60;  1 drivers
v000001c8eee67460_0 .net "f", 0 0, L_000001c8eeee2db0;  1 drivers
v000001c8eee67be0_0 .net "g", 0 0, L_000001c8eeee29f0;  1 drivers
v000001c8eee66ba0_0 .net "gh", 0 0, L_000001c8eeedf790;  1 drivers
v000001c8eee67500_0 .net "h", 0 0, L_000001c8eeee3f30;  1 drivers
v000001c8eee67d20_0 .net "out", 0 0, L_000001c8eeedf720;  alias, 1 drivers
S_000001c8eee640e0 .scope module, "or8_b1" "or8" 2 88, 2 428 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "e";
    .port_info 6 /INPUT 1 "f";
    .port_info 7 /INPUT 1 "g";
    .port_info 8 /INPUT 1 "h";
L_000001c8eeedf330 .functor OR 1, L_000001c8eeee3df0, L_000001c8eeee4110, C4<0>, C4<0>;
L_000001c8eeedeed0 .functor OR 1, L_000001c8eeee4a70, L_000001c8eeee49d0, C4<0>, C4<0>;
L_000001c8eeedf5d0 .functor OR 1, L_000001c8eeee4610, L_000001c8eeee4cf0, C4<0>, C4<0>;
L_000001c8eeedf870 .functor OR 1, L_000001c8eeee4750, L_000001c8eeee4570, C4<0>, C4<0>;
L_000001c8eeede370 .functor OR 1, L_000001c8eeedf330, L_000001c8eeedeed0, C4<0>, C4<0>;
L_000001c8eeedf3a0 .functor OR 1, L_000001c8eeedf5d0, L_000001c8eeedf870, C4<0>, C4<0>;
L_000001c8eeedfaa0 .functor OR 1, L_000001c8eeede370, L_000001c8eeedf3a0, C4<0>, C4<0>;
v000001c8eee67640_0 .net "a", 0 0, L_000001c8eeee3df0;  1 drivers
v000001c8eee66e20_0 .net "ab", 0 0, L_000001c8eeedf330;  1 drivers
v000001c8eee684a0_0 .net "abcd", 0 0, L_000001c8eeede370;  1 drivers
v000001c8eee676e0_0 .net "b", 0 0, L_000001c8eeee4110;  1 drivers
v000001c8eee66ec0_0 .net "c", 0 0, L_000001c8eeee4a70;  1 drivers
v000001c8eee68400_0 .net "cd", 0 0, L_000001c8eeedeed0;  1 drivers
v000001c8eee67780_0 .net "d", 0 0, L_000001c8eeee49d0;  1 drivers
v000001c8eee68040_0 .net "e", 0 0, L_000001c8eeee4610;  1 drivers
v000001c8eee670a0_0 .net "ef", 0 0, L_000001c8eeedf5d0;  1 drivers
v000001c8eee67820_0 .net "efgh", 0 0, L_000001c8eeedf3a0;  1 drivers
v000001c8eee678c0_0 .net "f", 0 0, L_000001c8eeee4cf0;  1 drivers
v000001c8eee68720_0 .net "g", 0 0, L_000001c8eeee4750;  1 drivers
v000001c8eee68540_0 .net "gh", 0 0, L_000001c8eeedf870;  1 drivers
v000001c8eee66f60_0 .net "h", 0 0, L_000001c8eeee4570;  1 drivers
v000001c8eee67a00_0 .net "out", 0 0, L_000001c8eeedfaa0;  alias, 1 drivers
S_000001c8eee65e90 .scope module, "s1" "state" 2 100, 2 325 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "stop";
    .port_info 2 /INPUT 1 "show";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeede7d0 .functor NOT 1, L_000001c8eeee50b0, C4<0>, C4<0>, C4<0>;
L_000001c8eeedeca0 .functor AND 1, L_000001c8eeee44d0, L_000001c8eeee4ed0, C4<1>, C4<1>;
L_000001c8eeedf100 .functor AND 1, L_000001c8eeee4390, L_000001c8eeee4ed0, C4<1>, C4<1>;
v000001c8eee68900_0 .net *"_ivl_0", 0 0, L_000001c8eeedeca0;  1 drivers
v000001c8eee69ee0_0 .net *"_ivl_3", 0 0, L_000001c8eeee44d0;  1 drivers
v000001c8eee6a020_0 .net *"_ivl_4", 0 0, L_000001c8eeedf100;  1 drivers
v000001c8eee6af20_0 .net *"_ivl_8", 0 0, L_000001c8eeee4390;  1 drivers
v000001c8eee69d00_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee694e0_0 .net "q", 1 0, L_000001c8eeee2bd0;  alias, 1 drivers
v000001c8eee69760_0 .net "qin", 1 0, L_000001c8eeee2f90;  1 drivers
v000001c8eee69800_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
v000001c8eee698a0_0 .net "show", 0 0, L_000001c8eeee4ed0;  1 drivers
v000001c8eee6a8e0_0 .net "stop", 0 0, L_000001c8eeee50b0;  1 drivers
v000001c8eee6afc0_0 .net "stopToEn", 0 0, L_000001c8eeede7d0;  1 drivers
L_000001c8eeee44d0 .part L_000001c8eeee2f90, 1, 1;
L_000001c8eeee2bd0 .concat8 [ 1 1 0 0], L_000001c8eeedf100, L_000001c8eeedeca0;
L_000001c8eeee4390 .part L_000001c8eeee2f90, 0, 1;
S_000001c8eee64270 .scope module, "c1" "countup2bit" 2 332, 2 362 0, S_000001c8eee65e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeedf9c0 .functor XOR 1, L_000001c8eeee4250, L_000001c8eeee32b0, C4<0>, C4<0>;
L_000001c8eeede920 .functor NOT 1, L_000001c8eeee4c50, C4<0>, C4<0>, C4<0>;
v000001c8eee69120_0 .net *"_ivl_10", 0 0, L_000001c8eeee4c50;  1 drivers
v000001c8eee6a700_0 .net *"_ivl_6", 0 0, L_000001c8eeee4250;  1 drivers
v000001c8eee6a3e0_0 .net *"_ivl_8", 0 0, L_000001c8eeee32b0;  1 drivers
v000001c8eee69e40_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6b060_0 .net "d0", 0 0, L_000001c8eeede920;  1 drivers
v000001c8eee6a7a0_0 .net "d1", 0 0, L_000001c8eeedf9c0;  1 drivers
v000001c8eee69580_0 .net "en", 0 0, L_000001c8eeede7d0;  alias, 1 drivers
v000001c8eee696c0_0 .net "q", 1 0, L_000001c8eeee2f90;  alias, 1 drivers
v000001c8eee68a40_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
L_000001c8eeee2f90 .concat8 [ 1 1 0 0], v000001c8eee661a0_0, v000001c8eee68860_0;
L_000001c8eeee4250 .part L_000001c8eeee2f90, 1, 1;
L_000001c8eeee32b0 .part L_000001c8eeee2f90, 0, 1;
L_000001c8eeee4c50 .part L_000001c8eeee2f90, 0, 1;
S_000001c8eee64a40 .scope module, "reg0" "reg1bit" 2 368, 2 373 0, S_000001c8eee64270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeedf8e0 .functor OR 1, L_000001c8eeedfbf0, L_000001c8eeede760, C4<0>, C4<0>;
L_000001c8eeedfbf0 .functor AND 1, v000001c8eee661a0_0, L_000001c8eeedf090, C4<1>, C4<1>;
L_000001c8eeede760 .functor AND 1, L_000001c8eeede920, L_000001c8eeede7d0, C4<1>, C4<1>;
L_000001c8eeedf090 .functor NOT 1, L_000001c8eeede7d0, C4<0>, C4<0>, C4<0>;
v000001c8eee67140_0 .net "AtoO1", 0 0, L_000001c8eeedfbf0;  1 drivers
v000001c8eee68360_0 .net "AtoO2", 0 0, L_000001c8eeede760;  1 drivers
v000001c8eee67280_0 .net "NtoA", 0 0, L_000001c8eeedf090;  1 drivers
v000001c8eee671e0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee67320_0 .net "d", 0 0, L_000001c8eeede920;  alias, 1 drivers
v000001c8eee685e0_0 .net "dlast", 0 0, L_000001c8eeedf8e0;  1 drivers
v000001c8eee68180_0 .net "en", 0 0, L_000001c8eeede7d0;  alias, 1 drivers
v000001c8eee664c0_0 .net "q", 0 0, v000001c8eee661a0_0;  1 drivers
v000001c8eee667e0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee64d60 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee64a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee67aa0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee680e0_0 .net "d", 0 0, L_000001c8eeedf8e0;  alias, 1 drivers
v000001c8eee661a0_0 .var "q", 0 0;
v000001c8eee687c0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
E_000001c8eeddb910 .event posedge, v000001c8eee49250_0, v000001c8eee50460_0;
S_000001c8eee64ef0 .scope module, "reg1" "reg1bit" 2 367, 2 373 0, S_000001c8eee64270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeedebc0 .functor OR 1, L_000001c8eeede840, L_000001c8eeede4c0, C4<0>, C4<0>;
L_000001c8eeede840 .functor AND 1, v000001c8eee68860_0, L_000001c8eeedfb10, C4<1>, C4<1>;
L_000001c8eeede4c0 .functor AND 1, L_000001c8eeedf9c0, L_000001c8eeede7d0, C4<1>, C4<1>;
L_000001c8eeedfb10 .functor NOT 1, L_000001c8eeede7d0, C4<0>, C4<0>, C4<0>;
v000001c8eee66240_0 .net "AtoO1", 0 0, L_000001c8eeede840;  1 drivers
v000001c8eee66560_0 .net "AtoO2", 0 0, L_000001c8eeede4c0;  1 drivers
v000001c8eee66600_0 .net "NtoA", 0 0, L_000001c8eeedfb10;  1 drivers
v000001c8eee6a660_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6ab60_0 .net "d", 0 0, L_000001c8eeedf9c0;  alias, 1 drivers
v000001c8eee69080_0 .net "dlast", 0 0, L_000001c8eeedebc0;  1 drivers
v000001c8eee69620_0 .net "en", 0 0, L_000001c8eeede7d0;  alias, 1 drivers
v000001c8eee6a0c0_0 .net "q", 0 0, v000001c8eee68860_0;  1 drivers
v000001c8eee69440_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee64bd0 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee64ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee682c0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee68680_0 .net "d", 0 0, L_000001c8eeedebc0;  alias, 1 drivers
v000001c8eee68860_0 .var "q", 0 0;
v000001c8eee66100_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee65210 .scope module, "s2" "state" 2 101, 2 325 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "stop";
    .port_info 2 /INPUT 1 "show";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeedf170 .functor NOT 1, L_000001c8eeee4070, C4<0>, C4<0>, C4<0>;
L_000001c8eeedf950 .functor AND 1, L_000001c8eeee3d50, L_000001c8eeee3530, C4<1>, C4<1>;
L_000001c8eeedf4f0 .functor AND 1, L_000001c8eeee2e50, L_000001c8eeee3530, C4<1>, C4<1>;
v000001c8eee68cc0_0 .net *"_ivl_0", 0 0, L_000001c8eeedf950;  1 drivers
v000001c8eee68d60_0 .net *"_ivl_3", 0 0, L_000001c8eeee3d50;  1 drivers
v000001c8eee68e00_0 .net *"_ivl_4", 0 0, L_000001c8eeedf4f0;  1 drivers
v000001c8eee6b9c0_0 .net *"_ivl_8", 0 0, L_000001c8eeee2e50;  1 drivers
v000001c8eee6c3c0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6b880_0 .net "q", 1 0, L_000001c8eeee3fd0;  alias, 1 drivers
v000001c8eee6c820_0 .net "qin", 1 0, L_000001c8eeee3cb0;  1 drivers
v000001c8eee6bc40_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
v000001c8eee6d5e0_0 .net "show", 0 0, L_000001c8eeee3530;  1 drivers
v000001c8eee6c8c0_0 .net "stop", 0 0, L_000001c8eeee4070;  1 drivers
v000001c8eee6c640_0 .net "stopToEn", 0 0, L_000001c8eeedf170;  1 drivers
L_000001c8eeee3d50 .part L_000001c8eeee3cb0, 1, 1;
L_000001c8eeee3fd0 .concat8 [ 1 1 0 0], L_000001c8eeedf4f0, L_000001c8eeedf950;
L_000001c8eeee2e50 .part L_000001c8eeee3cb0, 0, 1;
S_000001c8eee65080 .scope module, "c1" "countup2bit" 2 332, 2 362 0, S_000001c8eee65210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeedf480 .functor XOR 1, L_000001c8eeee38f0, L_000001c8eeee2c70, C4<0>, C4<0>;
L_000001c8eeedfcd0 .functor NOT 1, L_000001c8eeee2d10, C4<0>, C4<0>, C4<0>;
v000001c8eee68ae0_0 .net *"_ivl_10", 0 0, L_000001c8eeee2d10;  1 drivers
v000001c8eee68b80_0 .net *"_ivl_6", 0 0, L_000001c8eeee38f0;  1 drivers
v000001c8eee69260_0 .net *"_ivl_8", 0 0, L_000001c8eeee2c70;  1 drivers
v000001c8eee68ea0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6a480_0 .net "d0", 0 0, L_000001c8eeedfcd0;  1 drivers
v000001c8eee693a0_0 .net "d1", 0 0, L_000001c8eeedf480;  1 drivers
v000001c8eee6a520_0 .net "en", 0 0, L_000001c8eeedf170;  alias, 1 drivers
v000001c8eee6aca0_0 .net "q", 1 0, L_000001c8eeee3cb0;  alias, 1 drivers
v000001c8eee68c20_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
L_000001c8eeee3cb0 .concat8 [ 1 1 0 0], v000001c8eee69940_0, v000001c8eee689a0_0;
L_000001c8eeee38f0 .part L_000001c8eeee3cb0, 1, 1;
L_000001c8eeee2c70 .part L_000001c8eeee3cb0, 0, 1;
L_000001c8eeee2d10 .part L_000001c8eeee3cb0, 0, 1;
S_000001c8eee653a0 .scope module, "reg0" "reg1bit" 2 368, 2 373 0, S_000001c8eee65080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeedf410 .functor OR 1, L_000001c8eeede530, L_000001c8eeedf1e0, C4<0>, C4<0>;
L_000001c8eeede530 .functor AND 1, v000001c8eee69940_0, L_000001c8eeedea00, C4<1>, C4<1>;
L_000001c8eeedf1e0 .functor AND 1, L_000001c8eeedfcd0, L_000001c8eeedf170, C4<1>, C4<1>;
L_000001c8eeedea00 .functor NOT 1, L_000001c8eeedf170, C4<0>, C4<0>, C4<0>;
v000001c8eee6a980_0 .net "AtoO1", 0 0, L_000001c8eeede530;  1 drivers
v000001c8eee6a5c0_0 .net "AtoO2", 0 0, L_000001c8eeedf1e0;  1 drivers
v000001c8eee69b20_0 .net "NtoA", 0 0, L_000001c8eeedea00;  1 drivers
v000001c8eee6ad40_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee69bc0_0 .net "d", 0 0, L_000001c8eeedfcd0;  alias, 1 drivers
v000001c8eee68fe0_0 .net "dlast", 0 0, L_000001c8eeedf410;  1 drivers
v000001c8eee6a840_0 .net "en", 0 0, L_000001c8eeedf170;  alias, 1 drivers
v000001c8eee6aac0_0 .net "q", 0 0, v000001c8eee69940_0;  1 drivers
v000001c8eee68f40_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee65530 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee653a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee69a80_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6a2a0_0 .net "d", 0 0, L_000001c8eeedf410;  alias, 1 drivers
v000001c8eee69940_0 .var "q", 0 0;
v000001c8eee691c0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee65850 .scope module, "reg1" "reg1bit" 2 367, 2 373 0, S_000001c8eee65080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeede300 .functor OR 1, L_000001c8eeedfb80, L_000001c8eeede1b0, C4<0>, C4<0>;
L_000001c8eeedfb80 .functor AND 1, v000001c8eee689a0_0, L_000001c8eeedea70, C4<1>, C4<1>;
L_000001c8eeede1b0 .functor AND 1, L_000001c8eeedf480, L_000001c8eeedf170, C4<1>, C4<1>;
L_000001c8eeedea70 .functor NOT 1, L_000001c8eeedf170, C4<0>, C4<0>, C4<0>;
v000001c8eee699e0_0 .net "AtoO1", 0 0, L_000001c8eeedfb80;  1 drivers
v000001c8eee69300_0 .net "AtoO2", 0 0, L_000001c8eeede1b0;  1 drivers
v000001c8eee69f80_0 .net "NtoA", 0 0, L_000001c8eeedea70;  1 drivers
v000001c8eee6aa20_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6a160_0 .net "d", 0 0, L_000001c8eeedf480;  alias, 1 drivers
v000001c8eee6ac00_0 .net "dlast", 0 0, L_000001c8eeede300;  1 drivers
v000001c8eee6a340_0 .net "en", 0 0, L_000001c8eeedf170;  alias, 1 drivers
v000001c8eee6ae80_0 .net "q", 0 0, v000001c8eee689a0_0;  1 drivers
v000001c8eee6a200_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee659e0 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee65850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee6ade0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee69da0_0 .net "d", 0 0, L_000001c8eeede300;  alias, 1 drivers
v000001c8eee689a0_0 .var "q", 0 0;
v000001c8eee69c60_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee65d00 .scope module, "s3" "state" 2 102, 2 325 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "stop";
    .port_info 2 /INPUT 1 "show";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeede3e0 .functor NOT 1, L_000001c8eeee33f0, C4<0>, C4<0>, C4<0>;
L_000001c8eeee0050 .functor AND 1, L_000001c8eeee3990, L_000001c8eeee3a30, C4<1>, C4<1>;
L_000001c8eeedfe20 .functor AND 1, L_000001c8eeee42f0, L_000001c8eeee3a30, C4<1>, C4<1>;
v000001c8eee6cfa0_0 .net *"_ivl_0", 0 0, L_000001c8eeee0050;  1 drivers
v000001c8eee6ce60_0 .net *"_ivl_3", 0 0, L_000001c8eeee3990;  1 drivers
v000001c8eee6b2e0_0 .net *"_ivl_4", 0 0, L_000001c8eeedfe20;  1 drivers
v000001c8eee6c0a0_0 .net *"_ivl_8", 0 0, L_000001c8eeee42f0;  1 drivers
v000001c8eee6d040_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6b560_0 .net "q", 1 0, L_000001c8eeee3350;  alias, 1 drivers
v000001c8eee6c460_0 .net "qin", 1 0, L_000001c8eeee3030;  1 drivers
v000001c8eee6ba60_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
v000001c8eee6c780_0 .net "show", 0 0, L_000001c8eeee3a30;  1 drivers
v000001c8eee6d0e0_0 .net "stop", 0 0, L_000001c8eeee33f0;  1 drivers
v000001c8eee6c1e0_0 .net "stopToEn", 0 0, L_000001c8eeede3e0;  1 drivers
L_000001c8eeee3990 .part L_000001c8eeee3030, 1, 1;
L_000001c8eeee3350 .concat8 [ 1 1 0 0], L_000001c8eeedfe20, L_000001c8eeee0050;
L_000001c8eeee42f0 .part L_000001c8eeee3030, 0, 1;
S_000001c8eee708e0 .scope module, "c1" "countup2bit" 2 332, 2 362 0, S_000001c8eee65d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeedff70 .functor XOR 1, L_000001c8eeee3170, L_000001c8eeee3210, C4<0>, C4<0>;
L_000001c8eeedffe0 .functor NOT 1, L_000001c8eeee3850, C4<0>, C4<0>, C4<0>;
v000001c8eee6bec0_0 .net *"_ivl_10", 0 0, L_000001c8eeee3850;  1 drivers
v000001c8eee6c140_0 .net *"_ivl_6", 0 0, L_000001c8eeee3170;  1 drivers
v000001c8eee6b4c0_0 .net *"_ivl_8", 0 0, L_000001c8eeee3210;  1 drivers
v000001c8eee6b1a0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6caa0_0 .net "d0", 0 0, L_000001c8eeedffe0;  1 drivers
v000001c8eee6bf60_0 .net "d1", 0 0, L_000001c8eeedff70;  1 drivers
v000001c8eee6bba0_0 .net "en", 0 0, L_000001c8eeede3e0;  alias, 1 drivers
v000001c8eee6b600_0 .net "q", 1 0, L_000001c8eeee3030;  alias, 1 drivers
v000001c8eee6b240_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
L_000001c8eeee3030 .concat8 [ 1 1 0 0], v000001c8eee6d540_0, v000001c8eee6cb40_0;
L_000001c8eeee3170 .part L_000001c8eeee3030, 1, 1;
L_000001c8eeee3210 .part L_000001c8eeee3030, 0, 1;
L_000001c8eeee3850 .part L_000001c8eeee3030, 0, 1;
S_000001c8eee71ba0 .scope module, "reg0" "reg1bit" 2 368, 2 373 0, S_000001c8eee708e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeedec30 .functor OR 1, L_000001c8eeeded10, L_000001c8eeeded80, C4<0>, C4<0>;
L_000001c8eeeded10 .functor AND 1, v000001c8eee6d540_0, L_000001c8eeedff00, C4<1>, C4<1>;
L_000001c8eeeded80 .functor AND 1, L_000001c8eeedffe0, L_000001c8eeede3e0, C4<1>, C4<1>;
L_000001c8eeedff00 .functor NOT 1, L_000001c8eeede3e0, C4<0>, C4<0>, C4<0>;
v000001c8eee6c000_0 .net "AtoO1", 0 0, L_000001c8eeeded10;  1 drivers
v000001c8eee6d180_0 .net "AtoO2", 0 0, L_000001c8eeeded80;  1 drivers
v000001c8eee6d720_0 .net "NtoA", 0 0, L_000001c8eeedff00;  1 drivers
v000001c8eee6b380_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6bb00_0 .net "d", 0 0, L_000001c8eeedffe0;  alias, 1 drivers
v000001c8eee6b420_0 .net "dlast", 0 0, L_000001c8eeedec30;  1 drivers
v000001c8eee6b6a0_0 .net "en", 0 0, L_000001c8eeede3e0;  alias, 1 drivers
v000001c8eee6d680_0 .net "q", 0 0, v000001c8eee6d540_0;  1 drivers
v000001c8eee6c6e0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee710b0 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee71ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee6bce0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6b920_0 .net "d", 0 0, L_000001c8eeedec30;  alias, 1 drivers
v000001c8eee6d540_0 .var "q", 0 0;
v000001c8eee6bd80_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee71240 .scope module, "reg1" "reg1bit" 2 367, 2 373 0, S_000001c8eee708e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeedf560 .functor OR 1, L_000001c8eeedeae0, L_000001c8eeede5a0, C4<0>, C4<0>;
L_000001c8eeedeae0 .functor AND 1, v000001c8eee6cb40_0, L_000001c8eeede680, C4<1>, C4<1>;
L_000001c8eeede5a0 .functor AND 1, L_000001c8eeedff70, L_000001c8eeede3e0, C4<1>, C4<1>;
L_000001c8eeede680 .functor NOT 1, L_000001c8eeede3e0, C4<0>, C4<0>, C4<0>;
v000001c8eee6cdc0_0 .net "AtoO1", 0 0, L_000001c8eeedeae0;  1 drivers
v000001c8eee6c280_0 .net "AtoO2", 0 0, L_000001c8eeede5a0;  1 drivers
v000001c8eee6d860_0 .net "NtoA", 0 0, L_000001c8eeede680;  1 drivers
v000001c8eee6cf00_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6b7e0_0 .net "d", 0 0, L_000001c8eeedff70;  alias, 1 drivers
v000001c8eee6b740_0 .net "dlast", 0 0, L_000001c8eeedf560;  1 drivers
v000001c8eee6c5a0_0 .net "en", 0 0, L_000001c8eeede3e0;  alias, 1 drivers
v000001c8eee6be20_0 .net "q", 0 0, v000001c8eee6cb40_0;  1 drivers
v000001c8eee6b100_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee70c00 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee71240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee6d7c0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6d220_0 .net "d", 0 0, L_000001c8eeedf560;  alias, 1 drivers
v000001c8eee6cb40_0 .var "q", 0 0;
v000001c8eee6c500_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee705c0 .scope module, "s4" "state" 2 103, 2 325 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "stop";
    .port_info 2 /INPUT 1 "show";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeedfdb0 .functor NOT 1, L_000001c8eeee6690, C4<0>, C4<0>, C4<0>;
L_000001c8eeef17b0 .functor AND 1, L_000001c8eeee6870, L_000001c8eeee5650, C4<1>, C4<1>;
L_000001c8eeef02b0 .functor AND 1, L_000001c8eeee6410, L_000001c8eeee5650, C4<1>, C4<1>;
v000001c8eee76050_0 .net *"_ivl_0", 0 0, L_000001c8eeef17b0;  1 drivers
v000001c8eee76e10_0 .net *"_ivl_3", 0 0, L_000001c8eeee6870;  1 drivers
v000001c8eee749d0_0 .net *"_ivl_4", 0 0, L_000001c8eeef02b0;  1 drivers
v000001c8eee75d30_0 .net *"_ivl_8", 0 0, L_000001c8eeee6410;  1 drivers
v000001c8eee755b0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee75e70_0 .net "q", 1 0, L_000001c8eeee6370;  alias, 1 drivers
v000001c8eee762d0_0 .net "qin", 1 0, L_000001c8eeee3490;  1 drivers
v000001c8eee76730_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
v000001c8eee74e30_0 .net "show", 0 0, L_000001c8eeee5650;  1 drivers
v000001c8eee74930_0 .net "stop", 0 0, L_000001c8eeee6690;  1 drivers
v000001c8eee769b0_0 .net "stopToEn", 0 0, L_000001c8eeedfdb0;  1 drivers
L_000001c8eeee6870 .part L_000001c8eeee3490, 1, 1;
L_000001c8eeee6370 .concat8 [ 1 1 0 0], L_000001c8eeef02b0, L_000001c8eeef17b0;
L_000001c8eeee6410 .part L_000001c8eeee3490, 0, 1;
S_000001c8eee70750 .scope module, "c1" "countup2bit" 2 332, 2 362 0, S_000001c8eee705c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeef07f0 .functor XOR 1, L_000001c8eeee35d0, L_000001c8eeee3ad0, C4<0>, C4<0>;
L_000001c8eeef0e10 .functor NOT 1, L_000001c8eeee6ff0, C4<0>, C4<0>, C4<0>;
v000001c8eee767d0_0 .net *"_ivl_10", 0 0, L_000001c8eeee6ff0;  1 drivers
v000001c8eee76d70_0 .net *"_ivl_6", 0 0, L_000001c8eeee35d0;  1 drivers
v000001c8eee765f0_0 .net *"_ivl_8", 0 0, L_000001c8eeee3ad0;  1 drivers
v000001c8eee74ed0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee750b0_0 .net "d0", 0 0, L_000001c8eeef0e10;  1 drivers
v000001c8eee74bb0_0 .net "d1", 0 0, L_000001c8eeef07f0;  1 drivers
v000001c8eee75c90_0 .net "en", 0 0, L_000001c8eeedfdb0;  alias, 1 drivers
v000001c8eee76370_0 .net "q", 1 0, L_000001c8eeee3490;  alias, 1 drivers
v000001c8eee76410_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
L_000001c8eeee3490 .concat8 [ 1 1 0 0], v000001c8eee6c960_0, v000001c8eee6dc20_0;
L_000001c8eeee35d0 .part L_000001c8eeee3490, 1, 1;
L_000001c8eeee3ad0 .part L_000001c8eeee3490, 0, 1;
L_000001c8eeee6ff0 .part L_000001c8eeee3490, 0, 1;
S_000001c8eee713d0 .scope module, "reg0" "reg1bit" 2 368, 2 373 0, S_000001c8eee70750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef0a20 .functor OR 1, L_000001c8eeef0390, L_000001c8eeef1c80, C4<0>, C4<0>;
L_000001c8eeef0390 .functor AND 1, v000001c8eee6c960_0, L_000001c8eeef1660, C4<1>, C4<1>;
L_000001c8eeef1c80 .functor AND 1, L_000001c8eeef0e10, L_000001c8eeedfdb0, C4<1>, C4<1>;
L_000001c8eeef1660 .functor NOT 1, L_000001c8eeedfdb0, C4<0>, C4<0>, C4<0>;
v000001c8eee6ca00_0 .net "AtoO1", 0 0, L_000001c8eeef0390;  1 drivers
v000001c8eee6cd20_0 .net "AtoO2", 0 0, L_000001c8eeef1c80;  1 drivers
v000001c8eee6d2c0_0 .net "NtoA", 0 0, L_000001c8eeef1660;  1 drivers
v000001c8eee6d360_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6d400_0 .net "d", 0 0, L_000001c8eeef0e10;  alias, 1 drivers
v000001c8eee6d4a0_0 .net "dlast", 0 0, L_000001c8eeef0a20;  1 drivers
v000001c8eee6de00_0 .net "en", 0 0, L_000001c8eeedfdb0;  alias, 1 drivers
v000001c8eee6dd60_0 .net "q", 0 0, v000001c8eee6c960_0;  1 drivers
v000001c8eee6df40_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee716f0 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee713d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee6cbe0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6c320_0 .net "d", 0 0, L_000001c8eeef0a20;  alias, 1 drivers
v000001c8eee6c960_0 .var "q", 0 0;
v000001c8eee6cc80_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee70110 .scope module, "reg1" "reg1bit" 2 367, 2 373 0, S_000001c8eee70750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeee00c0 .functor OR 1, L_000001c8eeedfe90, L_000001c8eeef0710, C4<0>, C4<0>;
L_000001c8eeedfe90 .functor AND 1, v000001c8eee6dc20_0, L_000001c8eeef0630, C4<1>, C4<1>;
L_000001c8eeef0710 .functor AND 1, L_000001c8eeef07f0, L_000001c8eeedfdb0, C4<1>, C4<1>;
L_000001c8eeef0630 .functor NOT 1, L_000001c8eeedfdb0, C4<0>, C4<0>, C4<0>;
v000001c8eee6dae0_0 .net "AtoO1", 0 0, L_000001c8eeedfe90;  1 drivers
v000001c8eee6db80_0 .net "AtoO2", 0 0, L_000001c8eeef0710;  1 drivers
v000001c8eee6dfe0_0 .net "NtoA", 0 0, L_000001c8eeef0630;  1 drivers
v000001c8eee6dcc0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6d9a0_0 .net "d", 0 0, L_000001c8eeef07f0;  alias, 1 drivers
v000001c8eee76cd0_0 .net "dlast", 0 0, L_000001c8eeee00c0;  1 drivers
v000001c8eee76ff0_0 .net "en", 0 0, L_000001c8eeedfdb0;  alias, 1 drivers
v000001c8eee76eb0_0 .net "q", 0 0, v000001c8eee6dc20_0;  1 drivers
v000001c8eee75510_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee71d30 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee70110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee6da40_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee6d900_0 .net "d", 0 0, L_000001c8eeee00c0;  alias, 1 drivers
v000001c8eee6dc20_0 .var "q", 0 0;
v000001c8eee6dea0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee70a70 .scope module, "s5" "state" 2 104, 2 325 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "stop";
    .port_info 2 /INPUT 1 "show";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef1d60 .functor NOT 1, L_000001c8eeee6f50, C4<0>, C4<0>, C4<0>;
L_000001c8eeef10b0 .functor AND 1, L_000001c8eeee64b0, L_000001c8eeee5ab0, C4<1>, C4<1>;
L_000001c8eeef1890 .functor AND 1, L_000001c8eeee56f0, L_000001c8eeee5ab0, C4<1>, C4<1>;
v000001c8eee75790_0 .net *"_ivl_0", 0 0, L_000001c8eeef10b0;  1 drivers
v000001c8eee76870_0 .net *"_ivl_3", 0 0, L_000001c8eeee64b0;  1 drivers
v000001c8eee74d90_0 .net *"_ivl_4", 0 0, L_000001c8eeef1890;  1 drivers
v000001c8eee76910_0 .net *"_ivl_8", 0 0, L_000001c8eeee56f0;  1 drivers
v000001c8eee76b90_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee78210_0 .net "q", 1 0, L_000001c8eeee51f0;  alias, 1 drivers
v000001c8eee779f0_0 .net "qin", 1 0, L_000001c8eeee5790;  1 drivers
v000001c8eee77270_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
v000001c8eee77810_0 .net "show", 0 0, L_000001c8eeee5ab0;  1 drivers
v000001c8eee776d0_0 .net "stop", 0 0, L_000001c8eeee6f50;  1 drivers
v000001c8eee796b0_0 .net "stopToEn", 0 0, L_000001c8eeef1d60;  1 drivers
L_000001c8eeee64b0 .part L_000001c8eeee5790, 1, 1;
L_000001c8eeee51f0 .concat8 [ 1 1 0 0], L_000001c8eeef1890, L_000001c8eeef10b0;
L_000001c8eeee56f0 .part L_000001c8eeee5790, 0, 1;
S_000001c8eee71560 .scope module, "c1" "countup2bit" 2 332, 2 362 0, S_000001c8eee70a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeef1200 .functor XOR 1, L_000001c8eeee6230, L_000001c8eeee6cd0, C4<0>, C4<0>;
L_000001c8eeef1820 .functor NOT 1, L_000001c8eeee5470, C4<0>, C4<0>, C4<0>;
v000001c8eee74cf0_0 .net *"_ivl_10", 0 0, L_000001c8eeee5470;  1 drivers
v000001c8eee75fb0_0 .net *"_ivl_6", 0 0, L_000001c8eeee6230;  1 drivers
v000001c8eee75830_0 .net *"_ivl_8", 0 0, L_000001c8eeee6cd0;  1 drivers
v000001c8eee764b0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee756f0_0 .net "d0", 0 0, L_000001c8eeef1820;  1 drivers
v000001c8eee75290_0 .net "d1", 0 0, L_000001c8eeef1200;  1 drivers
v000001c8eee76c30_0 .net "en", 0 0, L_000001c8eeef1d60;  alias, 1 drivers
v000001c8eee76550_0 .net "q", 1 0, L_000001c8eeee5790;  alias, 1 drivers
v000001c8eee76690_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
L_000001c8eeee5790 .concat8 [ 1 1 0 0], v000001c8eee75330_0, v000001c8eee75010_0;
L_000001c8eeee6230 .part L_000001c8eeee5790, 1, 1;
L_000001c8eeee6cd0 .part L_000001c8eeee5790, 0, 1;
L_000001c8eeee5470 .part L_000001c8eeee5790, 0, 1;
S_000001c8eee71880 .scope module, "reg0" "reg1bit" 2 368, 2 373 0, S_000001c8eee71560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef1ba0 .functor OR 1, L_000001c8eeef16d0, L_000001c8eeef1350, C4<0>, C4<0>;
L_000001c8eeef16d0 .functor AND 1, v000001c8eee75330_0, L_000001c8eeef1190, C4<1>, C4<1>;
L_000001c8eeef1350 .functor AND 1, L_000001c8eeef1820, L_000001c8eeef1d60, C4<1>, C4<1>;
L_000001c8eeef1190 .functor NOT 1, L_000001c8eeef1d60, C4<0>, C4<0>, C4<0>;
v000001c8eee75f10_0 .net "AtoO1", 0 0, L_000001c8eeef16d0;  1 drivers
v000001c8eee760f0_0 .net "AtoO2", 0 0, L_000001c8eeef1350;  1 drivers
v000001c8eee76190_0 .net "NtoA", 0 0, L_000001c8eeef1190;  1 drivers
v000001c8eee76a50_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee75bf0_0 .net "d", 0 0, L_000001c8eeef1820;  alias, 1 drivers
v000001c8eee758d0_0 .net "dlast", 0 0, L_000001c8eeef1ba0;  1 drivers
v000001c8eee74a70_0 .net "en", 0 0, L_000001c8eeef1d60;  alias, 1 drivers
v000001c8eee74f70_0 .net "q", 0 0, v000001c8eee75330_0;  1 drivers
v000001c8eee75650_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee70d90 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee71880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee75a10_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee76f50_0 .net "d", 0 0, L_000001c8eeef1ba0;  alias, 1 drivers
v000001c8eee75330_0 .var "q", 0 0;
v000001c8eee74c50_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee71a10 .scope module, "reg1" "reg1bit" 2 367, 2 373 0, S_000001c8eee71560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef1cf0 .functor OR 1, L_000001c8eeef1b30, L_000001c8eeef1970, C4<0>, C4<0>;
L_000001c8eeef1b30 .functor AND 1, v000001c8eee75010_0, L_000001c8eeef15f0, C4<1>, C4<1>;
L_000001c8eeef1970 .functor AND 1, L_000001c8eeef1200, L_000001c8eeef1d60, C4<1>, C4<1>;
L_000001c8eeef15f0 .functor NOT 1, L_000001c8eeef1d60, C4<0>, C4<0>, C4<0>;
v000001c8eee77090_0 .net "AtoO1", 0 0, L_000001c8eeef1b30;  1 drivers
v000001c8eee75970_0 .net "AtoO2", 0 0, L_000001c8eeef1970;  1 drivers
v000001c8eee751f0_0 .net "NtoA", 0 0, L_000001c8eeef15f0;  1 drivers
v000001c8eee75470_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee76af0_0 .net "d", 0 0, L_000001c8eeef1200;  alias, 1 drivers
v000001c8eee753d0_0 .net "dlast", 0 0, L_000001c8eeef1cf0;  1 drivers
v000001c8eee74b10_0 .net "en", 0 0, L_000001c8eeef1d60;  alias, 1 drivers
v000001c8eee75dd0_0 .net "q", 0 0, v000001c8eee75010_0;  1 drivers
v000001c8eee76230_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee71ec0 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee71a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee75ab0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee75b50_0 .net "d", 0 0, L_000001c8eeef1cf0;  alias, 1 drivers
v000001c8eee75010_0 .var "q", 0 0;
v000001c8eee75150_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee70f20 .scope module, "s6" "state" 2 105, 2 325 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "stop";
    .port_info 2 /INPUT 1 "show";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef05c0 .functor NOT 1, L_000001c8eeee6550, C4<0>, C4<0>, C4<0>;
L_000001c8eeef0da0 .functor AND 1, L_000001c8eeee5330, L_000001c8eeee7810, C4<1>, C4<1>;
L_000001c8eeef0f60 .functor AND 1, L_000001c8eeee6c30, L_000001c8eeee7810, C4<1>, C4<1>;
v000001c8eee77450_0 .net *"_ivl_0", 0 0, L_000001c8eeef0da0;  1 drivers
v000001c8eee774f0_0 .net *"_ivl_3", 0 0, L_000001c8eeee5330;  1 drivers
v000001c8eee785d0_0 .net *"_ivl_4", 0 0, L_000001c8eeef0f60;  1 drivers
v000001c8eee78710_0 .net *"_ivl_8", 0 0, L_000001c8eeee6c30;  1 drivers
v000001c8eee77590_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee77f90_0 .net "q", 1 0, L_000001c8eeee7090;  alias, 1 drivers
v000001c8eee79430_0 .net "qin", 1 0, L_000001c8eeee6730;  1 drivers
v000001c8eee78030_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
v000001c8eee78850_0 .net "show", 0 0, L_000001c8eeee7810;  1 drivers
v000001c8eee788f0_0 .net "stop", 0 0, L_000001c8eeee6550;  1 drivers
v000001c8eee78490_0 .net "stopToEn", 0 0, L_000001c8eeef05c0;  1 drivers
L_000001c8eeee5330 .part L_000001c8eeee6730, 1, 1;
L_000001c8eeee7090 .concat8 [ 1 1 0 0], L_000001c8eeef0f60, L_000001c8eeef0da0;
L_000001c8eeee6c30 .part L_000001c8eeee6730, 0, 1;
S_000001c8eee702a0 .scope module, "c1" "countup2bit" 2 332, 2 362 0, S_000001c8eee70f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeef12e0 .functor XOR 1, L_000001c8eeee6d70, L_000001c8eeee5970, C4<0>, C4<0>;
L_000001c8eeef1580 .functor NOT 1, L_000001c8eeee67d0, C4<0>, C4<0>, C4<0>;
v000001c8eee773b0_0 .net *"_ivl_10", 0 0, L_000001c8eeee67d0;  1 drivers
v000001c8eee79110_0 .net *"_ivl_6", 0 0, L_000001c8eeee6d70;  1 drivers
v000001c8eee77bd0_0 .net *"_ivl_8", 0 0, L_000001c8eeee5970;  1 drivers
v000001c8eee77c70_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee79070_0 .net "d0", 0 0, L_000001c8eeef1580;  1 drivers
v000001c8eee77e50_0 .net "d1", 0 0, L_000001c8eeef12e0;  1 drivers
v000001c8eee791b0_0 .net "en", 0 0, L_000001c8eeef05c0;  alias, 1 drivers
v000001c8eee79570_0 .net "q", 1 0, L_000001c8eeee6730;  alias, 1 drivers
v000001c8eee78350_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
L_000001c8eeee6730 .concat8 [ 1 1 0 0], v000001c8eee79390_0, v000001c8eee78d50_0;
L_000001c8eeee6d70 .part L_000001c8eeee6730, 1, 1;
L_000001c8eeee5970 .part L_000001c8eeee6730, 0, 1;
L_000001c8eeee67d0 .part L_000001c8eeee6730, 0, 1;
S_000001c8eee70430 .scope module, "reg0" "reg1bit" 2 368, 2 373 0, S_000001c8eee702a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef1120 .functor OR 1, L_000001c8eeef0a90, L_000001c8eeef1c10, C4<0>, C4<0>;
L_000001c8eeef0a90 .functor AND 1, v000001c8eee79390_0, L_000001c8eeef1a50, C4<1>, C4<1>;
L_000001c8eeef1c10 .functor AND 1, L_000001c8eeef1580, L_000001c8eeef05c0, C4<1>, C4<1>;
L_000001c8eeef1a50 .functor NOT 1, L_000001c8eeef05c0, C4<0>, C4<0>, C4<0>;
v000001c8eee782b0_0 .net "AtoO1", 0 0, L_000001c8eeef0a90;  1 drivers
v000001c8eee778b0_0 .net "AtoO2", 0 0, L_000001c8eeef1c10;  1 drivers
v000001c8eee77770_0 .net "NtoA", 0 0, L_000001c8eeef1a50;  1 drivers
v000001c8eee77a90_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee77d10_0 .net "d", 0 0, L_000001c8eeef1580;  alias, 1 drivers
v000001c8eee79750_0 .net "dlast", 0 0, L_000001c8eeef1120;  1 drivers
v000001c8eee780d0_0 .net "en", 0 0, L_000001c8eeef05c0;  alias, 1 drivers
v000001c8eee771d0_0 .net "q", 0 0, v000001c8eee79390_0;  1 drivers
v000001c8eee78df0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7bbc0 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee70430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee78fd0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee78ad0_0 .net "d", 0 0, L_000001c8eeef1120;  alias, 1 drivers
v000001c8eee79390_0 .var "q", 0 0;
v000001c8eee77950_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7bd50 .scope module, "reg1" "reg1bit" 2 367, 2 373 0, S_000001c8eee702a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef08d0 .functor OR 1, L_000001c8eeef0ef0, L_000001c8eeef1270, C4<0>, C4<0>;
L_000001c8eeef0ef0 .functor AND 1, v000001c8eee78d50_0, L_000001c8eeef14a0, C4<1>, C4<1>;
L_000001c8eeef1270 .functor AND 1, L_000001c8eeef12e0, L_000001c8eeef05c0, C4<1>, C4<1>;
L_000001c8eeef14a0 .functor NOT 1, L_000001c8eeef05c0, C4<0>, C4<0>, C4<0>;
v000001c8eee77db0_0 .net "AtoO1", 0 0, L_000001c8eeef0ef0;  1 drivers
v000001c8eee78e90_0 .net "AtoO2", 0 0, L_000001c8eeef1270;  1 drivers
v000001c8eee77b30_0 .net "NtoA", 0 0, L_000001c8eeef14a0;  1 drivers
v000001c8eee77ef0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee79890_0 .net "d", 0 0, L_000001c8eeef12e0;  alias, 1 drivers
v000001c8eee78f30_0 .net "dlast", 0 0, L_000001c8eeef08d0;  1 drivers
v000001c8eee77130_0 .net "en", 0 0, L_000001c8eeef05c0;  alias, 1 drivers
v000001c8eee77310_0 .net "q", 0 0, v000001c8eee78d50_0;  1 drivers
v000001c8eee783f0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7bee0 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee7bd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee797f0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee78a30_0 .net "d", 0 0, L_000001c8eeef08d0;  alias, 1 drivers
v000001c8eee78d50_0 .var "q", 0 0;
v000001c8eee78170_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7b710 .scope module, "s7" "state" 2 106, 2 325 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "stop";
    .port_info 2 /INPUT 1 "show";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef1900 .functor NOT 1, L_000001c8eeee65f0, C4<0>, C4<0>, C4<0>;
L_000001c8eeef13c0 .functor AND 1, L_000001c8eeee6e10, L_000001c8eeee6910, C4<1>, C4<1>;
L_000001c8eeef0780 .functor AND 1, L_000001c8eeee5510, L_000001c8eeee6910, C4<1>, C4<1>;
v000001c8eee72e50_0 .net *"_ivl_0", 0 0, L_000001c8eeef13c0;  1 drivers
v000001c8eee72d10_0 .net *"_ivl_3", 0 0, L_000001c8eeee6e10;  1 drivers
v000001c8eee73210_0 .net *"_ivl_4", 0 0, L_000001c8eeef0780;  1 drivers
v000001c8eee723b0_0 .net *"_ivl_8", 0 0, L_000001c8eeee5510;  1 drivers
v000001c8eee72810_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee72130_0 .net "q", 1 0, L_000001c8eeee6eb0;  alias, 1 drivers
v000001c8eee746b0_0 .net "qin", 1 0, L_000001c8eeee5290;  1 drivers
v000001c8eee74430_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
v000001c8eee72450_0 .net "show", 0 0, L_000001c8eeee6910;  1 drivers
v000001c8eee72c70_0 .net "stop", 0 0, L_000001c8eeee65f0;  1 drivers
v000001c8eee73c10_0 .net "stopToEn", 0 0, L_000001c8eeef1900;  1 drivers
L_000001c8eeee6e10 .part L_000001c8eeee5290, 1, 1;
L_000001c8eeee6eb0 .concat8 [ 1 1 0 0], L_000001c8eeef0780, L_000001c8eeef13c0;
L_000001c8eeee5510 .part L_000001c8eeee5290, 0, 1;
S_000001c8eee7a130 .scope module, "c1" "countup2bit" 2 332, 2 362 0, S_000001c8eee7b710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeef0400 .functor XOR 1, L_000001c8eeee53d0, L_000001c8eeee5830, C4<0>, C4<0>;
L_000001c8eeef0240 .functor NOT 1, L_000001c8eeee7310, C4<0>, C4<0>, C4<0>;
v000001c8eee73710_0 .net *"_ivl_10", 0 0, L_000001c8eeee7310;  1 drivers
v000001c8eee72b30_0 .net *"_ivl_6", 0 0, L_000001c8eeee53d0;  1 drivers
v000001c8eee72630_0 .net *"_ivl_8", 0 0, L_000001c8eeee5830;  1 drivers
v000001c8eee741b0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee73b70_0 .net "d0", 0 0, L_000001c8eeef0240;  1 drivers
v000001c8eee726d0_0 .net "d1", 0 0, L_000001c8eeef0400;  1 drivers
v000001c8eee73850_0 .net "en", 0 0, L_000001c8eeef1900;  alias, 1 drivers
v000001c8eee737b0_0 .net "q", 1 0, L_000001c8eeee5290;  alias, 1 drivers
v000001c8eee733f0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
L_000001c8eeee5290 .concat8 [ 1 1 0 0], v000001c8eee78670_0, v000001c8eee79a70_0;
L_000001c8eeee53d0 .part L_000001c8eeee5290, 1, 1;
L_000001c8eeee5830 .part L_000001c8eeee5290, 0, 1;
L_000001c8eeee7310 .part L_000001c8eeee5290, 0, 1;
S_000001c8eee7a2c0 .scope module, "reg0" "reg1bit" 2 368, 2 373 0, S_000001c8eee7a130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef0860 .functor OR 1, L_000001c8eeef1ac0, L_000001c8eeef0550, C4<0>, C4<0>;
L_000001c8eeef1ac0 .functor AND 1, v000001c8eee78670_0, L_000001c8eeef01d0, C4<1>, C4<1>;
L_000001c8eeef0550 .functor AND 1, L_000001c8eeef0240, L_000001c8eeef1900, C4<1>, C4<1>;
L_000001c8eeef01d0 .functor NOT 1, L_000001c8eeef1900, C4<0>, C4<0>, C4<0>;
v000001c8eee78990_0 .net "AtoO1", 0 0, L_000001c8eeef1ac0;  1 drivers
v000001c8eee78b70_0 .net "AtoO2", 0 0, L_000001c8eeef0550;  1 drivers
v000001c8eee78c10_0 .net "NtoA", 0 0, L_000001c8eeef01d0;  1 drivers
v000001c8eee79250_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee78cb0_0 .net "d", 0 0, L_000001c8eeef0240;  alias, 1 drivers
v000001c8eee794d0_0 .net "dlast", 0 0, L_000001c8eeef0860;  1 drivers
v000001c8eee792f0_0 .net "en", 0 0, L_000001c8eeef1900;  alias, 1 drivers
v000001c8eee79610_0 .net "q", 0 0, v000001c8eee78670_0;  1 drivers
v000001c8eee7a010_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7a5e0 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee7a2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee77630_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee78530_0 .net "d", 0 0, L_000001c8eeef0860;  alias, 1 drivers
v000001c8eee78670_0 .var "q", 0 0;
v000001c8eee787b0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7a900 .scope module, "reg1" "reg1bit" 2 367, 2 373 0, S_000001c8eee7a130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef1740 .functor OR 1, L_000001c8eeef1510, L_000001c8eeef19e0, C4<0>, C4<0>;
L_000001c8eeef1510 .functor AND 1, v000001c8eee79a70_0, L_000001c8eeef06a0, C4<1>, C4<1>;
L_000001c8eeef19e0 .functor AND 1, L_000001c8eeef0400, L_000001c8eeef1900, C4<1>, C4<1>;
L_000001c8eeef06a0 .functor NOT 1, L_000001c8eeef1900, C4<0>, C4<0>, C4<0>;
v000001c8eee79d90_0 .net "AtoO1", 0 0, L_000001c8eeef1510;  1 drivers
v000001c8eee79ed0_0 .net "AtoO2", 0 0, L_000001c8eeef19e0;  1 drivers
v000001c8eee79f70_0 .net "NtoA", 0 0, L_000001c8eeef06a0;  1 drivers
v000001c8eee79bb0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee79930_0 .net "d", 0 0, L_000001c8eeef0400;  alias, 1 drivers
v000001c8eee79b10_0 .net "dlast", 0 0, L_000001c8eeef1740;  1 drivers
v000001c8eee79c50_0 .net "en", 0 0, L_000001c8eeef1900;  alias, 1 drivers
v000001c8eee738f0_0 .net "q", 0 0, v000001c8eee79a70_0;  1 drivers
v000001c8eee73670_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7b0d0 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee7a900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee799d0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee79e30_0 .net "d", 0 0, L_000001c8eeef1740;  alias, 1 drivers
v000001c8eee79a70_0 .var "q", 0 0;
v000001c8eee79cf0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7b260 .scope module, "s8" "state" 2 107, 2 325 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "stop";
    .port_info 2 /INPUT 1 "show";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef0320 .functor NOT 1, L_000001c8eeee58d0, C4<0>, C4<0>, C4<0>;
L_000001c8eeef0d30 .functor AND 1, L_000001c8eeee7270, L_000001c8eeee73b0, C4<1>, C4<1>;
L_000001c8eeef0e80 .functor AND 1, L_000001c8eeee6af0, L_000001c8eeee73b0, C4<1>, C4<1>;
v000001c8eee72270_0 .net *"_ivl_0", 0 0, L_000001c8eeef0d30;  1 drivers
v000001c8eee73170_0 .net *"_ivl_3", 0 0, L_000001c8eeee7270;  1 drivers
v000001c8eee742f0_0 .net *"_ivl_4", 0 0, L_000001c8eeef0e80;  1 drivers
v000001c8eee73e90_0 .net *"_ivl_8", 0 0, L_000001c8eeee6af0;  1 drivers
v000001c8eee74070_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee72310_0 .net "q", 1 0, L_000001c8eeee6b90;  alias, 1 drivers
v000001c8eee74110_0 .net "qin", 1 0, L_000001c8eeee7130;  1 drivers
v000001c8eee7fad0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
v000001c8eee810b0_0 .net "show", 0 0, L_000001c8eeee73b0;  1 drivers
v000001c8eee7fcb0_0 .net "stop", 0 0, L_000001c8eeee58d0;  1 drivers
v000001c8eee7fdf0_0 .net "stopToEn", 0 0, L_000001c8eeef0320;  1 drivers
L_000001c8eeee7270 .part L_000001c8eeee7130, 1, 1;
L_000001c8eeee6b90 .concat8 [ 1 1 0 0], L_000001c8eeef0e80, L_000001c8eeef0d30;
L_000001c8eeee6af0 .part L_000001c8eeee7130, 0, 1;
S_000001c8eee7a450 .scope module, "c1" "countup2bit" 2 332, 2 362 0, S_000001c8eee7b260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eeef1430 .functor XOR 1, L_000001c8eeee69b0, L_000001c8eeee71d0, C4<0>, C4<0>;
L_000001c8eeef0cc0 .functor NOT 1, L_000001c8eeee6a50, C4<0>, C4<0>, C4<0>;
v000001c8eee73530_0 .net *"_ivl_10", 0 0, L_000001c8eeee6a50;  1 drivers
v000001c8eee73cb0_0 .net *"_ivl_6", 0 0, L_000001c8eeee69b0;  1 drivers
v000001c8eee73d50_0 .net *"_ivl_8", 0 0, L_000001c8eeee71d0;  1 drivers
v000001c8eee744d0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee72f90_0 .net "d0", 0 0, L_000001c8eeef0cc0;  1 drivers
v000001c8eee73df0_0 .net "d1", 0 0, L_000001c8eeef1430;  1 drivers
v000001c8eee74890_0 .net "en", 0 0, L_000001c8eeef0320;  alias, 1 drivers
v000001c8eee74390_0 .net "q", 1 0, L_000001c8eeee7130;  alias, 1 drivers
v000001c8eee73490_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
L_000001c8eeee7130 .concat8 [ 1 1 0 0], v000001c8eee74570_0, v000001c8eee73fd0_0;
L_000001c8eeee69b0 .part L_000001c8eeee7130, 1, 1;
L_000001c8eeee71d0 .part L_000001c8eeee7130, 0, 1;
L_000001c8eeee6a50 .part L_000001c8eeee7130, 0, 1;
S_000001c8eee7a770 .scope module, "reg0" "reg1bit" 2 368, 2 373 0, S_000001c8eee7a450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef0b00 .functor OR 1, L_000001c8eeef0b70, L_000001c8eeef0be0, C4<0>, C4<0>;
L_000001c8eeef0b70 .functor AND 1, v000001c8eee74570_0, L_000001c8eeef0c50, C4<1>, C4<1>;
L_000001c8eeef0be0 .functor AND 1, L_000001c8eeef0cc0, L_000001c8eeef0320, C4<1>, C4<1>;
L_000001c8eeef0c50 .functor NOT 1, L_000001c8eeef0320, C4<0>, C4<0>, C4<0>;
v000001c8eee735d0_0 .net "AtoO1", 0 0, L_000001c8eeef0b70;  1 drivers
v000001c8eee73990_0 .net "AtoO2", 0 0, L_000001c8eeef0be0;  1 drivers
v000001c8eee73350_0 .net "NtoA", 0 0, L_000001c8eeef0c50;  1 drivers
v000001c8eee721d0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee72770_0 .net "d", 0 0, L_000001c8eeef0cc0;  alias, 1 drivers
v000001c8eee72db0_0 .net "dlast", 0 0, L_000001c8eeef0b00;  1 drivers
v000001c8eee728b0_0 .net "en", 0 0, L_000001c8eeef0320;  alias, 1 drivers
v000001c8eee72bd0_0 .net "q", 0 0, v000001c8eee74570_0;  1 drivers
v000001c8eee74610_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7aa90 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee7a770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee72950_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee732b0_0 .net "d", 0 0, L_000001c8eeef0b00;  alias, 1 drivers
v000001c8eee74570_0 .var "q", 0 0;
v000001c8eee73f30_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7ba30 .scope module, "reg1" "reg1bit" 2 367, 2 373 0, S_000001c8eee7a450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001c8eeef0470 .functor OR 1, L_000001c8eeef04e0, L_000001c8eeef0940, C4<0>, C4<0>;
L_000001c8eeef04e0 .functor AND 1, v000001c8eee73fd0_0, L_000001c8eeef09b0, C4<1>, C4<1>;
L_000001c8eeef0940 .functor AND 1, L_000001c8eeef1430, L_000001c8eeef0320, C4<1>, C4<1>;
L_000001c8eeef09b0 .functor NOT 1, L_000001c8eeef0320, C4<0>, C4<0>, C4<0>;
v000001c8eee73030_0 .net "AtoO1", 0 0, L_000001c8eeef04e0;  1 drivers
v000001c8eee74250_0 .net "AtoO2", 0 0, L_000001c8eeef0940;  1 drivers
v000001c8eee74750_0 .net "NtoA", 0 0, L_000001c8eeef09b0;  1 drivers
v000001c8eee724f0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee72ef0_0 .net "d", 0 0, L_000001c8eeef1430;  alias, 1 drivers
v000001c8eee72590_0 .net "dlast", 0 0, L_000001c8eeef0470;  1 drivers
v000001c8eee72a90_0 .net "en", 0 0, L_000001c8eeef0320;  alias, 1 drivers
v000001c8eee747f0_0 .net "q", 0 0, v000001c8eee73fd0_0;  1 drivers
v000001c8eee73ad0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7af40 .scope module, "dff" "D_FF" 2 378, 2 394 0, S_000001c8eee7ba30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee730d0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee73a30_0 .net "d", 0 0, L_000001c8eeef0470;  alias, 1 drivers
v000001c8eee73fd0_0 .var "q", 0 0;
v000001c8eee729f0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7b8a0 .scope module, "startcircuit" "T_FF" 2 11, 2 385 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eedc0de0 .functor XOR 1, v000001c8eee807f0_0, v000001c8eee825f0_0, C4<0>, C4<0>;
v000001c8eee80d90_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee7f710_0 .net "d", 0 0, L_000001c8eedc0de0;  1 drivers
v000001c8eee80cf0_0 .net "q", 0 0, v000001c8eee807f0_0;  alias, 1 drivers
v000001c8eee7e950_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
v000001c8eee7ed10_0 .net "t", 0 0, v000001c8eee825f0_0;  alias, 1 drivers
S_000001c8eee7b3f0 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee7b8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee7f8f0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee7ffd0_0 .net "d", 0 0, L_000001c8eedc0de0;  alias, 1 drivers
v000001c8eee807f0_0 .var "q", 0 0;
v000001c8eee7fd50_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
S_000001c8eee7b580 .scope module, "tffin" "T_FF" 2 22, 2 385 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eedb1050 .functor XOR 1, v000001c8eee7f990_0, L_000001c8eed8adf0, C4<0>, C4<0>;
v000001c8eee80e30_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee80c50_0 .net "d", 0 0, L_000001c8eedb1050;  1 drivers
v000001c8eee7ebd0_0 .net "q", 0 0, v000001c8eee7f990_0;  alias, 1 drivers
v000001c8eee81010_0 .net "reset", 0 0, L_000001c8eeede220;  alias, 1 drivers
v000001c8eee7f530_0 .net "t", 0 0, L_000001c8eed8adf0;  alias, 1 drivers
S_000001c8eee7ac20 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee7b580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee80070_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee7f030_0 .net "d", 0 0, L_000001c8eedb1050;  alias, 1 drivers
v000001c8eee7f990_0 .var "q", 0 0;
v000001c8eee80430_0 .net "reset", 0 0, L_000001c8eeede220;  alias, 1 drivers
S_000001c8eee7adb0 .scope module, "tffout" "T_FF" 2 39, 2 385 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eed98220 .functor XOR 1, v000001c8eee7f670_0, L_000001c8eedba340, C4<0>, C4<0>;
v000001c8eee7fc10_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee7f0d0_0 .net "d", 0 0, L_000001c8eed98220;  1 drivers
v000001c8eee80110_0 .net "q", 0 0, v000001c8eee7f670_0;  alias, 1 drivers
v000001c8eee7f170_0 .net "reset", 0 0, L_000001c8eedba500;  alias, 1 drivers
v000001c8eee80ed0_0 .net "t", 0 0, L_000001c8eedba340;  alias, 1 drivers
S_000001c8eee84c40 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee7adb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee80bb0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee7eef0_0 .net "d", 0 0, L_000001c8eed98220;  alias, 1 drivers
v000001c8eee7f670_0 .var "q", 0 0;
v000001c8eee7fe90_0 .net "reset", 0 0, L_000001c8eedba500;  alias, 1 drivers
E_000001c8eeddb9d0 .event posedge, v000001c8eee49250_0, v000001c8eee7fe90_0;
S_000001c8eee84f60 .scope module, "tffwin" "T_FF" 2 36, 2 385 0, S_000001c8eec60d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001c8eed98ed0 .functor XOR 1, v000001c8eee7e9f0_0, L_000001c8eed98df0, C4<0>, C4<0>;
v000001c8eee7f5d0_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee7f210_0 .net "d", 0 0, L_000001c8eed98ed0;  1 drivers
v000001c8eee7ea90_0 .net "q", 0 0, v000001c8eee7e9f0_0;  alias, 1 drivers
v000001c8eee7f7b0_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
v000001c8eee7ff30_0 .net "t", 0 0, L_000001c8eed98df0;  alias, 1 drivers
S_000001c8eee85410 .scope module, "d1" "D_FF" 2 391, 2 394 0, S_000001c8eee84f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001c8eee80f70_0 .net "clk", 0 0, v000001c8eee662e0_0;  alias, 1 drivers
v000001c8eee7ee50_0 .net "d", 0 0, L_000001c8eed98ed0;  alias, 1 drivers
v000001c8eee7e9f0_0 .var "q", 0 0;
v000001c8eee80390_0 .net "reset", 0 0, v000001c8eee82550_0;  alias, 1 drivers
    .scope S_000001c8eec8be50;
T_0 ;
    %wait E_000001c8eeddb6d0;
    %load/vec4 v000001c8eedf37e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eedf3060_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c8eedf34c0_0;
    %assign/vec4 v000001c8eedf3060_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c8eec807f0;
T_1 ;
    %wait E_000001c8eeddb6d0;
    %load/vec4 v000001c8eedf31a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eedf2a20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c8eedf3100_0;
    %assign/vec4 v000001c8eedf2a20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c8eee54b90;
T_2 ;
    %wait E_000001c8eeddb150;
    %load/vec4 v000001c8eee57ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee57100_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c8eee56660_0;
    %assign/vec4 v000001c8eee57100_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c8eee54a00;
T_3 ;
    %wait E_000001c8eeddb190;
    %load/vec4 v000001c8eee571a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee56b60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c8eee567a0_0;
    %assign/vec4 v000001c8eee56b60_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c8eee55810;
T_4 ;
    %wait E_000001c8eeddb1d0;
    %load/vec4 v000001c8eee59860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5a940_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c8eee5abc0_0;
    %assign/vec4 v000001c8eee5a940_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c8eee55b30;
T_5 ;
    %wait E_000001c8eeddb210;
    %load/vec4 v000001c8eee59e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5a300_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c8eee59d60_0;
    %assign/vec4 v000001c8eee5a300_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c8eee55cc0;
T_6 ;
    %wait E_000001c8eeddb990;
    %load/vec4 v000001c8eee5a580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5a9e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c8eee5ae40_0;
    %assign/vec4 v000001c8eee5a9e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c8eee63840;
T_7 ;
    %wait E_000001c8eeddb390;
    %load/vec4 v000001c8eee58e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5a440_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c8eee58960_0;
    %assign/vec4 v000001c8eee5a440_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c8eee62bc0;
T_8 ;
    %wait E_000001c8eeddb3d0;
    %load/vec4 v000001c8eee5a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee59720_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c8eee59680_0;
    %assign/vec4 v000001c8eee59720_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c8eee620d0;
T_9 ;
    %wait E_000001c8eeddb410;
    %load/vec4 v000001c8eee5a6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5a260_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c8eee5a1c0_0;
    %assign/vec4 v000001c8eee5a260_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c8eee63cf0;
T_10 ;
    %wait E_000001c8eeddb450;
    %load/vec4 v000001c8eee58c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee58be0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c8eee58aa0_0;
    %assign/vec4 v000001c8eee58be0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c8eee623f0;
T_11 ;
    %wait E_000001c8eeddb890;
    %load/vec4 v000001c8eee5cec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5d500_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c8eee5c240_0;
    %assign/vec4 v000001c8eee5d500_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c8eee62580;
T_12 ;
    %wait E_000001c8eeddb4d0;
    %load/vec4 v000001c8eee5d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5bac0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c8eee5d5a0_0;
    %assign/vec4 v000001c8eee5bac0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c8eee639d0;
T_13 ;
    %wait E_000001c8eeddb510;
    %load/vec4 v000001c8eee5b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5cc40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001c8eee5d6e0_0;
    %assign/vec4 v000001c8eee5cc40_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c8eee63b60;
T_14 ;
    %wait E_000001c8eeddb550;
    %load/vec4 v000001c8eee5cba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5be80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001c8eee5bde0_0;
    %assign/vec4 v000001c8eee5be80_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001c8eee63070;
T_15 ;
    %wait E_000001c8eeddb5d0;
    %load/vec4 v000001c8eee5c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5c740_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001c8eee5c6a0_0;
    %assign/vec4 v000001c8eee5c740_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c8eee63520;
T_16 ;
    %wait E_000001c8eeddb610;
    %load/vec4 v000001c8eee5cce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5b3e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001c8eee5d780_0;
    %assign/vec4 v000001c8eee5b3e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001c8eee656c0;
T_17 ;
    %wait E_000001c8eeddb8d0;
    %load/vec4 v000001c8eee5b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5b200_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001c8eee5b160_0;
    %assign/vec4 v000001c8eee5b200_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001c8eee64590;
T_18 ;
    %wait E_000001c8eeddb810;
    %load/vec4 v000001c8eee5dd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee5dc80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001c8eee5d8c0_0;
    %assign/vec4 v000001c8eee5dc80_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001c8eee64720;
T_19 ;
    %wait E_000001c8eeddb850;
    %load/vec4 v000001c8eee673c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee662e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001c8eee67dc0_0;
    %assign/vec4 v000001c8eee662e0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001c8eee7b3f0;
T_20 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee7fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee807f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001c8eee7ffd0_0;
    %assign/vec4 v000001c8eee807f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001c8eec77630;
T_21 ;
    %wait E_000001c8eeddb110;
    %load/vec4 v000001c8eee4a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000001c8eee492f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c8eee4ab50_0, 0;
    %jmp T_21.7;
T_21.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c8eee4ab50_0, 0;
    %jmp T_21.7;
T_21.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c8eee4ab50_0, 0;
    %jmp T_21.7;
T_21.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c8eee4ab50_0, 0;
    %jmp T_21.7;
T_21.5 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c8eee4ab50_0, 0;
    %jmp T_21.7;
T_21.7 ;
    %pop/vec4 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c8eee4ab50_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001c8eec6ce20;
T_22 ;
    %wait E_000001c8eeddbb90;
    %load/vec4 v000001c8eee4add0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001c8eee4b550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
    %jmp T_22.19;
T_22.19 ;
    %pop/vec4 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c8eee4a470_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001c8eee7ac20;
T_23 ;
    %wait E_000001c8eeddabd0;
    %load/vec4 v000001c8eee80430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee7f990_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001c8eee7f030_0;
    %assign/vec4 v000001c8eee7f990_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001c8eec6cfb0;
T_24 ;
    %wait E_000001c8eeddb090;
    %load/vec4 v000001c8eee4afb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001c8eee49570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_24.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_24.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_24.17, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
    %jmp T_24.19;
T_24.19 ;
    %pop/vec4 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c8eee4b730_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001c8eee85410;
T_25 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee80390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee7e9f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001c8eee7ee50_0;
    %assign/vec4 v000001c8eee7e9f0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001c8eee84c40;
T_26 ;
    %wait E_000001c8eeddb9d0;
    %load/vec4 v000001c8eee7fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee7f670_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001c8eee7eef0_0;
    %assign/vec4 v000001c8eee7f670_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001c8eee4e080;
T_27 ;
    %wait E_000001c8eeddb590;
    %load/vec4 v000001c8eee52f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee53ac0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001c8eee53840_0;
    %assign/vec4 v000001c8eee53ac0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001c8eee55040;
T_28 ;
    %wait E_000001c8eeddb590;
    %load/vec4 v000001c8eee528a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee53f20_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001c8eee53e80_0;
    %assign/vec4 v000001c8eee53f20_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001c8eee54eb0;
T_29 ;
    %wait E_000001c8eeddb590;
    %load/vec4 v000001c8eee577e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee56e80_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001c8eee562a0_0;
    %assign/vec4 v000001c8eee56e80_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001c8eee546e0;
T_30 ;
    %wait E_000001c8eeddb590;
    %load/vec4 v000001c8eee57ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee565c0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001c8eee56340_0;
    %assign/vec4 v000001c8eee565c0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001c8eee55360;
T_31 ;
    %wait E_000001c8eeddb7d0;
    %load/vec4 v000001c8eee58280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001c8eee58780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000001c8eee57560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_31.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_31.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_31.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_31.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_31.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_31.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_31.19, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.4 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.5 ;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.6 ;
    %pushi/vec4 7, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.7 ;
    %pushi/vec4 15, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.8 ;
    %pushi/vec4 31, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.9 ;
    %pushi/vec4 63, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.10 ;
    %pushi/vec4 127, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.11 ;
    %pushi/vec4 255, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.12 ;
    %pushi/vec4 511, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.13 ;
    %pushi/vec4 1023, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.14 ;
    %pushi/vec4 2047, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.15 ;
    %pushi/vec4 4095, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.16 ;
    %pushi/vec4 8191, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.17 ;
    %pushi/vec4 16383, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.18 ;
    %pushi/vec4 32767, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.19 ;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v000001c8eee57a60_0, 0;
    %jmp T_31.21;
T_31.21 ;
    %pop/vec4 1;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v000001c8eee57a60_0;
    %assign/vec4 v000001c8eee57a60_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001c8eee4e530;
T_32 ;
    %wait E_000001c8eeddae50;
    %load/vec4 v000001c8eee521c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee51900_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001c8eee51860_0;
    %assign/vec4 v000001c8eee51900_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001c8eee4fca0;
T_33 ;
    %wait E_000001c8eeddb310;
    %load/vec4 v000001c8eee51040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee52620_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001c8eee506e0_0;
    %assign/vec4 v000001c8eee52620_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001c8eee4ed00;
T_34 ;
    %wait E_000001c8eeddb350;
    %load/vec4 v000001c8eee50640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee51ae0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001c8eee50140_0;
    %assign/vec4 v000001c8eee51ae0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001c8eee4f660;
T_35 ;
    %wait E_000001c8eeddaf50;
    %load/vec4 v000001c8eee524e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee51b80_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001c8eee519a0_0;
    %assign/vec4 v000001c8eee51b80_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001c8eee4d070;
T_36 ;
    %wait E_000001c8eeddabd0;
    %load/vec4 v000001c8eee49390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee49930_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001c8eee491b0_0;
    %assign/vec4 v000001c8eee49930_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001c8eee4dcf0;
T_37 ;
    %wait E_000001c8eeddabd0;
    %load/vec4 v000001c8eee4a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee49430_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001c8eee4af10_0;
    %assign/vec4 v000001c8eee49430_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001c8eee4d200;
T_38 ;
    %wait E_000001c8eeddabd0;
    %load/vec4 v000001c8eee49a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee499d0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001c8eee49d90_0;
    %assign/vec4 v000001c8eee499d0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001c8eee4d520;
T_39 ;
    %wait E_000001c8eeddabd0;
    %load/vec4 v000001c8eee4b050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee4a970_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001c8eee4ac90_0;
    %assign/vec4 v000001c8eee4a970_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001c8eee64bd0;
T_40 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee66100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee68860_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000001c8eee68680_0;
    %assign/vec4 v000001c8eee68860_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001c8eee64d60;
T_41 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee687c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee661a0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001c8eee680e0_0;
    %assign/vec4 v000001c8eee661a0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001c8eee659e0;
T_42 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee69c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee689a0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001c8eee69da0_0;
    %assign/vec4 v000001c8eee689a0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001c8eee65530;
T_43 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee691c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee69940_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000001c8eee6a2a0_0;
    %assign/vec4 v000001c8eee69940_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001c8eee70c00;
T_44 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee6c500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee6cb40_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001c8eee6d220_0;
    %assign/vec4 v000001c8eee6cb40_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001c8eee710b0;
T_45 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee6bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee6d540_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000001c8eee6b920_0;
    %assign/vec4 v000001c8eee6d540_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000001c8eee71d30;
T_46 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee6dea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee6dc20_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000001c8eee6d900_0;
    %assign/vec4 v000001c8eee6dc20_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001c8eee716f0;
T_47 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee6cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee6c960_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001c8eee6c320_0;
    %assign/vec4 v000001c8eee6c960_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001c8eee71ec0;
T_48 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee75150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee75010_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000001c8eee75b50_0;
    %assign/vec4 v000001c8eee75010_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000001c8eee70d90;
T_49 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee74c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee75330_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v000001c8eee76f50_0;
    %assign/vec4 v000001c8eee75330_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000001c8eee7bee0;
T_50 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee78170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee78d50_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000001c8eee78a30_0;
    %assign/vec4 v000001c8eee78d50_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001c8eee7bbc0;
T_51 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee77950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee79390_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000001c8eee78ad0_0;
    %assign/vec4 v000001c8eee79390_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001c8eee7b0d0;
T_52 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee79cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee79a70_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000001c8eee79e30_0;
    %assign/vec4 v000001c8eee79a70_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001c8eee7a5e0;
T_53 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee787b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee78670_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001c8eee78530_0;
    %assign/vec4 v000001c8eee78670_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001c8eee7af40;
T_54 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee729f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee73fd0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001c8eee73a30_0;
    %assign/vec4 v000001c8eee73fd0_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001c8eee7aa90;
T_55 ;
    %wait E_000001c8eeddb910;
    %load/vec4 v000001c8eee73f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8eee74570_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000001c8eee732b0_0;
    %assign/vec4 v000001c8eee74570_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001c8eec8bcc0;
T_56 ;
    %vpi_call 3 11 "$dumpfile", "seq2bTD.vcd" {0 0 0};
    %vpi_call 3 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c8eec8bcc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8eee825f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8eee82910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8eee82550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8eee81e70_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_000001c8eec8bcc0;
T_57 ;
    %delay 1, 0;
    %load/vec4 v000001c8eee81e70_0;
    %inv;
    %store/vec4 v000001c8eee81e70_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_000001c8eec8bcc0;
T_58 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8eee82910_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8eee82550_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8eee82550_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8eee825f0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 3 26 "$finish" {0 0 0};
    %end;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "seq2b8lv.v";
    "stiseq2b.v";
