
#Begin clock constraint
define_clock -name {ddr3_test_top|fpga_int_clk_inferred_clock} {n:ddr3_test_top|fpga_int_clk_inferred_clock} -period 412.903 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 206.452 -route 0.000 
#End clock constraint

#Begin clock constraint
define_clock -name {reveal_coretop|jtck_inferred_clock[0]} {n:reveal_coretop|jtck_inferred_clock[0]} -period 4.810 -clockgroup Autoconstr_clkgroup_1 -rise 0.000 -fall 2.405 -route 0.000 
#End clock constraint

#Begin clock constraint
define_clock -name {ddr3_sdram_mem_top_inst1_uniq_1|sclk} {n:ddr3_sdram_mem_top_inst1_uniq_1|sclk} -period 4.647 -clockgroup Autoconstr_clkgroup_2 -rise 0.000 -fall 2.323 -route 0.000 
#End clock constraint
