
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.025452                       # Number of seconds simulated
sim_ticks                                 25452210000                       # Number of ticks simulated
final_tick                                25452210000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73609                       # Simulator instruction rate (inst/s)
host_op_rate                                   120991                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              151218584                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                   168.31                       # Real time elapsed on the host
sim_insts                                    12389360                       # Number of instructions simulated
sim_ops                                      20364513                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1153152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69120                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19098                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2715678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          45306557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              48022235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2715678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2715678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2715678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         45306557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             48022235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38625                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19098                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19098                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1222272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1222272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   25452098000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19098                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    717.236193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   527.819273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.378668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          209     12.28%     12.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          122      7.17%     19.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          104      6.11%     25.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           62      3.64%     29.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           61      3.58%     32.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           71      4.17%     36.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      1.76%     38.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          266     15.63%     54.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          777     45.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1702                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        69120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1153152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2715677.734860744793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 45306556.876593425870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36832500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    571976250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34104.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31744.71                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    250721250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               608808750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95490000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13128.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31878.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        48.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     48.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17386                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1332710.13                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6240360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3290265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66637620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         137064720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            134411130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6673920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       587870070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        55041120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       5697541860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6694787745                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            263.033652                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          25139980500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      7037000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  23707503750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    143334750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     247148250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1289206250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5983320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3168825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69722100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         145669680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            140254200                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7645440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       632511900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        52352160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       5669283060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             6726590685                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            264.283168                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          25124516750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9032000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      61620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  23601304250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    136331750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     256832000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1387090000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2356449                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2356449                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8365                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2339046                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1845                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                418                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2339046                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2294622                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            44424                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4664                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      192994                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212874                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2405                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41090                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      172046                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           152                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25452211                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             200090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12674701                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2356449                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2296467                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25196056                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16860                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           382                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    171989                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2417                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           25405163                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.822606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.380706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22592066     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8067      0.03%     88.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    18505      0.07%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70672      0.28%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   205244      0.81%     90.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    69730      0.27%     90.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    24903      0.10%     90.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5512      0.02%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2410464      9.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25405163                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.092583                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.497980                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   902168                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21866551                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    714968                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1913046                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8430                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20810492                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8430                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1350895                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6796600                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2155                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2161712                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15085371                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20768768                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1987                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  56754                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    805                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14575801                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30054231                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51386834                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28132031                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4391744                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29546860                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   507371                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 97                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             69                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9644060                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               204953                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217995                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               899                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              342                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20698310                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 138                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20596297                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2882                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          333934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       467504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             94                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      25405163                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.810713                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.816440                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20094356     79.10%     79.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              898617      3.54%     82.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1005423      3.96%     86.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              213010      0.84%     87.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              647980      2.55%     89.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1094320      4.31%     94.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1237535      4.87%     99.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              152302      0.60%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61620      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25405163                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37385     14.51%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  78081     30.31%     44.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78100     30.31%     75.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62488     24.25%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1012      0.39%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   491      0.19%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                35      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               43      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4150      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16674467     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1249      0.01%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1226      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 361      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500482      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126079      0.61%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126250      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750680      3.64%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                391      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                70020      0.34%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213435     10.75%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          127045      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            456      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20596297                       # Type of FU issued
system.cpu.iq.rate                           0.809214                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      257636                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012509                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           62625689                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19017617                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18557395                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232586                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2014807                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006126                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18624176                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225607                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2438                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        43585                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9417                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           335                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8430                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  338688                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6391721                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20698448                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               311                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                204953                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217995                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 83                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    833                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6390673                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             46                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2274                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8565                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10839                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20577243                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                192921                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19054                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2405791                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2307113                       # Number of branches executed
system.cpu.iew.exec_stores                    2212870                       # Number of stores executed
system.cpu.iew.exec_rate                     0.808466                       # Inst execution rate
system.cpu.iew.wb_sent                       20569288                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20563521                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11855306                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17904434                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.807927                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.662144                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          335117                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8397                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25355377                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.803163                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.872733                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20080154     79.19%     79.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       830524      3.28%     82.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1006070      3.97%     86.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1007458      3.97%     90.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        38014      0.15%     90.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1586453      6.26%     96.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18616      0.07%     96.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1246      0.00%     96.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       786842      3.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25355377                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389360                       # Number of instructions committed
system.cpu.commit.committedOps               20364513                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369946                       # Number of memory references committed
system.cpu.commit.loads                        161368                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292510                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18485923                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  664                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1496      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488596     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35558      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208194     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364513                       # Class of committed instruction
system.cpu.commit.bw_lim_events                786842                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45268165                       # The number of ROB reads
system.cpu.rob.rob_writes                    41449604                       # The number of ROB writes
system.cpu.timesIdled                             650                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           47048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389360                       # Number of Instructions Simulated
system.cpu.committedOps                      20364513                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.054360                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.054360                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.486769                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.486769                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27791125                       # number of integer regfile reads
system.cpu.int_regfile_writes                14041737                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384434                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005272                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11554455                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13742512                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7041329                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           961.650842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2338571                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781713                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.991598                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   961.650842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.939112                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.939112                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          962                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          914                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19957041                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19957041                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       111975                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          111975                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1444883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1444883                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1556858                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1556858                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1556858                       # number of overall hits
system.cpu.dcache.overall_hits::total         1556858                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76363                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76363                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       763695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       763695                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       840058                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         840058                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       840058                       # number of overall misses
system.cpu.dcache.overall_misses::total        840058                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2583880000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2583880000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21529579998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21529579998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  24113459998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24113459998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24113459998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24113459998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2396916                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2396916                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2396916                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2396916                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.405457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.405457                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.345786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.345786                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.350475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.350475                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.350475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.350475                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33836.805783                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33836.805783                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28191.332925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28191.332925                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28704.518019                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28704.518019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28704.518019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28704.518019                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7554                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           93                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               192                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.343750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    15.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       778769                       # number of writebacks
system.cpu.dcache.writebacks::total            778769                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58339                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58339                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        58345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58345                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58345                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18024                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18024                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       763689                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       763689                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       781713                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       781713                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781713                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781713                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    596870000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    596870000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20001752998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20001752998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20598622998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20598622998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20598622998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20598622998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.095700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.326133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.326133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.326133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.326133                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33115.290723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33115.290723                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26190.966477                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26190.966477                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26350.621005                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26350.621005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26350.621005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26350.621005                       # average overall mshr miss latency
system.cpu.dcache.replacements                 414881                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           759.693121                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171624                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1095                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            156.734247                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   759.693121                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.741888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.741888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          849                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          630                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.829102                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            345073                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           345073                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       170529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          170529                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       170529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           170529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       170529                       # number of overall hits
system.cpu.icache.overall_hits::total          170529                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1460                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1460                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1460                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1460                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1460                       # number of overall misses
system.cpu.icache.overall_misses::total          1460                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    152246998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    152246998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    152246998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    152246998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    152246998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    152246998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       171989                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171989                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171989                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171989                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008489                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008489                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008489                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008489                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008489                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008489                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 104278.765753                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104278.765753                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 104278.765753                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104278.765753                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 104278.765753                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104278.765753                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          628                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.090909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          365                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          365                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          365                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          365                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          365                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          365                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1095                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1095                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1095                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1095                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1095                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1095                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    117556999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117556999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    117556999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117556999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    117556999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117556999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006367                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006367                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006367                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006367                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107357.989954                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107357.989954                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107357.989954                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107357.989954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107357.989954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107357.989954                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17827.517571                       # Cycle average of tags in use
system.l2.tags.total_refs                     1563795                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19098                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.882658                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       858.609729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16968.907842                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.517850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.544053                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19098                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18859                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582825                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12529474                       # Number of tag accesses
system.l2.tags.data_accesses                 12529474                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       778769                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778769                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          245                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              245                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            747613                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                747613                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16081                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16081                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               763694                       # number of demand (read+write) hits
system.l2.demand_hits::total                   763708                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data              763694                       # number of overall hits
system.l2.overall_hits::total                  763708                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16076                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16076                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1081                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1943                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1081                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18019                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1081                       # number of overall misses
system.l2.overall_misses::.cpu.data             18019                       # number of overall misses
system.l2.overall_misses::total                 19100                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1651835000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1651835000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    113945000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    113945000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    204961000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    204961000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    113945000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1856796000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1970741000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    113945000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1856796000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1970741000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       778769                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778769                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          245                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          245                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        763689                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            763689                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1095                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781713                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               782808                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1095                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781713                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              782808                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.021050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021050                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.987215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987215                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.107801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107801                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.987215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023051                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024399                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.987215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023051                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024399                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102751.617318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102751.617318                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105407.030527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105407.030527                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105486.875965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105486.875965                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105407.030527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103046.561962                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103180.157068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105407.030527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103046.561962                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103180.157068                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        16076                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16076                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1080                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1080                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1942                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1942                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19098                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19098                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1330315000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1330315000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     92252000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92252000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    165512000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    165512000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     92252000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1495827000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1588079000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     92252000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1495827000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1588079000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.107745                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107745                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024397                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82751.617318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82751.617318                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85418.518519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85418.518519                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85227.600412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85227.600412                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85418.518519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83018.481518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83154.204629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85418.518519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83018.481518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83154.204629                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3022                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16076                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16076                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3022                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1222272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1222272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19098                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19098    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19098                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19098000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          100661750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1563805                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       781001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25452210000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19119                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       778769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1982                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           763689                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          763689                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1095                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18024                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2344177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2346613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        85824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99870848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99956672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           782808                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000015                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003915                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 782796    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             782808                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3121835000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3287997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2345139000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
