[N
47
42
8 iInstExt
26
11 nbit_addsub
32
3 i_C
31
3 i_D
5
10 ADDR_WIDTH
17
8 mux2t1_n
15
11 decoder5_32
8
1 N
45
5 mixed
18
13 leftshifter16
6
6 addsub
27
10 nbit_andg2
13
10 fetchlogic
3
3 rtl
36
17 barreldecoder5_32
14
7 mux32_1
12
7 regfile
34
8 dataflow
24
12 complementor
37
13 barrelshifter
20
11 zerochecker
9
8 i_AddSub
41
9 structure
40
14 mips_processor
23
10 nbit_xorg2
25
15 nbit_full_adder
1
81 /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/containers/sim_container_0/work
19
10 behavioral
47
12 OUTPUT_TRACE
44
2 tb
11
8 i_ALUSrc
10
5 i_Cin
4
10 DATA_WIDTH
39
13 extender16_32
21
15 negativechecker
7
10 structural
2
3 mem
33
9 mux4to1df
46
9 gCLK_HPER
38
3 alu
43
9 iInstAddr
29
4 i_D0
28
4 i_D1
35
4 i_D2
30
11 nbit_8t1mux
16
9 reg32file
22
9 nbit_org2
]
[G
1
39
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
44
45
1
47
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
38
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
18
19
1
8
1
0
32
0
0 0
0
0
]
[G
1
44
45
1
46
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
30
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
16
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
22
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
44
45
1
8
1
0
32
0
0 0
0
0
]
[G
1
26
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
40
41
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
17
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
17
7
2
8
1
0
32
0
0 0
0
0
]
[G
1
15
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
27
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
13
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
36
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
14
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
24
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
37
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
20
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
23
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
25
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
21
19
1
8
1
0
32
0
0 0
0
0
]
[P
1
33
34
35
29
1
0
0
]
[P
1
30
7
31
32
1
0
0
]
[P
1
6
7
9
10
1
0
0
]
[P
1
40
41
42
43
1
0
0
]
[P
1
6
7
11
10
1
0
0
]
[P
1
17
7
28
29
2
0
0
]
