$date
	Thu Oct  6 10:35:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 1 ! f $end
$var reg 4 " s [3:0] $end
$var reg 16 # w [0:15] $end
$scope module Q $end
$var wire 4 $ s [3:0] $end
$var wire 16 % w [0:15] $end
$var wire 4 & m [0:3] $end
$var wire 1 ! f $end
$scope module mux1 $end
$var wire 2 ' s [1:0] $end
$var wire 4 ( w [0:3] $end
$var wire 1 ) f $end
$upscope $end
$scope module mux2 $end
$var wire 2 * s [1:0] $end
$var wire 4 + w [0:3] $end
$var wire 1 , f $end
$upscope $end
$scope module mux3 $end
$var wire 2 - s [1:0] $end
$var wire 4 . w [0:3] $end
$var wire 1 / f $end
$upscope $end
$scope module mux4 $end
$var wire 2 0 s [1:0] $end
$var wire 4 1 w [0:3] $end
$var wire 1 2 f $end
$upscope $end
$scope module mux5 $end
$var wire 2 3 s [1:0] $end
$var wire 4 4 w [0:3] $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 4
b0 3
12
b1001 1
b0 0
0/
b110 .
b0 -
1,
b1110 +
b0 *
0)
b100 (
b0 '
b101 &
b100111001101001 %
b0 $
b100111001101001 #
b0 "
0!
$end
#20
1!
1/
b110 &
b110 4
02
b10 '
b10 *
b10 -
b10 0
b10 3
b1010 "
b1010 $
#40
b1 3
b110 "
b110 $
#60
0!
0/
b101 &
b101 4
12
b0 '
b0 *
b0 -
b0 0
b10 3
b1000 "
b1000 $
#80
