--lpm_mux CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone IV E" LPM_SIZE=59 LPM_WIDTH=1 LPM_WIDTHS=6 data result sel
--VERSION_BEGIN 20.1 cbx_lpm_mux 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ  VERSION_END


-- Copyright (C) 2020  Intel Corporation. All rights reserved.
--  Your use of Intel Corporation's design tools, logic functions 
--  and other software and tools, and any partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Intel Program License 
--  Subscription Agreement, the Intel Quartus Prime License Agreement,
--  the Intel FPGA IP License Agreement, or other applicable license
--  agreement, including, without limitation, that your use is for
--  the sole purpose of programming logic devices manufactured by
--  Intel and sold by Intel or its authorized distributors.  Please
--  refer to the applicable agreement for further details, at
--  https://fpgasoftware.intel.com/eula.



--synthesis_resources = lut 42 
SUBDESIGN mux_tob
( 
	data[58..0]	:	input;
	result[0..0]	:	output;
	sel[5..0]	:	input;
) 
VARIABLE 
	result_node[0..0]	: WIRE;
	sel_ffs_wire[11..0]	: WIRE;
	sel_node[5..0]	: WIRE;
	w_data1488w[63..0]	: WIRE;
	w_data1689w[3..0]	: WIRE;
	w_data1690w[3..0]	: WIRE;
	w_data1691w[3..0]	: WIRE;
	w_data1692w[3..0]	: WIRE;
	w_data1792w[3..0]	: WIRE;
	w_data1793w[3..0]	: WIRE;
	w_data1794w[3..0]	: WIRE;
	w_data1795w[3..0]	: WIRE;
	w_data1890w[3..0]	: WIRE;
	w_data1891w[3..0]	: WIRE;
	w_data1892w[3..0]	: WIRE;
	w_data1893w[3..0]	: WIRE;
	w_data1988w[3..0]	: WIRE;
	w_data1989w[3..0]	: WIRE;
	w_data1990w[3..0]	: WIRE;
	w_data1991w[3..0]	: WIRE;
	w_sel1678w[3..0]	: WIRE;
	w_sel1693w[1..0]	: WIRE;
	w_sel1796w[1..0]	: WIRE;
	w_sel1894w[1..0]	: WIRE;
	w_sel1992w[1..0]	: WIRE;

BEGIN 
	result[] = result_node[];
	result_node[] = ( (((((((((w_data1793w[1..1] & w_sel1796w[0..0]) & (! (((w_data1793w[0..0] & (! w_sel1796w[1..1])) & (! w_sel1796w[0..0])) # (w_sel1796w[1..1] & (w_sel1796w[0..0] # w_data1793w[2..2]))))) # ((((w_data1793w[0..0] & (! w_sel1796w[1..1])) & (! w_sel1796w[0..0])) # (w_sel1796w[1..1] & (w_sel1796w[0..0] # w_data1793w[2..2]))) & (w_data1793w[3..3] # (! w_sel1796w[0..0])))) & w_sel1678w[2..2]) & (! ((((((w_data1792w[1..1] & w_sel1796w[0..0]) & (! (((w_data1792w[0..0] & (! w_sel1796w[1..1])) & (! w_sel1796w[0..0])) # (w_sel1796w[1..1] & (w_sel1796w[0..0] # w_data1792w[2..2]))))) # ((((w_data1792w[0..0] & (! w_sel1796w[1..1])) & (! w_sel1796w[0..0])) # (w_sel1796w[1..1] & (w_sel1796w[0..0] # w_data1792w[2..2]))) & (w_data1792w[3..3] # (! w_sel1796w[0..0])))) & (! w_sel1678w[3..3])) & (! w_sel1678w[2..2])) # (w_sel1678w[3..3] & (w_sel1678w[2..2] # (((w_data1794w[1..1] & w_sel1796w[0..0]) & (! (((w_data1794w[0..0] & (! w_sel1796w[1..1])) & (! w_sel1796w[0..0])) # (w_sel1796w[1..1] & (w_sel1796w[0..0] # w_data1794w[2..2]))))) # ((((w_data1794w[0..0] & (! w_sel1796w[1..1])) & (! w_sel1796w[0..0])) # (w_sel1796w[1..1] & (w_sel1796w[0..0] # w_data1794w[2..2]))) & (w_data1794w[3..3] # (! w_sel1796w[0..0]))))))))) # (((((((w_data1792w[1..1] & w_sel1796w[0..0]) & (! (((w_data1792w[0..0] & (! w_sel1796w[1..1])) & (! w_sel1796w[0..0])) # (w_sel1796w[1..1] & (w_sel1796w[0..0] # w_data1792w[2..2]))))) # ((((w_data1792w[0..0] & (! w_sel1796w[1..1])) & (! w_sel1796w[0..0])) # (w_sel1796w[1..1] & (w_sel1796w[0..0] # w_data1792w[2..2]))) & (w_data1792w[3..3] # (! w_sel1796w[0..0])))) & (! w_sel1678w[3..3])) & (! w_sel1678w[2..2])) # (w_sel1678w[3..3] & (w_sel1678w[2..2] # (((w_data1794w[1..1] & w_sel1796w[0..0]) & (! (((w_data1794w[0..0] & (! w_sel1796w[1..1])) & (! w_sel1796w[0..0])) # (w_sel1796w[1..1] & (w_sel1796w[0..0] # w_data1794w[2..2]))))) # ((((w_data1794w[0..0] & (! w_sel1796w[1..1])) & (! w_sel1796w[0..0])) # (w_sel1796w[1..1] & (w_sel1796w[0..0] # w_data1794w[2..2]))) & (w_data1794w[3..3] # (! w_sel1796w[0..0]))))))) & ((((w_data1795w[1..1] & w_sel1796w[0..0]) & (! (((w_data1795w[0..0] & (! w_sel1796w[1..1])) & (! w_sel1796w[0..0])) # (w_sel1796w[1..1] & (w_sel1796w[0..0] # w_data1795w[2..2]))))) # ((((w_data1795w[0..0] & (! w_sel1796w[1..1])) & (! w_sel1796w[0..0])) # (w_sel1796w[1..1] & (w_sel1796w[0..0] # w_data1795w[2..2]))) & (w_data1795w[3..3] # (! w_sel1796w[0..0])))) # (! w_sel1678w[2..2])))) & sel_node[4..4]) & (! (((((((((w_data1690w[1..1] & w_sel1693w[0..0]) & (! (((w_data1690w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1690w[2..2]))))) # ((((w_data1690w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1690w[2..2]))) & (w_data1690w[3..3] # (! w_sel1693w[0..0])))) & w_sel1678w[2..2]) & (! ((((((w_data1689w[1..1] & w_sel1693w[0..0]) & (! (((w_data1689w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1689w[2..2]))))) # ((((w_data1689w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1689w[2..2]))) & (w_data1689w[3..3] # (! w_sel1693w[0..0])))) & (! w_sel1678w[3..3])) & (! w_sel1678w[2..2])) # (w_sel1678w[3..3] & (w_sel1678w[2..2] # (((w_data1691w[1..1] & w_sel1693w[0..0]) & (! (((w_data1691w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1691w[2..2]))))) # ((((w_data1691w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1691w[2..2]))) & (w_data1691w[3..3] # (! w_sel1693w[0..0]))))))))) # (((((((w_data1689w[1..1] & w_sel1693w[0..0]) & (! (((w_data1689w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1689w[2..2]))))) # ((((w_data1689w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1689w[2..2]))) & (w_data1689w[3..3] # (! w_sel1693w[0..0])))) & (! w_sel1678w[3..3])) & (! w_sel1678w[2..2])) # (w_sel1678w[3..3] & (w_sel1678w[2..2] # (((w_data1691w[1..1] & w_sel1693w[0..0]) & (! (((w_data1691w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1691w[2..2]))))) # ((((w_data1691w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1691w[2..2]))) & (w_data1691w[3..3] # (! w_sel1693w[0..0]))))))) & ((((w_data1692w[1..1] & w_sel1693w[0..0]) & (! (((w_data1692w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1692w[2..2]))))) # ((((w_data1692w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1692w[2..2]))) & (w_data1692w[3..3] # (! w_sel1693w[0..0])))) # (! w_sel1678w[2..2])))) & (! sel_node[5..5])) & (! sel_node[4..4])) # (sel_node[5..5] & (sel_node[4..4] # ((((((w_data1891w[1..1] & w_sel1894w[0..0]) & (! (((w_data1891w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1891w[2..2]))))) # ((((w_data1891w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1891w[2..2]))) & (w_data1891w[3..3] # (! w_sel1894w[0..0])))) & w_sel1678w[2..2]) & (! ((((((w_data1890w[1..1] & w_sel1894w[0..0]) & (! (((w_data1890w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1890w[2..2]))))) # ((((w_data1890w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1890w[2..2]))) & (w_data1890w[3..3] # (! w_sel1894w[0..0])))) & (! w_sel1678w[3..3])) & (! w_sel1678w[2..2])) # (w_sel1678w[3..3] & (w_sel1678w[2..2] # (((w_data1892w[1..1] & w_sel1894w[0..0]) & (! (((w_data1892w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1892w[2..2]))))) # ((((w_data1892w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1892w[2..2]))) & (w_data1892w[3..3] # (! w_sel1894w[0..0]))))))))) # (((((((w_data1890w[1..1] & w_sel1894w[0..0]) & (! (((w_data1890w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1890w[2..2]))))) # ((((w_data1890w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1890w[2..2]))) & (w_data1890w[3..3] # (! w_sel1894w[0..0])))) & (! w_sel1678w[3..3])) & (! w_sel1678w[2..2])) # (w_sel1678w[3..3] & (w_sel1678w[2..2] # (((w_data1892w[1..1] & w_sel1894w[0..0]) & (! (((w_data1892w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1892w[2..2]))))) # ((((w_data1892w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1892w[2..2]))) & (w_data1892w[3..3] # (! w_sel1894w[0..0]))))))) & ((((w_data1893w[1..1] & w_sel1894w[0..0]) & (! (((w_data1893w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1893w[2..2]))))) # ((((w_data1893w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1893w[2..2]))) & (w_data1893w[3..3] # (! w_sel1894w[0..0])))) # (! w_sel1678w[2..2]))))))))) # ((((((((((w_data1690w[1..1] & w_sel1693w[0..0]) & (! (((w_data1690w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1690w[2..2]))))) # ((((w_data1690w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1690w[2..2]))) & (w_data1690w[3..3] # (! w_sel1693w[0..0])))) & w_sel1678w[2..2]) & (! ((((((w_data1689w[1..1] & w_sel1693w[0..0]) & (! (((w_data1689w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1689w[2..2]))))) # ((((w_data1689w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1689w[2..2]))) & (w_data1689w[3..3] # (! w_sel1693w[0..0])))) & (! w_sel1678w[3..3])) & (! w_sel1678w[2..2])) # (w_sel1678w[3..3] & (w_sel1678w[2..2] # (((w_data1691w[1..1] & w_sel1693w[0..0]) & (! (((w_data1691w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1691w[2..2]))))) # ((((w_data1691w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1691w[2..2]))) & (w_data1691w[3..3] # (! w_sel1693w[0..0]))))))))) # (((((((w_data1689w[1..1] & w_sel1693w[0..0]) & (! (((w_data1689w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1689w[2..2]))))) # ((((w_data1689w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1689w[2..2]))) & (w_data1689w[3..3] # (! w_sel1693w[0..0])))) & (! w_sel1678w[3..3])) & (! w_sel1678w[2..2])) # (w_sel1678w[3..3] & (w_sel1678w[2..2] # (((w_data1691w[1..1] & w_sel1693w[0..0]) & (! (((w_data1691w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1691w[2..2]))))) # ((((w_data1691w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1691w[2..2]))) & (w_data1691w[3..3] # (! w_sel1693w[0..0]))))))) & ((((w_data1692w[1..1] & w_sel1693w[0..0]) & (! (((w_data1692w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1692w[2..2]))))) # ((((w_data1692w[0..0] & (! w_sel1693w[1..1])) & (! w_sel1693w[0..0])) # (w_sel1693w[1..1] & (w_sel1693w[0..0] # w_data1692w[2..2]))) & (w_data1692w[3..3] # (! w_sel1693w[0..0])))) # (! w_sel1678w[2..2])))) & (! sel_node[5..5])) & (! sel_node[4..4])) # (sel_node[5..5] & (sel_node[4..4] # ((((((w_data1891w[1..1] & w_sel1894w[0..0]) & (! (((w_data1891w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1891w[2..2]))))) # ((((w_data1891w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1891w[2..2]))) & (w_data1891w[3..3] # (! w_sel1894w[0..0])))) & w_sel1678w[2..2]) & (! ((((((w_data1890w[1..1] & w_sel1894w[0..0]) & (! (((w_data1890w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1890w[2..2]))))) # ((((w_data1890w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1890w[2..2]))) & (w_data1890w[3..3] # (! w_sel1894w[0..0])))) & (! w_sel1678w[3..3])) & (! w_sel1678w[2..2])) # (w_sel1678w[3..3] & (w_sel1678w[2..2] # (((w_data1892w[1..1] & w_sel1894w[0..0]) & (! (((w_data1892w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1892w[2..2]))))) # ((((w_data1892w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1892w[2..2]))) & (w_data1892w[3..3] # (! w_sel1894w[0..0]))))))))) # (((((((w_data1890w[1..1] & w_sel1894w[0..0]) & (! (((w_data1890w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1890w[2..2]))))) # ((((w_data1890w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1890w[2..2]))) & (w_data1890w[3..3] # (! w_sel1894w[0..0])))) & (! w_sel1678w[3..3])) & (! w_sel1678w[2..2])) # (w_sel1678w[3..3] & (w_sel1678w[2..2] # (((w_data1892w[1..1] & w_sel1894w[0..0]) & (! (((w_data1892w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1892w[2..2]))))) # ((((w_data1892w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1892w[2..2]))) & (w_data1892w[3..3] # (! w_sel1894w[0..0]))))))) & ((((w_data1893w[1..1] & w_sel1894w[0..0]) & (! (((w_data1893w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1893w[2..2]))))) # ((((w_data1893w[0..0] & (! w_sel1894w[1..1])) & (! w_sel1894w[0..0])) # (w_sel1894w[1..1] & (w_sel1894w[0..0] # w_data1893w[2..2]))) & (w_data1893w[3..3] # (! w_sel1894w[0..0])))) # (! w_sel1678w[2..2]))))))) & (((((((w_data1989w[1..1] & w_sel1992w[0..0]) & (! (((w_data1989w[0..0] & (! w_sel1992w[1..1])) & (! w_sel1992w[0..0])) # (w_sel1992w[1..1] & (w_sel1992w[0..0] # w_data1989w[2..2]))))) # ((((w_data1989w[0..0] & (! w_sel1992w[1..1])) & (! w_sel1992w[0..0])) # (w_sel1992w[1..1] & (w_sel1992w[0..0] # w_data1989w[2..2]))) & (w_data1989w[3..3] # (! w_sel1992w[0..0])))) & w_sel1678w[2..2]) & (! ((((((w_data1988w[1..1] & w_sel1992w[0..0]) & (! (((w_data1988w[0..0] & (! w_sel1992w[1..1])) & (! w_sel1992w[0..0])) # (w_sel1992w[1..1] & (w_sel1992w[0..0] # w_data1988w[2..2]))))) # ((((w_data1988w[0..0] & (! w_sel1992w[1..1])) & (! w_sel1992w[0..0])) # (w_sel1992w[1..1] & (w_sel1992w[0..0] # w_data1988w[2..2]))) & (w_data1988w[3..3] # (! w_sel1992w[0..0])))) & (! w_sel1678w[3..3])) & (! w_sel1678w[2..2])) # (w_sel1678w[3..3] & (w_sel1678w[2..2] # (((w_data1990w[1..1] & w_sel1992w[0..0]) & (! (((w_data1990w[0..0] & (! w_sel1992w[1..1])) & (! w_sel1992w[0..0])) # (w_sel1992w[1..1] & (w_sel1992w[0..0] # w_data1990w[2..2]))))) # ((((w_data1990w[0..0] & (! w_sel1992w[1..1])) & (! w_sel1992w[0..0])) # (w_sel1992w[1..1] & (w_sel1992w[0..0] # w_data1990w[2..2]))) & (w_data1990w[3..3] # (! w_sel1992w[0..0]))))))))) # (((((((w_data1988w[1..1] & w_sel1992w[0..0]) & (! (((w_data1988w[0..0] & (! w_sel1992w[1..1])) & (! w_sel1992w[0..0])) # (w_sel1992w[1..1] & (w_sel1992w[0..0] # w_data1988w[2..2]))))) # ((((w_data1988w[0..0] & (! w_sel1992w[1..1])) & (! w_sel1992w[0..0])) # (w_sel1992w[1..1] & (w_sel1992w[0..0] # w_data1988w[2..2]))) & (w_data1988w[3..3] # (! w_sel1992w[0..0])))) & (! w_sel1678w[3..3])) & (! w_sel1678w[2..2])) # (w_sel1678w[3..3] & (w_sel1678w[2..2] # (((w_data1990w[1..1] & w_sel1992w[0..0]) & (! (((w_data1990w[0..0] & (! w_sel1992w[1..1])) & (! w_sel1992w[0..0])) # (w_sel1992w[1..1] & (w_sel1992w[0..0] # w_data1990w[2..2]))))) # ((((w_data1990w[0..0] & (! w_sel1992w[1..1])) & (! w_sel1992w[0..0])) # (w_sel1992w[1..1] & (w_sel1992w[0..0] # w_data1990w[2..2]))) & (w_data1990w[3..3] # (! w_sel1992w[0..0]))))))) & ((((w_data1991w[1..1] & w_sel1992w[0..0]) & (! (((w_data1991w[0..0] & (! w_sel1992w[1..1])) & (! w_sel1992w[0..0])) # (w_sel1992w[1..1] & (w_sel1992w[0..0] # w_data1991w[2..2]))))) # ((((w_data1991w[0..0] & (! w_sel1992w[1..1])) & (! w_sel1992w[0..0])) # (w_sel1992w[1..1] & (w_sel1992w[0..0] # w_data1991w[2..2]))) & (w_data1991w[3..3] # (! w_sel1992w[0..0])))) # (! w_sel1678w[2..2])))) # (! sel_node[4..4])))));
	sel_ffs_wire[] = ( sel_ffs_wire[5..0], sel[5..0]);
	sel_node[] = ( sel_ffs_wire[11..10], sel_ffs_wire[3..2], sel[1..0]);
	w_data1488w[] = ( B"00000", data[58..0]);
	w_data1689w[3..0] = w_data1488w[3..0];
	w_data1690w[3..0] = w_data1488w[7..4];
	w_data1691w[3..0] = w_data1488w[11..8];
	w_data1692w[3..0] = w_data1488w[15..12];
	w_data1792w[3..0] = w_data1488w[19..16];
	w_data1793w[3..0] = w_data1488w[23..20];
	w_data1794w[3..0] = w_data1488w[27..24];
	w_data1795w[3..0] = w_data1488w[31..28];
	w_data1890w[3..0] = w_data1488w[35..32];
	w_data1891w[3..0] = w_data1488w[39..36];
	w_data1892w[3..0] = w_data1488w[43..40];
	w_data1893w[3..0] = w_data1488w[47..44];
	w_data1988w[3..0] = w_data1488w[51..48];
	w_data1989w[3..0] = w_data1488w[55..52];
	w_data1990w[3..0] = w_data1488w[59..56];
	w_data1991w[3..0] = w_data1488w[63..60];
	w_sel1678w[3..0] = sel_node[3..0];
	w_sel1693w[1..0] = sel_node[1..0];
	w_sel1796w[1..0] = sel_node[1..0];
	w_sel1894w[1..0] = sel_node[1..0];
	w_sel1992w[1..0] = sel_node[1..0];
END;
--VALID FILE
