<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu_ib.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu_ib.c<span style="font-size: 80%;"> (source / <a href="amdgpu_ib.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">152</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">7</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.</a>
<a name="5"><span class="lineNum">       5 </span>            :  *</a>
<a name="6"><span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="7"><span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="8"><span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="9"><span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="10"><span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="11"><span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="12"><span class="lineNum">      12 </span>            :  *</a>
<a name="13"><span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="14"><span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="15"><span class="lineNum">      15 </span>            :  *</a>
<a name="16"><span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="17"><span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="18"><span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="19"><span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="21"><span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="22"><span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  * Authors: Dave Airlie</a>
<a name="25"><span class="lineNum">      25 </span>            :  *          Alex Deucher</a>
<a name="26"><span class="lineNum">      26 </span>            :  *          Jerome Glisse</a>
<a name="27"><span class="lineNum">      27 </span>            :  *          Christian KÃ¶nig</a>
<a name="28"><span class="lineNum">      28 </span>            :  */</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;linux/seq_file.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;linux/slab.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;drm/amdgpu_drm.h&gt;</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;atom.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;amdgpu_trace.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : #define AMDGPU_IB_TEST_TIMEOUT  msecs_to_jiffies(1000)</a>
<a name="39"><span class="lineNum">      39 </span>            : #define AMDGPU_IB_TEST_GFX_XGMI_TIMEOUT msecs_to_jiffies(2000)</a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            : /*</a>
<a name="42"><span class="lineNum">      42 </span>            :  * IB</a>
<a name="43"><span class="lineNum">      43 </span>            :  * IBs (Indirect Buffers) and areas of GPU accessible memory where</a>
<a name="44"><span class="lineNum">      44 </span>            :  * commands are stored.  You can put a pointer to the IB in the</a>
<a name="45"><span class="lineNum">      45 </span>            :  * command ring and the hw will fetch the commands from the IB</a>
<a name="46"><span class="lineNum">      46 </span>            :  * and execute them.  Generally userspace acceleration drivers</a>
<a name="47"><span class="lineNum">      47 </span>            :  * produce command buffers which are send to the kernel and</a>
<a name="48"><span class="lineNum">      48 </span>            :  * put in IBs for execution by the requested ring.</a>
<a name="49"><span class="lineNum">      49 </span>            :  */</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : /**</a>
<a name="52"><span class="lineNum">      52 </span>            :  * amdgpu_ib_get - request an IB (Indirect Buffer)</a>
<a name="53"><span class="lineNum">      53 </span>            :  *</a>
<a name="54"><span class="lineNum">      54 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="55"><span class="lineNum">      55 </span>            :  * @vm: amdgpu_vm pointer</a>
<a name="56"><span class="lineNum">      56 </span>            :  * @size: requested IB size</a>
<a name="57"><span class="lineNum">      57 </span>            :  * @pool_type: IB pool type (delayed, immediate, direct)</a>
<a name="58"><span class="lineNum">      58 </span>            :  * @ib: IB object returned</a>
<a name="59"><span class="lineNum">      59 </span>            :  *</a>
<a name="60"><span class="lineNum">      60 </span>            :  * Request an IB (all asics).  IBs are allocated using the</a>
<a name="61"><span class="lineNum">      61 </span>            :  * suballocator.</a>
<a name="62"><span class="lineNum">      62 </span>            :  * Returns 0 on success, error on failure.</a>
<a name="63"><span class="lineNum">      63 </span>            :  */</a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 : int amdgpu_ib_get(struct amdgpu_device *adev, struct amdgpu_vm *vm,</span></a>
<a name="65"><span class="lineNum">      65 </span>            :                   unsigned size, enum amdgpu_ib_pool_type pool_type,</a>
<a name="66"><span class="lineNum">      66 </span>            :                   struct amdgpu_ib *ib)</a>
<a name="67"><span class="lineNum">      67 </span>            : {</a>
<a name="68"><span class="lineNum">      68 </span>            :         int r;</a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :         if (size) {</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :                 r = amdgpu_sa_bo_new(&amp;adev-&gt;ib_pools[pool_type],</span></a>
<a name="72"><span class="lineNum">      72 </span>            :                                       &amp;ib-&gt;sa_bo, size, 256);</a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :                 if (r) {</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :                         dev_err(adev-&gt;dev, &quot;failed to get a new IB (%d)\n&quot;, r);</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="76"><span class="lineNum">      76 </span>            :                 }</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr = amdgpu_sa_bo_cpu_addr(ib-&gt;sa_bo);</span></a>
<a name="79"><span class="lineNum">      79 </span>            :                 /* flush the cache before commit the IB */</a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :                 ib-&gt;flags = AMDGPU_IB_FLAG_EMIT_MEM_SYNC;</span></a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :                 if (!vm)</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :                         ib-&gt;gpu_addr = amdgpu_sa_bo_gpu_addr(ib-&gt;sa_bo);</span></a>
<a name="84"><span class="lineNum">      84 </span>            :         }</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            :         return 0;</a>
<a name="87"><span class="lineNum">      87 </span>            : }</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            : /**</a>
<a name="90"><span class="lineNum">      90 </span>            :  * amdgpu_ib_free - free an IB (Indirect Buffer)</a>
<a name="91"><span class="lineNum">      91 </span>            :  *</a>
<a name="92"><span class="lineNum">      92 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="93"><span class="lineNum">      93 </span>            :  * @ib: IB object to free</a>
<a name="94"><span class="lineNum">      94 </span>            :  * @f: the fence SA bo need wait on for the ib alloation</a>
<a name="95"><span class="lineNum">      95 </span>            :  *</a>
<a name="96"><span class="lineNum">      96 </span>            :  * Free an IB (all asics).</a>
<a name="97"><span class="lineNum">      97 </span>            :  */</a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 : void amdgpu_ib_free(struct amdgpu_device *adev, struct amdgpu_ib *ib,</span></a>
<a name="99"><span class="lineNum">      99 </span>            :                     struct dma_fence *f)</a>
<a name="100"><span class="lineNum">     100 </span>            : {</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :         amdgpu_sa_bo_free(adev, &amp;ib-&gt;sa_bo, f);</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 : }</span></a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span>            : /**</a>
<a name="105"><span class="lineNum">     105 </span>            :  * amdgpu_ib_schedule - schedule an IB (Indirect Buffer) on the ring</a>
<a name="106"><span class="lineNum">     106 </span>            :  *</a>
<a name="107"><span class="lineNum">     107 </span>            :  * @ring: ring index the IB is associated with</a>
<a name="108"><span class="lineNum">     108 </span>            :  * @num_ibs: number of IBs to schedule</a>
<a name="109"><span class="lineNum">     109 </span>            :  * @ibs: IB objects to schedule</a>
<a name="110"><span class="lineNum">     110 </span>            :  * @job: job to schedule</a>
<a name="111"><span class="lineNum">     111 </span>            :  * @f: fence created during this submission</a>
<a name="112"><span class="lineNum">     112 </span>            :  *</a>
<a name="113"><span class="lineNum">     113 </span>            :  * Schedule an IB on the associated ring (all asics).</a>
<a name="114"><span class="lineNum">     114 </span>            :  * Returns 0 on success, error on failure.</a>
<a name="115"><span class="lineNum">     115 </span>            :  *</a>
<a name="116"><span class="lineNum">     116 </span>            :  * On SI, there are two parallel engines fed from the primary ring,</a>
<a name="117"><span class="lineNum">     117 </span>            :  * the CE (Constant Engine) and the DE (Drawing Engine).  Since</a>
<a name="118"><span class="lineNum">     118 </span>            :  * resource descriptors have moved to memory, the CE allows you to</a>
<a name="119"><span class="lineNum">     119 </span>            :  * prime the caches while the DE is updating register state so that</a>
<a name="120"><span class="lineNum">     120 </span>            :  * the resource descriptors will be already in cache when the draw is</a>
<a name="121"><span class="lineNum">     121 </span>            :  * processed.  To accomplish this, the userspace driver submits two</a>
<a name="122"><span class="lineNum">     122 </span>            :  * IBs, one for the CE and one for the DE.  If there is a CE IB (called</a>
<a name="123"><span class="lineNum">     123 </span>            :  * a CONST_IB), it will be put on the ring prior to the DE IB.  Prior</a>
<a name="124"><span class="lineNum">     124 </span>            :  * to SI there was just a DE IB.</a>
<a name="125"><span class="lineNum">     125 </span>            :  */</a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 : int amdgpu_ib_schedule(struct amdgpu_ring *ring, unsigned num_ibs,</span></a>
<a name="127"><span class="lineNum">     127 </span>            :                        struct amdgpu_ib *ibs, struct amdgpu_job *job,</a>
<a name="128"><span class="lineNum">     128 </span>            :                        struct dma_fence **f)</a>
<a name="129"><span class="lineNum">     129 </span>            : {</a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :         struct amdgpu_ib *ib = &amp;ibs[0];</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :         struct dma_fence *tmp = NULL;</span></a>
<a name="133"><span class="lineNum">     133 </span>            :         bool need_ctx_switch;</a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :         unsigned patch_offset = ~0;</span></a>
<a name="135"><span class="lineNum">     135 </span>            :         struct amdgpu_vm *vm;</a>
<a name="136"><span class="lineNum">     136 </span>            :         uint64_t fence_ctx;</a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :         uint32_t status = 0, alloc_size;</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :         unsigned fence_flags = 0;</span></a>
<a name="139"><span class="lineNum">     139 </span>            :         bool secure;</a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span>            :         unsigned i;</a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :         int r = 0;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :         bool need_pipe_sync = false;</span></a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :         if (num_ibs == 0)</span></a>
<a name="146"><span class="lineNum">     146 </span>            :                 return -EINVAL;</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :         /* ring tests don't use a job */</a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :         if (job) {</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :                 vm = job-&gt;vm;</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 :                 fence_ctx = job-&gt;base.s_fence ?</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :                         job-&gt;base.s_fence-&gt;scheduled.context : 0;</span></a>
<a name="153"><span class="lineNum">     153 </span>            :         } else {</a>
<a name="154"><span class="lineNum">     154 </span>            :                 vm = NULL;</a>
<a name="155"><span class="lineNum">     155 </span>            :                 fence_ctx = 0;</a>
<a name="156"><span class="lineNum">     156 </span>            :         }</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :         if (!ring-&gt;sched.ready &amp;&amp; !ring-&gt;is_mes_queue) {</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;couldn't schedule ib on ring &lt;%s&gt;\n&quot;, ring-&gt;name);</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="161"><span class="lineNum">     161 </span>            :         }</a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :         if (vm &amp;&amp; !job-&gt;vmid &amp;&amp; !ring-&gt;is_mes_queue) {</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;VM IB without ID\n&quot;);</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="166"><span class="lineNum">     166 </span>            :         }</a>
<a name="167"><span class="lineNum">     167 </span>            : </a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :         if ((ib-&gt;flags &amp; AMDGPU_IB_FLAGS_SECURE) &amp;&amp;</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :             (!ring-&gt;funcs-&gt;secure_submission_supported)) {</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;secure submissions not supported on ring &lt;%s&gt;\n&quot;, ring-&gt;name);</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="172"><span class="lineNum">     172 </span>            :         }</a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :         alloc_size = ring-&gt;funcs-&gt;emit_frame_size + num_ibs *</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :                 ring-&gt;funcs-&gt;emit_ib_size;</span></a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :         r = amdgpu_ring_alloc(ring, alloc_size);</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;scheduling IB failed (%d).\n&quot;, r);</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="181"><span class="lineNum">     181 </span>            :         }</a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :         need_ctx_switch = ring-&gt;current_ctx != fence_ctx;</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         if (ring-&gt;funcs-&gt;emit_pipeline_sync &amp;&amp; job &amp;&amp;</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :             ((tmp = amdgpu_sync_get_fence(&amp;job-&gt;sched_sync)) ||</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :              (amdgpu_sriov_vf(adev) &amp;&amp; need_ctx_switch) ||</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :              amdgpu_vm_need_pipeline_sync(ring, job))) {</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :                 need_pipe_sync = true;</span></a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span>            :                 if (tmp)</a>
<a name="191"><span class="lineNum">     191 </span>            :                         trace_amdgpu_ib_pipe_sync(job, tmp);</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span>            :                 dma_fence_put(tmp);</a>
<a name="194"><span class="lineNum">     194 </span>            :         }</a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :         if ((ib-&gt;flags &amp; AMDGPU_IB_FLAG_EMIT_MEM_SYNC) &amp;&amp; ring-&gt;funcs-&gt;emit_mem_sync)</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 ring-&gt;funcs-&gt;emit_mem_sync(ring);</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :         if (ring-&gt;funcs-&gt;emit_wave_limit &amp;&amp;</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :             ring-&gt;hw_prio == AMDGPU_GFX_PIPE_PRIO_HIGH)</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :                 ring-&gt;funcs-&gt;emit_wave_limit(ring, true);</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         if (ring-&gt;funcs-&gt;insert_start)</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :                 ring-&gt;funcs-&gt;insert_start(ring);</span></a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :         if (job) {</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :                 r = amdgpu_vm_flush(ring, job, need_pipe_sync);</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 if (r) {</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :                         amdgpu_ring_undo(ring);</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="211"><span class="lineNum">     211 </span>            :                 }</a>
<a name="212"><span class="lineNum">     212 </span>            :         }</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :         if (job &amp;&amp; ring-&gt;funcs-&gt;init_cond_exec)</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 patch_offset = amdgpu_ring_init_cond_exec(ring);</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :         amdgpu_device_flush_hdp(adev, ring);</span></a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :         if (need_ctx_switch)</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 status |= AMDGPU_HAVE_CTX_SWITCH;</span></a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :         if (job &amp;&amp; ring-&gt;funcs-&gt;emit_cntxcntl) {</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :                 status |= job-&gt;preamble_status;</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :                 status |= job-&gt;preemption_status;</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 amdgpu_ring_emit_cntxcntl(ring, status);</span></a>
<a name="226"><span class="lineNum">     226 </span>            :         }</a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            :         /* Setup initial TMZiness and send it off.</a>
<a name="229"><span class="lineNum">     229 </span>            :          */</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         secure = false;</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :         if (job &amp;&amp; ring-&gt;funcs-&gt;emit_frame_cntl) {</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 secure = ib-&gt;flags &amp; AMDGPU_IB_FLAGS_SECURE;</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                 amdgpu_ring_emit_frame_cntl(ring, true, secure);</span></a>
<a name="234"><span class="lineNum">     234 </span>            :         }</a>
<a name="235"><span class="lineNum">     235 </span>            : </a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_ibs; ++i) {</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :                 ib = &amp;ibs[i];</span></a>
<a name="238"><span class="lineNum">     238 </span>            : </a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :                 if (job &amp;&amp; ring-&gt;funcs-&gt;emit_frame_cntl) {</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :                         if (secure != !!(ib-&gt;flags &amp; AMDGPU_IB_FLAGS_SECURE)) {</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :                                 amdgpu_ring_emit_frame_cntl(ring, false, secure);</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                                 secure = !secure;</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :                                 amdgpu_ring_emit_frame_cntl(ring, true, secure);</span></a>
<a name="244"><span class="lineNum">     244 </span>            :                         }</a>
<a name="245"><span class="lineNum">     245 </span>            :                 }</a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :                 amdgpu_ring_emit_ib(ring, job, ib, status);</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :                 status &amp;= ~AMDGPU_HAVE_CTX_SWITCH;</span></a>
<a name="249"><span class="lineNum">     249 </span>            :         }</a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :         if (job &amp;&amp; ring-&gt;funcs-&gt;emit_frame_cntl)</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 amdgpu_ring_emit_frame_cntl(ring, false, secure);</span></a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :         amdgpu_device_invalidate_hdp(adev, ring);</span></a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :         if (ib-&gt;flags &amp; AMDGPU_IB_FLAG_TC_WB_NOT_INVALIDATE)</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :                 fence_flags |= AMDGPU_FENCE_FLAG_TC_WB_ONLY;</span></a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span>            :         /* wrap the last IB with fence */</a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         if (job &amp;&amp; job-&gt;uf_addr) {</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 amdgpu_ring_emit_fence(ring, job-&gt;uf_addr, job-&gt;uf_sequence,</span></a>
<a name="262"><span class="lineNum">     262 </span>            :                                        fence_flags | AMDGPU_FENCE_FLAG_64BIT);</a>
<a name="263"><span class="lineNum">     263 </span>            :         }</a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         r = amdgpu_fence_emit(ring, f, job, fence_flags);</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;failed to emit fence (%d)\n&quot;, r);</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 if (job &amp;&amp; job-&gt;vmid)</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :                         amdgpu_vmid_reset(adev, ring-&gt;funcs-&gt;vmhub, job-&gt;vmid);</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 amdgpu_ring_undo(ring);</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="272"><span class="lineNum">     272 </span>            :         }</a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :         if (ring-&gt;funcs-&gt;insert_end)</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 ring-&gt;funcs-&gt;insert_end(ring);</span></a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :         if (patch_offset != ~0 &amp;&amp; ring-&gt;funcs-&gt;patch_cond_exec)</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :                 amdgpu_ring_patch_cond_exec(ring, patch_offset);</span></a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :         ring-&gt;current_ctx = fence_ctx;</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :         if (vm &amp;&amp; ring-&gt;funcs-&gt;emit_switch_buffer)</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 amdgpu_ring_emit_switch_buffer(ring);</span></a>
<a name="283"><span class="lineNum">     283 </span>            : </a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :         if (ring-&gt;funcs-&gt;emit_wave_limit &amp;&amp;</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :             ring-&gt;hw_prio == AMDGPU_GFX_PIPE_PRIO_HIGH)</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 ring-&gt;funcs-&gt;emit_wave_limit(ring, false);</span></a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :         amdgpu_ring_commit(ring);</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="290"><span class="lineNum">     290 </span>            : }</a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span>            : /**</a>
<a name="293"><span class="lineNum">     293 </span>            :  * amdgpu_ib_pool_init - Init the IB (Indirect Buffer) pool</a>
<a name="294"><span class="lineNum">     294 </span>            :  *</a>
<a name="295"><span class="lineNum">     295 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="296"><span class="lineNum">     296 </span>            :  *</a>
<a name="297"><span class="lineNum">     297 </span>            :  * Initialize the suballocator to manage a pool of memory</a>
<a name="298"><span class="lineNum">     298 </span>            :  * for use as IBs (all asics).</a>
<a name="299"><span class="lineNum">     299 </span>            :  * Returns 0 on success, error on failure.</a>
<a name="300"><span class="lineNum">     300 </span>            :  */</a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 : int amdgpu_ib_pool_init(struct amdgpu_device *adev)</span></a>
<a name="302"><span class="lineNum">     302 </span>            : {</a>
<a name="303"><span class="lineNum">     303 </span>            :         int r, i;</a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :         if (adev-&gt;ib_pool_ready)</span></a>
<a name="306"><span class="lineNum">     306 </span>            :                 return 0;</a>
<a name="307"><span class="lineNum">     307 </span>            : </a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; AMDGPU_IB_POOL_MAX; i++) {</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 r = amdgpu_sa_bo_manager_init(adev, &amp;adev-&gt;ib_pools[i],</span></a>
<a name="310"><span class="lineNum">     310 </span>            :                                               AMDGPU_IB_POOL_SIZE,</a>
<a name="311"><span class="lineNum">     311 </span>            :                                               AMDGPU_GPU_PAGE_SIZE,</a>
<a name="312"><span class="lineNum">     312 </span>            :                                               AMDGPU_GEM_DOMAIN_GTT);</a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="314"><span class="lineNum">     314 </span>            :                         goto error;</a>
<a name="315"><span class="lineNum">     315 </span>            :         }</a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :         adev-&gt;ib_pool_ready = true;</span></a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span>            : error:</a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :         while (i--)</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :                 amdgpu_sa_bo_manager_fini(adev, &amp;adev-&gt;ib_pools[i]);</span></a>
<a name="323"><span class="lineNum">     323 </span>            :         return r;</a>
<a name="324"><span class="lineNum">     324 </span>            : }</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span>            : /**</a>
<a name="327"><span class="lineNum">     327 </span>            :  * amdgpu_ib_pool_fini - Free the IB (Indirect Buffer) pool</a>
<a name="328"><span class="lineNum">     328 </span>            :  *</a>
<a name="329"><span class="lineNum">     329 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="330"><span class="lineNum">     330 </span>            :  *</a>
<a name="331"><span class="lineNum">     331 </span>            :  * Tear down the suballocator managing the pool of memory</a>
<a name="332"><span class="lineNum">     332 </span>            :  * for use as IBs (all asics).</a>
<a name="333"><span class="lineNum">     333 </span>            :  */</a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 : void amdgpu_ib_pool_fini(struct amdgpu_device *adev)</span></a>
<a name="335"><span class="lineNum">     335 </span>            : {</a>
<a name="336"><span class="lineNum">     336 </span>            :         int i;</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :         if (!adev-&gt;ib_pool_ready)</span></a>
<a name="339"><span class="lineNum">     339 </span>            :                 return;</a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; AMDGPU_IB_POOL_MAX; i++)</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 amdgpu_sa_bo_manager_fini(adev, &amp;adev-&gt;ib_pools[i]);</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         adev-&gt;ib_pool_ready = false;</span></a>
<a name="344"><span class="lineNum">     344 </span>            : }</a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span>            : /**</a>
<a name="347"><span class="lineNum">     347 </span>            :  * amdgpu_ib_ring_tests - test IBs on the rings</a>
<a name="348"><span class="lineNum">     348 </span>            :  *</a>
<a name="349"><span class="lineNum">     349 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="350"><span class="lineNum">     350 </span>            :  *</a>
<a name="351"><span class="lineNum">     351 </span>            :  * Test an IB (Indirect Buffer) on each ring.</a>
<a name="352"><span class="lineNum">     352 </span>            :  * If the test fails, disable the ring.</a>
<a name="353"><span class="lineNum">     353 </span>            :  * Returns 0 on success, error if the primary GFX ring</a>
<a name="354"><span class="lineNum">     354 </span>            :  * IB test fails.</a>
<a name="355"><span class="lineNum">     355 </span>            :  */</a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 : int amdgpu_ib_ring_tests(struct amdgpu_device *adev)</span></a>
<a name="357"><span class="lineNum">     357 </span>            : {</a>
<a name="358"><span class="lineNum">     358 </span>            :         long tmo_gfx, tmo_mm;</a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :         int r, ret = 0;</span></a>
<a name="360"><span class="lineNum">     360 </span>            :         unsigned i;</a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :         tmo_mm = tmo_gfx = AMDGPU_IB_TEST_TIMEOUT;</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev)) {</span></a>
<a name="364"><span class="lineNum">     364 </span>            :                 /* for MM engines in hypervisor side they are not scheduled together</a>
<a name="365"><span class="lineNum">     365 </span>            :                  * with CP and SDMA engines, so even in exclusive mode MM engine could</a>
<a name="366"><span class="lineNum">     366 </span>            :                  * still running on other VF thus the IB TEST TIMEOUT for MM engines</a>
<a name="367"><span class="lineNum">     367 </span>            :                  * under SR-IOV should be set to a long time. 8 sec should be enough</a>
<a name="368"><span class="lineNum">     368 </span>            :                  * for the MM comes back to this VF.</a>
<a name="369"><span class="lineNum">     369 </span>            :                  */</a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :                 tmo_mm = 8 * AMDGPU_IB_TEST_TIMEOUT;</span></a>
<a name="371"><span class="lineNum">     371 </span>            :         }</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_runtime(adev)) {</span></a>
<a name="374"><span class="lineNum">     374 </span>            :                 /* for CP &amp; SDMA engines since they are scheduled together so</a>
<a name="375"><span class="lineNum">     375 </span>            :                  * need to make the timeout width enough to cover the time</a>
<a name="376"><span class="lineNum">     376 </span>            :                  * cost waiting for it coming back under RUNTIME only</a>
<a name="377"><span class="lineNum">     377 </span>            :                 */</a>
<a name="378"><span class="lineNum">     378 </span>            :                 tmo_gfx = 8 * AMDGPU_IB_TEST_TIMEOUT;</a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :         } else if (adev-&gt;gmc.xgmi.hive_id) {</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :                 tmo_gfx = AMDGPU_IB_TEST_GFX_XGMI_TIMEOUT;</span></a>
<a name="381"><span class="lineNum">     381 </span>            :         }</a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;num_rings; ++i) {</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :                 struct amdgpu_ring *ring = adev-&gt;rings[i];</span></a>
<a name="385"><span class="lineNum">     385 </span>            :                 long tmo;</a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span>            :                 /* KIQ rings don't have an IB test because we never submit IBs</a>
<a name="388"><span class="lineNum">     388 </span>            :                  * to them and they have no interrupt support.</a>
<a name="389"><span class="lineNum">     389 </span>            :                  */</a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :                 if (!ring-&gt;sched.ready || !ring-&gt;funcs-&gt;test_ib)</span></a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :                 if (adev-&gt;enable_mes &amp;&amp;</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :                     ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_KIQ)</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span>            :                 /* MM engine need more time */</a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 :                 if (ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_UVD ||</span></a>
<a name="399"><span class="lineNum">     399 </span>            :                         ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_VCE ||</a>
<a name="400"><span class="lineNum">     400 </span>            :                         ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_UVD_ENC ||</a>
<a name="401"><span class="lineNum">     401 </span>            :                         ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_VCN_DEC ||</a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :                         ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_VCN_ENC ||</span></a>
<a name="403"><span class="lineNum">     403 </span>            :                         ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_VCN_JPEG)</a>
<a name="404"><span class="lineNum">     404 </span>            :                         tmo = tmo_mm;</a>
<a name="405"><span class="lineNum">     405 </span>            :                 else</a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                         tmo = tmo_gfx;</span></a>
<a name="407"><span class="lineNum">     407 </span>            : </a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :                 r = amdgpu_ring_test_ib(ring, tmo);</span></a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :                 if (!r) {</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :                         DRM_DEV_DEBUG(adev-&gt;dev, &quot;ib test on %s succeeded\n&quot;,</span></a>
<a name="411"><span class="lineNum">     411 </span>            :                                       ring-&gt;name);</a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="413"><span class="lineNum">     413 </span>            :                 }</a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :                 ring-&gt;sched.ready = false;</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :                 DRM_DEV_ERROR(adev-&gt;dev, &quot;IB test failed on %s (%d).\n&quot;,</span></a>
<a name="417"><span class="lineNum">     417 </span>            :                           ring-&gt;name, r);</a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 if (ring == &amp;adev-&gt;gfx.gfx_ring[0]) {</span></a>
<a name="420"><span class="lineNum">     420 </span>            :                         /* oh, oh, that's really bad */</a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :                         adev-&gt;accel_working = false;</span></a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span>            :                 } else {</a>
<a name="425"><span class="lineNum">     425 </span>            :                         ret = r;</a>
<a name="426"><span class="lineNum">     426 </span>            :                 }</a>
<a name="427"><span class="lineNum">     427 </span>            :         }</a>
<a name="428"><span class="lineNum">     428 </span>            :         return ret;</a>
<a name="429"><span class="lineNum">     429 </span>            : }</a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span>            : /*</a>
<a name="432"><span class="lineNum">     432 </span>            :  * Debugfs info</a>
<a name="433"><span class="lineNum">     433 </span>            :  */</a>
<a name="434"><span class="lineNum">     434 </span>            : #if defined(CONFIG_DEBUG_FS)</a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span>            : static int amdgpu_debugfs_sa_info_show(struct seq_file *m, void *unused)</a>
<a name="437"><span class="lineNum">     437 </span>            : {</a>
<a name="438"><span class="lineNum">     438 </span>            :         struct amdgpu_device *adev = (struct amdgpu_device *)m-&gt;private;</a>
<a name="439"><span class="lineNum">     439 </span>            : </a>
<a name="440"><span class="lineNum">     440 </span>            :         seq_printf(m, &quot;--------------------- DELAYED --------------------- \n&quot;);</a>
<a name="441"><span class="lineNum">     441 </span>            :         amdgpu_sa_bo_dump_debug_info(&amp;adev-&gt;ib_pools[AMDGPU_IB_POOL_DELAYED],</a>
<a name="442"><span class="lineNum">     442 </span>            :                                      m);</a>
<a name="443"><span class="lineNum">     443 </span>            :         seq_printf(m, &quot;-------------------- IMMEDIATE -------------------- \n&quot;);</a>
<a name="444"><span class="lineNum">     444 </span>            :         amdgpu_sa_bo_dump_debug_info(&amp;adev-&gt;ib_pools[AMDGPU_IB_POOL_IMMEDIATE],</a>
<a name="445"><span class="lineNum">     445 </span>            :                                      m);</a>
<a name="446"><span class="lineNum">     446 </span>            :         seq_printf(m, &quot;--------------------- DIRECT ---------------------- \n&quot;);</a>
<a name="447"><span class="lineNum">     447 </span>            :         amdgpu_sa_bo_dump_debug_info(&amp;adev-&gt;ib_pools[AMDGPU_IB_POOL_DIRECT], m);</a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span>            :         return 0;</a>
<a name="450"><span class="lineNum">     450 </span>            : }</a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span>            : DEFINE_SHOW_ATTRIBUTE(amdgpu_debugfs_sa_info);</a>
<a name="453"><span class="lineNum">     453 </span>            : </a>
<a name="454"><span class="lineNum">     454 </span>            : #endif</a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 : void amdgpu_debugfs_sa_init(struct amdgpu_device *adev)</span></a>
<a name="457"><span class="lineNum">     457 </span>            : {</a>
<a name="458"><span class="lineNum">     458 </span>            : #if defined(CONFIG_DEBUG_FS)</a>
<a name="459"><span class="lineNum">     459 </span>            :         struct drm_minor *minor = adev_to_drm(adev)-&gt;primary;</a>
<a name="460"><span class="lineNum">     460 </span>            :         struct dentry *root = minor-&gt;debugfs_root;</a>
<a name="461"><span class="lineNum">     461 </span>            : </a>
<a name="462"><span class="lineNum">     462 </span>            :         debugfs_create_file(&quot;amdgpu_sa_info&quot;, 0444, root, adev,</a>
<a name="463"><span class="lineNum">     463 </span>            :                             &amp;amdgpu_debugfs_sa_info_fops);</a>
<a name="464"><span class="lineNum">     464 </span>            : </a>
<a name="465"><span class="lineNum">     465 </span>            : #endif</a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
