# Failing tests that should be skipped in CI
# Format: one test directory name per line
# Comments start with #

counter
flipflop
simple_counter

# Note: flipflop and simple_counter are marked as failing due to minor source location differences
# which are expected between UHDM and Verilog frontends. The functionality is identical.
# These differences are in wire names like $add$dut.sv:8.15-8.46$3_Y vs $add$dut.sv:12$3_Y

# Add other failing test directories here
# example_test