// Seed: 3950280727
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 module_0,
    input tri0 id_4,
    output tri id_5
    , id_38,
    input supply0 id_6,
    output wor id_7,
    input supply0 id_8
    , id_39,
    input supply0 id_9,
    output wor id_10,
    input wor id_11,
    input wire id_12,
    output supply0 id_13,
    input tri0 id_14,
    output tri0 id_15,
    input wire id_16,
    input wor id_17,
    input supply1 id_18,
    input tri1 id_19,
    input uwire id_20,
    input wor id_21,
    input wor id_22,
    input tri1 id_23,
    output tri1 id_24,
    input supply1 id_25,
    input wire id_26,
    input wire id_27,
    input tri1 id_28,
    input wire id_29,
    input uwire id_30,
    output tri0 id_31,
    input supply1 id_32,
    output wor id_33,
    output wor id_34,
    output tri0 id_35,
    output tri1 id_36
);
  tri id_40 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output wand  module_1,
    input  tri   id_3,
    output wand  id_4
);
  assign id_4 = id_0;
  module_0(
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_0,
      id_4,
      id_1,
      id_1,
      id_4,
      id_0,
      id_4,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_4,
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_3,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
