 
****************************************
Report : clock_gating
        -gated
        -ungated
        -verbose
        -multi_stage
        -nosplit
Design : stap
Version: N-2017.09-SP5-1
Date   : Mon Jan 14 11:07:42 2019
****************************************


 Information:  No Gated Register Found

Warning: There is no information on why registers are ungated. (PWR-764)

--------------------------------------------------------------------------------
                             Ungated Register Report
--------------------------------------------------------------------------------
           Ungated Register     |  Reason                  |  What Next?
--------------------------------------------------------------------------------
    i_stap_fsm/state_ps_reg_15  |  Not Available           |  -
    i_stap_fsm/tms_bit_reg_2    |  Not Available           |  -
    i_stap_fsm/tms_bit_reg_3    |  Not Available           |  -
    i_stap_fsm/tms_bit_reg_0    |  Not Available           |  -
    i_stap_fsm/tms_bit_reg_1    |  Not Available           |  -
    i_stap_fsm/state_ps_reg_6   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_10  |  Not Available           |  -
    i_stap_fsm/state_ps_reg_12  |  Not Available           |  -
    i_stap_fsm/state_ps_reg_14  |  Not Available           |  -
    i_stap_fsm/state_ps_reg_8   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_2   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_1   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_7   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_5   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_9   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_3   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_13  |  Not Available           |  -
    i_stap_fsm/state_ps_reg_4   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_0   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_11  |  Not Available           |  -
    i_stap_irreg/stap_irreg_ireg_reg_2 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_6 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_4 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_5 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_7 | Not Available     |  -
    i_stap_irreg/shift_reg_reg_0 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_2 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_6 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_3 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_4 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_5 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_1 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_7 | Not Available           |  -
    i_stap_irreg/stap_irreg_ireg_reg_1 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_3 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_0 | Not Available     |  -
    i_stap_irdecoder/stap_irdecoder_drselect_reg_0 | Not Available | -
    i_stap_irdecoder/stap_irdecoder_drselect_reg_1 | Not Available | -
    i_stap_drreg/slvidcode_reg_reg_8 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_22 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_16 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_19 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_14 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_5 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_30 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_29 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_4 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_3 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_20 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_21 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_31 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_13 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_7 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_28 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_17 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_24 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_23 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_18 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_27 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_15 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_9 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_25 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_26 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_10 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_2 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_11 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_6 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_1 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_12 | Not Available      |  -
    i_stap_drreg/reset_pulse0_reg | Not Available          |  -
    i_stap_drreg/reset_pulse1_reg | Not Available          |  -
    i_stap_drreg/slvidcode_reg_reg_0 | Not Available       |  -
    i_stap_drreg/bypass_reg_reg |  Not Available           |  -
    i_stap_tdomux/stap_tdomux_tdoen_reg | Not Available    |  -
    i_stap_tdomux/stap_mux_tdo_int_reg | Not Available     |  -
                                |                          |
--------------------------------------------------------------------------------


                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |        0         |
          |                                       |                  |
          |    Number of Gated registers          |     0 (0.00%)    |
          |                                       |                  |
          |    Number of Ungated registers        |    75 (100.00%)  |
          |                                       |                  |
          |    Total number of registers          |       75         |
          |                                       |                  |
          |    Number of multi-stage clock gates  |        0         |
          |                                       |                  |
          |    Average multi-stage fanout         |        -         |
          |                                       |                  |
          |    Number of gated cells              |        0         |
          |                                       |                  |
          |    Maximum number of stages           |        -         |
          |                                       |                  |
          |    Average number of stages           |        -         |
          ------------------------------------------------------------



1

Ungated Register Reason Explanations

"User excluded register":
  set_clock_gating_object (new command set to replace set_clock_gating_register).

"Min bitwidth not met":
  set_clock_gating_style -minimum_bitwidth is either set by the user or by default.
  If the registers don't meet this bit-width condition, the reason is listed as "Min bitwidth not met".

"Power degradation":
  Clock gating cells are inserted only when inserting it would improve or not-degrade power consumption.

"Missing cell in opcond":
  CG cells for the specific operating condition are not in the target library.

"Missing cell in library":
  CG cells are not in the target library.

"Dont touch in hierarchy":
  There is a set_dont_touch on the hierarchical cell that contains the CG cell.

"Dont touch in register":
  There is a set_dont_touch on the specific register.

"Cant find enable condition":
  If we are not performing any clock gating, the register D-pin will have a cloud of logic that is driving it.
  This cloud may/may not have an enable condition+data that ends up at the D-pin of the register.
  During synthesis, power compiler "searches" for this condition by back-tracing from the D pin of the register,
  extracts a Boolean expression and from that tries to extract an enable condition.
  If it isn't able to find an enable condition, the reason for ungated is "Cant find enable condition".

"Always enabled register":
  If a register doesn't have an enable pin (always enabled).

    Example : out[3] is an always enabled register

        always @(posedge clk)
        begin
          if (en) out[2:0] < =d[2:0];
          out[3] < = d[3];
        end

"Constant Enable Condition":
  For example, if Q pin is inverted and connected to its own D pin, the register is enabled in each cycle of the clock.
  So, there is no opportunity to gate the clock.
  So it is in "Always enabled register" even if a proper enable condition can be derived for this register.

"Scan connected register": 
  Registers are already part of scan-chains & Clock-gating does not work on such scan stitched registers. 
  Suggest to check whether the register is being scan stitched before clock gating invocation.
 
"Not Available": 
  Could not be determined by the tool.  
  It could be a Synopsys proprietary reason, clock gating ran into a limit on how long it would search for an enable condition for the register, or some other cause.
  Suggest to ship the testcase to Synopsys to debug the cause.


