TimeQuest Timing Analyzer report for MIC1
Mon Dec 02 15:32:07 2024
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK'
 12. Slow Model Hold: 'CLOCK'
 13. Slow Model Minimum Pulse Width: 'CLOCK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLOCK'
 26. Fast Model Hold: 'CLOCK'
 27. Fast Model Minimum Pulse Width: 'CLOCK'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIC1                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896I8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLOCK      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 98.25 MHz ; 98.25 MHz       ; CLOCK      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -7.706 ; -245.371      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 2.427 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -2.277 ; -170.337              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.706 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.671      ;
; -7.706 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.671      ;
; -7.706 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.671      ;
; -7.706 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.671      ;
; -7.706 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.671      ;
; -7.706 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.671      ;
; -7.706 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.671      ;
; -7.706 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.671      ;
; -7.706 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.671      ;
; -7.599 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.564      ;
; -7.599 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.564      ;
; -7.599 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.564      ;
; -7.599 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.564      ;
; -7.599 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.564      ;
; -7.599 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.564      ;
; -7.599 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.564      ;
; -7.599 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.564      ;
; -7.599 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.564      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.543 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.508      ;
; -7.543 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.508      ;
; -7.543 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.508      ;
; -7.543 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.508      ;
; -7.543 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.508      ;
; -7.543 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.508      ;
; -7.543 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.508      ;
; -7.543 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.508      ;
; -7.543 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.508      ;
; -7.530 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.495      ;
; -7.530 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.495      ;
; -7.530 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.495      ;
; -7.530 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.495      ;
; -7.530 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.495      ;
; -7.530 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.495      ;
; -7.530 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.495      ;
; -7.530 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.495      ;
; -7.530 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.495      ;
; -7.500 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.465      ;
; -7.500 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.465      ;
; -7.500 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.465      ;
; -7.500 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.465      ;
; -7.500 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.465      ;
; -7.500 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.465      ;
; -7.500 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.465      ;
; -7.500 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.465      ;
; -7.500 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.465      ;
; -7.320 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.285      ;
; -7.320 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.285      ;
; -7.320 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.285      ;
; -7.320 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.285      ;
; -7.320 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.285      ;
; -7.320 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.285      ;
; -7.320 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.285      ;
; -7.320 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.285      ;
; -7.320 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.285      ;
; -7.214 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.179      ;
; -7.214 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.179      ;
; -7.214 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.179      ;
; -7.214 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.179      ;
; -7.214 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.179      ;
; -7.214 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.179      ;
; -7.214 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.179      ;
; -7.214 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.179      ;
; -7.214 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.179      ;
; -7.206 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.171      ;
; -7.206 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.171      ;
; -7.206 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.171      ;
; -7.206 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.171      ;
; -7.206 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.171      ;
; -7.206 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.171      ;
; -7.206 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.171      ;
; -7.206 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.171      ;
; -7.206 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.171      ;
; -7.201 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.167      ;
; -7.201 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.167      ;
; -7.201 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.167      ;
; -7.201 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.167      ;
; -7.201 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.167      ;
; -7.201 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.167      ;
; -7.201 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.167      ;
; -7.201 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.167      ;
; -7.201 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.167      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.158 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.124      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.427 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.077      ; 2.271      ;
; 2.860 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.076      ; 2.703      ;
; 2.878 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.073      ; 2.718      ;
; 3.146 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.077      ; 2.990      ;
; 3.579 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.076      ; 3.422      ;
; 3.597 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.073      ; 3.437      ;
; 3.844 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.088      ; 3.699      ;
; 4.563 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.088      ; 4.418      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 6.041 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.308      ;
; 6.041 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.308      ;
; 6.041 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.308      ;
; 6.041 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.308      ;
; 6.041 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.308      ;
; 6.041 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.308      ;
; 6.041 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.308      ;
; 6.041 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.308      ;
; 6.041 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.308      ;
; 6.092 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.359      ;
; 6.092 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.359      ;
; 6.092 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.359      ;
; 6.092 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.359      ;
; 6.092 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.359      ;
; 6.092 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.359      ;
; 6.092 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.359      ;
; 6.092 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.359      ;
; 6.092 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.359      ;
; 6.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.366      ;
; 6.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.366      ;
; 6.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.366      ;
; 6.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.366      ;
; 6.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.366      ;
; 6.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.366      ;
; 6.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.366      ;
; 6.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.366      ;
; 6.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.366      ;
; 6.130 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.397      ;
; 6.130 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.397      ;
; 6.130 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.397      ;
; 6.130 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.397      ;
; 6.130 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.397      ;
; 6.130 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.397      ;
; 6.130 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.397      ;
; 6.130 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.397      ;
; 6.130 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.397      ;
; 6.131 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.398      ;
; 6.131 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.398      ;
; 6.131 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.398      ;
; 6.131 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.398      ;
; 6.131 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.398      ;
; 6.131 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.398      ;
; 6.131 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.398      ;
; 6.131 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.398      ;
; 6.131 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.398      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.439 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.707      ;
; 6.439 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.707      ;
; 6.439 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.707      ;
; 6.439 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.707      ;
; 6.439 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.707      ;
; 6.439 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.707      ;
; 6.439 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.707      ;
; 6.439 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.707      ;
; 6.439 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.707      ;
; 6.461 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.725      ;
; 6.461 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.725      ;
; 6.461 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.725      ;
; 6.461 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.725      ;
; 6.461 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.725      ;
; 6.461 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.725      ;
; 6.461 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.725      ;
; 6.461 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.725      ;
; 6.461 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.725      ;
; 6.464 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.732      ;
; 6.464 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.732      ;
; 6.464 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.732      ;
; 6.464 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.732      ;
; 6.464 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.732      ;
; 6.464 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.732      ;
; 6.464 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.732      ;
; 6.464 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.732      ;
; 6.464 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.732      ;
; 6.485 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.753      ;
; 6.485 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.753      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst1                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst1                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst8                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst8                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK ; Rise       ; inst1                                                                                                             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1|clk                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1|clk                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst2|inst1|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst2|inst1|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst2|inst8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst2|inst8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 4.607 ; 4.607 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 4.078 ; 4.078 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 7.872 ; 7.872 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 6.540 ; 6.540 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 7.872 ; 7.872 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 6.309 ; 6.309 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 7.490 ; 7.490 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 7.143 ; 7.143 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 6.806 ; 6.806 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 2.432 ; 2.432 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 2.701 ; 2.701 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -4.341 ; -4.341 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -3.812 ; -3.812 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -1.092 ; -1.092 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -4.716 ; -4.716 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -5.828 ; -5.828 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -4.985 ; -4.985 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -6.131 ; -6.131 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -5.485 ; -5.485 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -5.109 ; -5.109 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -1.160 ; -1.160 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -1.092 ; -1.092 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 10.459 ; 10.459 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 10.459 ; 10.459 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 8.132  ; 8.132  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 13.583 ; 13.583 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 11.824 ; 11.824 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 12.156 ; 12.156 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 12.198 ; 12.198 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 11.840 ; 11.840 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 12.183 ; 12.183 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 12.214 ; 12.214 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 11.850 ; 11.850 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 11.855 ; 11.855 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 12.273 ; 12.273 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 12.621 ; 12.621 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 12.680 ; 12.680 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 12.656 ; 12.656 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 12.288 ; 12.288 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 12.652 ; 12.652 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 12.577 ; 12.577 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 13.583 ; 13.583 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 11.947 ; 11.947 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 12.207 ; 12.207 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 12.542 ; 12.542 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 12.482 ; 12.482 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 12.237 ; 12.237 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 12.191 ; 12.191 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 12.232 ; 12.232 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 12.906 ; 12.906 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 11.955 ; 11.955 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 11.870 ; 11.870 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 12.632 ; 12.632 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 11.852 ; 11.852 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 11.915 ; 11.915 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 11.872 ; 11.872 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 11.844 ; 11.844 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 12.585 ; 12.585 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 11.876 ; 11.876 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 12.674 ; 12.674 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 11.500 ; 11.500 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 13.284 ; 13.284 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 15.063 ; 15.063 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 14.444 ; 14.444 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 14.614 ; 14.614 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 14.341 ; 14.341 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 14.354 ; 14.354 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 14.605 ; 14.605 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 15.063 ; 15.063 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 14.286 ; 14.286 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 14.614 ; 14.614 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 14.789 ; 14.789 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 9.740  ; 9.740  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 9.740  ; 9.740  ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 8.132  ; 8.132  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 11.500 ; 11.500 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 11.824 ; 11.824 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 12.156 ; 12.156 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 12.198 ; 12.198 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 11.840 ; 11.840 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 12.183 ; 12.183 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 12.214 ; 12.214 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 11.850 ; 11.850 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 11.855 ; 11.855 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 12.273 ; 12.273 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 12.621 ; 12.621 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 12.680 ; 12.680 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 12.656 ; 12.656 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 12.288 ; 12.288 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 12.652 ; 12.652 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 12.577 ; 12.577 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 13.583 ; 13.583 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 11.947 ; 11.947 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 12.207 ; 12.207 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 12.542 ; 12.542 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 12.482 ; 12.482 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 12.237 ; 12.237 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 12.191 ; 12.191 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 12.232 ; 12.232 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 12.906 ; 12.906 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 11.955 ; 11.955 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 11.870 ; 11.870 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 12.632 ; 12.632 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 11.852 ; 11.852 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 11.915 ; 11.915 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 11.872 ; 11.872 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 11.844 ; 11.844 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 12.585 ; 12.585 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 11.876 ; 11.876 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 12.674 ; 12.674 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 11.500 ; 11.500 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 13.284 ; 13.284 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 13.444 ; 13.444 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 14.047 ; 14.047 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 14.169 ; 14.169 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 13.581 ; 13.581 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 13.904 ; 13.904 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 14.220 ; 14.220 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 14.665 ; 14.665 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 13.444 ; 13.444 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 13.854 ; 13.854 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 14.252 ; 14.252 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 12.664 ;    ;    ; 12.664 ;
; MBR_IN[1]  ; MPC[1]      ; 13.956 ;    ;    ; 13.956 ;
; MBR_IN[2]  ; MPC[2]      ; 12.436 ;    ;    ; 12.436 ;
; MBR_IN[3]  ; MPC[3]      ; 13.252 ;    ;    ; 13.252 ;
; MBR_IN[4]  ; MPC[4]      ; 13.205 ;    ;    ; 13.205 ;
; MBR_IN[5]  ; MPC[5]      ; 13.270 ;    ;    ; 13.270 ;
; MBR_IN[6]  ; MPC[6]      ; 8.512  ;    ;    ; 8.512  ;
; MBR_IN[7]  ; MPC[7]      ; 8.815  ;    ;    ; 8.815  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 12.664 ;    ;    ; 12.664 ;
; MBR_IN[1]  ; MPC[1]      ; 13.956 ;    ;    ; 13.956 ;
; MBR_IN[2]  ; MPC[2]      ; 12.436 ;    ;    ; 12.436 ;
; MBR_IN[3]  ; MPC[3]      ; 13.252 ;    ;    ; 13.252 ;
; MBR_IN[4]  ; MPC[4]      ; 13.205 ;    ;    ; 13.205 ;
; MBR_IN[5]  ; MPC[5]      ; 13.270 ;    ;    ; 13.270 ;
; MBR_IN[6]  ; MPC[6]      ; 8.512  ;    ;    ; 8.512  ;
; MBR_IN[7]  ; MPC[7]      ; 8.815  ;    ;    ; 8.815  ;
+------------+-------------+--------+----+----+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -2.319 ; -74.185       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 1.075 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -106.836              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.319 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.332      ;
; -2.319 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.332      ;
; -2.319 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.332      ;
; -2.319 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.332      ;
; -2.319 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.332      ;
; -2.319 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.332      ;
; -2.319 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.332      ;
; -2.319 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.332      ;
; -2.319 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.332      ;
; -2.284 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.297      ;
; -2.284 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.297      ;
; -2.284 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.297      ;
; -2.284 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.297      ;
; -2.284 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.297      ;
; -2.284 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.297      ;
; -2.284 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.297      ;
; -2.284 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.297      ;
; -2.284 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.297      ;
; -2.275 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.288      ;
; -2.275 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.288      ;
; -2.275 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.288      ;
; -2.275 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.288      ;
; -2.275 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.288      ;
; -2.275 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.288      ;
; -2.275 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.288      ;
; -2.275 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.288      ;
; -2.275 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.288      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.260 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.273      ;
; -2.260 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.273      ;
; -2.260 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.273      ;
; -2.260 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.273      ;
; -2.260 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.273      ;
; -2.260 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.273      ;
; -2.260 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.273      ;
; -2.260 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.273      ;
; -2.260 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.273      ;
; -2.249 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.262      ;
; -2.249 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.262      ;
; -2.249 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.262      ;
; -2.249 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.262      ;
; -2.249 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.262      ;
; -2.249 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.262      ;
; -2.249 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.262      ;
; -2.249 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.262      ;
; -2.249 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.262      ;
; -2.240 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.253      ;
; -2.240 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.253      ;
; -2.240 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.253      ;
; -2.240 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.253      ;
; -2.240 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.253      ;
; -2.240 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.253      ;
; -2.240 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.253      ;
; -2.240 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.253      ;
; -2.240 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.253      ;
; -2.199 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.212      ;
; -2.199 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.212      ;
; -2.199 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.212      ;
; -2.199 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.212      ;
; -2.199 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.212      ;
; -2.199 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.212      ;
; -2.199 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.212      ;
; -2.199 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.212      ;
; -2.199 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.212      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.177 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.191      ;
; -2.177 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.191      ;
; -2.177 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.191      ;
; -2.177 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.191      ;
; -2.177 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.191      ;
; -2.177 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.191      ;
; -2.177 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.191      ;
; -2.177 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.191      ;
; -2.177 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.191      ;
; -2.140 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.154      ;
; -2.140 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.154      ;
; -2.140 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.154      ;
; -2.140 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.154      ;
; -2.140 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.154      ;
; -2.140 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.154      ;
; -2.140 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.154      ;
; -2.140 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.154      ;
; -2.140 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.154      ;
; -2.118 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.132      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.075 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.043      ; 0.753      ;
; 1.208 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.042      ; 0.885      ;
; 1.220 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.043      ; 0.898      ;
; 1.223 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.040      ; 0.898      ;
; 1.353 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.042      ; 1.030      ;
; 1.368 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.040      ; 1.043      ;
; 1.546 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 1.238      ;
; 1.691 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 1.383      ;
; 2.449 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.584      ;
; 2.449 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.584      ;
; 2.449 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.584      ;
; 2.449 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.584      ;
; 2.449 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.584      ;
; 2.449 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.584      ;
; 2.449 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.584      ;
; 2.449 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.584      ;
; 2.449 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.584      ;
; 2.459 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.594      ;
; 2.459 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.594      ;
; 2.459 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.594      ;
; 2.459 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.594      ;
; 2.459 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.594      ;
; 2.459 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.594      ;
; 2.459 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.594      ;
; 2.459 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.594      ;
; 2.459 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.594      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.502 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.637      ;
; 2.502 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.637      ;
; 2.502 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.637      ;
; 2.502 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.637      ;
; 2.502 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.637      ;
; 2.502 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.637      ;
; 2.502 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.637      ;
; 2.502 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.637      ;
; 2.502 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.637      ;
; 2.518 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.653      ;
; 2.518 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.653      ;
; 2.518 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.653      ;
; 2.518 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.653      ;
; 2.518 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.653      ;
; 2.518 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.653      ;
; 2.518 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.653      ;
; 2.518 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.653      ;
; 2.518 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.653      ;
; 2.561 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.697      ;
; 2.561 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.697      ;
; 2.561 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.697      ;
; 2.561 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.697      ;
; 2.561 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.697      ;
; 2.561 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.697      ;
; 2.561 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.697      ;
; 2.561 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.697      ;
; 2.561 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.697      ;
; 2.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.706      ;
; 2.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.706      ;
; 2.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.706      ;
; 2.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.706      ;
; 2.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.706      ;
; 2.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.706      ;
; 2.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.706      ;
; 2.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.706      ;
; 2.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.706      ;
; 2.576 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.709      ;
; 2.576 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.709      ;
; 2.576 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.709      ;
; 2.576 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.709      ;
; 2.576 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.709      ;
; 2.576 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.709      ;
; 2.576 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.709      ;
; 2.576 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.709      ;
; 2.576 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.709      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.718      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.718      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.718      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.718      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.718      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.718      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.718      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.718      ;
; 2.585 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.718      ;
; 2.595 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.731      ;
; 2.595 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.731      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst1                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst1                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst8                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst8                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1|clk                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1|clk                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst2|inst1|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst2|inst1|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst2|inst8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst2|inst8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 1.755 ; 1.755 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 1.663 ; 1.663 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 2.790 ; 2.790 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 2.392 ; 2.392 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 2.790 ; 2.790 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 2.308 ; 2.308 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 2.608 ; 2.608 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 2.538 ; 2.538 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 2.357 ; 2.357 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 0.130 ; 0.130 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 0.197 ; 0.197 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -1.637 ; -1.637 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -1.545 ; -1.545 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 0.327  ; 0.327  ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -1.744 ; -1.744 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.121 ; -2.121 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -1.843 ; -1.843 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.189 ; -2.189 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -1.983 ; -1.983 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -1.851 ; -1.851 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 0.306  ; 0.306  ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 0.327  ; 0.327  ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 4.420 ; 4.420 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 4.420 ; 4.420 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 3.706 ; 3.706 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 6.078 ; 6.078 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.502 ; 5.502 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.585 ; 5.585 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.631 ; 5.631 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.519 ; 5.519 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.613 ; 5.613 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.644 ; 5.644 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.519 ; 5.519 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.518 ; 5.518 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.664 ; 5.664 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.760 ; 5.760 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.790 ; 5.790 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.781 ; 5.781 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.666 ; 5.666 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.771 ; 5.771 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.792 ; 5.792 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 6.078 ; 6.078 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.579 ; 5.579 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.607 ; 5.607 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.709 ; 5.709 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.738 ; 5.738 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.646 ; 5.646 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.600 ; 5.600 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.644 ; 5.644 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.801 ; 5.801 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.582 ; 5.582 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.528 ; 5.528 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.738 ; 5.738 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.511 ; 5.511 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.562 ; 5.562 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 5.533 ; 5.533 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.502 ; 5.502 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.734 ; 5.734 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.534 ; 5.534 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.778 ; 5.778 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.410 ; 5.410 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.935 ; 5.935 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 6.466 ; 6.466 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 6.378 ; 6.378 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.371 ; 6.371 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 6.329 ; 6.329 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.251 ; 6.251 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.358 ; 6.358 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.466 ; 6.466 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 6.274 ; 6.274 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 6.363 ; 6.363 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.412 ; 6.412 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 4.275 ; 4.275 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 4.275 ; 4.275 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 3.706 ; 3.706 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.410 ; 5.410 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.502 ; 5.502 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.585 ; 5.585 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.631 ; 5.631 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.519 ; 5.519 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.613 ; 5.613 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.644 ; 5.644 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.519 ; 5.519 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.518 ; 5.518 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.664 ; 5.664 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.760 ; 5.760 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.790 ; 5.790 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.781 ; 5.781 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.666 ; 5.666 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.771 ; 5.771 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.792 ; 5.792 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 6.078 ; 6.078 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.579 ; 5.579 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.607 ; 5.607 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.709 ; 5.709 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.738 ; 5.738 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.646 ; 5.646 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.600 ; 5.600 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.644 ; 5.644 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.801 ; 5.801 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.582 ; 5.582 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.528 ; 5.528 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.738 ; 5.738 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.511 ; 5.511 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.562 ; 5.562 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 5.533 ; 5.533 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.502 ; 5.502 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.734 ; 5.734 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.534 ; 5.534 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.778 ; 5.778 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.410 ; 5.410 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.935 ; 5.935 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 6.036 ; 6.036 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 6.223 ; 6.223 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.214 ; 6.214 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 6.096 ; 6.096 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.087 ; 6.087 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.214 ; 6.214 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.325 ; 6.325 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 6.036 ; 6.036 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 6.129 ; 6.129 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.270 ; 6.270 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.508 ;    ;    ; 5.508 ;
; MBR_IN[1]  ; MPC[1]      ; 5.886 ;    ;    ; 5.886 ;
; MBR_IN[2]  ; MPC[2]      ; 5.438 ;    ;    ; 5.438 ;
; MBR_IN[3]  ; MPC[3]      ; 5.619 ;    ;    ; 5.619 ;
; MBR_IN[4]  ; MPC[4]      ; 5.612 ;    ;    ; 5.612 ;
; MBR_IN[5]  ; MPC[5]      ; 5.574 ;    ;    ; 5.574 ;
; MBR_IN[6]  ; MPC[6]      ; 3.212 ;    ;    ; 3.212 ;
; MBR_IN[7]  ; MPC[7]      ; 3.300 ;    ;    ; 3.300 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.508 ;    ;    ; 5.508 ;
; MBR_IN[1]  ; MPC[1]      ; 5.886 ;    ;    ; 5.886 ;
; MBR_IN[2]  ; MPC[2]      ; 5.438 ;    ;    ; 5.438 ;
; MBR_IN[3]  ; MPC[3]      ; 5.619 ;    ;    ; 5.619 ;
; MBR_IN[4]  ; MPC[4]      ; 5.612 ;    ;    ; 5.612 ;
; MBR_IN[5]  ; MPC[5]      ; 5.574 ;    ;    ; 5.574 ;
; MBR_IN[6]  ; MPC[6]      ; 3.212 ;    ;    ; 3.212 ;
; MBR_IN[7]  ; MPC[7]      ; 3.300 ;    ;    ; 3.300 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.706   ; 1.075 ; N/A      ; N/A     ; -2.277              ;
;  CLOCK           ; -7.706   ; 1.075 ; N/A      ; N/A     ; -2.277              ;
; Design-wide TNS  ; -245.371 ; 0.0   ; 0.0      ; 0.0     ; -170.337            ;
;  CLOCK           ; -245.371 ; 0.000 ; N/A      ; N/A     ; -170.337            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 4.607 ; 4.607 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 4.078 ; 4.078 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 7.872 ; 7.872 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 6.540 ; 6.540 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 7.872 ; 7.872 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 6.309 ; 6.309 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 7.490 ; 7.490 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 7.143 ; 7.143 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 6.806 ; 6.806 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 2.432 ; 2.432 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 2.701 ; 2.701 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -1.637 ; -1.637 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -1.545 ; -1.545 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 0.327  ; 0.327  ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -1.744 ; -1.744 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.121 ; -2.121 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -1.843 ; -1.843 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.189 ; -2.189 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -1.983 ; -1.983 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -1.851 ; -1.851 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 0.306  ; 0.306  ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 0.327  ; 0.327  ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 10.459 ; 10.459 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 10.459 ; 10.459 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 8.132  ; 8.132  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 13.583 ; 13.583 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 11.824 ; 11.824 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 12.156 ; 12.156 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 12.198 ; 12.198 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 11.840 ; 11.840 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 12.183 ; 12.183 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 12.214 ; 12.214 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 11.850 ; 11.850 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 11.855 ; 11.855 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 12.273 ; 12.273 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 12.621 ; 12.621 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 12.680 ; 12.680 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 12.656 ; 12.656 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 12.288 ; 12.288 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 12.652 ; 12.652 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 12.577 ; 12.577 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 13.583 ; 13.583 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 11.947 ; 11.947 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 12.207 ; 12.207 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 12.542 ; 12.542 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 12.482 ; 12.482 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 12.237 ; 12.237 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 12.191 ; 12.191 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 12.232 ; 12.232 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 12.906 ; 12.906 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 11.955 ; 11.955 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 11.870 ; 11.870 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 12.632 ; 12.632 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 11.852 ; 11.852 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 11.915 ; 11.915 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 11.872 ; 11.872 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 11.844 ; 11.844 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 12.585 ; 12.585 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 11.876 ; 11.876 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 12.674 ; 12.674 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 11.500 ; 11.500 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 13.284 ; 13.284 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 15.063 ; 15.063 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 14.444 ; 14.444 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 14.614 ; 14.614 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 14.341 ; 14.341 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 14.354 ; 14.354 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 14.605 ; 14.605 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 15.063 ; 15.063 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 14.286 ; 14.286 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 14.614 ; 14.614 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 14.789 ; 14.789 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 4.275 ; 4.275 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 4.275 ; 4.275 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 3.706 ; 3.706 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.410 ; 5.410 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.502 ; 5.502 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.585 ; 5.585 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.631 ; 5.631 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.519 ; 5.519 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.613 ; 5.613 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.644 ; 5.644 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.519 ; 5.519 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.518 ; 5.518 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.664 ; 5.664 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.760 ; 5.760 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.790 ; 5.790 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.781 ; 5.781 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.666 ; 5.666 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.771 ; 5.771 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.792 ; 5.792 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 6.078 ; 6.078 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.579 ; 5.579 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.607 ; 5.607 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.709 ; 5.709 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.738 ; 5.738 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.646 ; 5.646 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.600 ; 5.600 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.644 ; 5.644 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.801 ; 5.801 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.582 ; 5.582 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.528 ; 5.528 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.738 ; 5.738 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.511 ; 5.511 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.562 ; 5.562 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 5.533 ; 5.533 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.502 ; 5.502 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.734 ; 5.734 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.534 ; 5.534 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.778 ; 5.778 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.410 ; 5.410 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.935 ; 5.935 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 6.036 ; 6.036 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 6.223 ; 6.223 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.214 ; 6.214 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 6.096 ; 6.096 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.087 ; 6.087 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.214 ; 6.214 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.325 ; 6.325 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 6.036 ; 6.036 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 6.129 ; 6.129 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.270 ; 6.270 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 12.664 ;    ;    ; 12.664 ;
; MBR_IN[1]  ; MPC[1]      ; 13.956 ;    ;    ; 13.956 ;
; MBR_IN[2]  ; MPC[2]      ; 12.436 ;    ;    ; 12.436 ;
; MBR_IN[3]  ; MPC[3]      ; 13.252 ;    ;    ; 13.252 ;
; MBR_IN[4]  ; MPC[4]      ; 13.205 ;    ;    ; 13.205 ;
; MBR_IN[5]  ; MPC[5]      ; 13.270 ;    ;    ; 13.270 ;
; MBR_IN[6]  ; MPC[6]      ; 8.512  ;    ;    ; 8.512  ;
; MBR_IN[7]  ; MPC[7]      ; 8.815  ;    ;    ; 8.815  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.508 ;    ;    ; 5.508 ;
; MBR_IN[1]  ; MPC[1]      ; 5.886 ;    ;    ; 5.886 ;
; MBR_IN[2]  ; MPC[2]      ; 5.438 ;    ;    ; 5.438 ;
; MBR_IN[3]  ; MPC[3]      ; 5.619 ;    ;    ; 5.619 ;
; MBR_IN[4]  ; MPC[4]      ; 5.612 ;    ;    ; 5.612 ;
; MBR_IN[5]  ; MPC[5]      ; 5.574 ;    ;    ; 5.574 ;
; MBR_IN[6]  ; MPC[6]      ; 3.212 ;    ;    ; 3.212 ;
; MBR_IN[7]  ; MPC[7]      ; 3.300 ;    ;    ; 3.300 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 9        ; 8        ; 684      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 9        ; 8        ; 684      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 497   ; 497  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 02 15:32:05 2024
Info: Command: quartus_sta MIC1 -c MIC1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.706
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.706      -245.371 CLOCK 
Info (332146): Worst-case hold slack is 2.427
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.427         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.277      -170.337 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.319       -74.185 CLOCK 
Info (332146): Worst-case hold slack is 1.075
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.075         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -106.836 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 327 megabytes
    Info: Processing ended: Mon Dec 02 15:32:07 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


