

================================================================
== Vitis HLS Report for 'relu_fwd'
================================================================
* Date:           Thu May  5 12:15:41 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_fwd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_18_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_28_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    174|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     687|    909|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    194|    -|
|Register         |        -|    -|     276|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     963|   1277|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+-----+-----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------+------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  150|  232|    0|
    |gmem_m_axi_U  |gmem_m_axi  |        2|   0|  537|  677|    0|
    +--------------+------------+---------+----+-----+-----+-----+
    |Total         |            |        2|   0|  687|  909|    0|
    +--------------+------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  | Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |ybuf_V_U  |ybuf_V  |        1|  0|   0|    0|   100|   15|     1|         1500|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |        |        1|  0|   0|    0|   100|   15|     1|         1500|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_210_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln28_fu_266_p2                 |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state20                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1494_fu_229_p2              |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln18_1_fu_216_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln18_fu_181_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln28_fu_272_p2                |      icmp|   0|  0|  17|          31|          31|
    |ybuf_V_d0                          |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 174|         184|          92|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  81|         17|    1|         17|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |   9|          2|    1|          2|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_1_reg_170              |   9|          2|   31|         62|
    |i_reg_159                |   9|          2|   31|         62|
    |ybuf_V_address0          |  14|          3|    7|         21|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 194|         42|   79|        180|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |dim_read_reg_290                   |  32|   0|   32|          0|
    |empty_19_reg_327                   |   7|   0|    7|          0|
    |empty_19_reg_327_pp0_iter1_reg     |   7|   0|    7|          0|
    |gmem_addr_reg_306                  |  32|   0|   32|          0|
    |i_1_reg_170                        |  31|   0|   31|          0|
    |i_reg_159                          |  31|   0|   31|          0|
    |icmp_ln18_1_reg_323                |   1|   0|    1|          0|
    |icmp_ln18_1_reg_323_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln18_reg_302                  |   1|   0|    1|          0|
    |icmp_ln28_reg_353                  |   1|   0|    1|          0|
    |icmp_ln28_reg_353_pp1_iter1_reg    |   1|   0|    1|          0|
    |trunc_ln14_reg_337                 |  15|   0|   15|          0|
    |trunc_ln18_reg_312                 |  31|   0|   31|          0|
    |xbuf_V_reg_332                     |  16|   0|   16|          0|
    |y_read_reg_297                     |  32|   0|   32|          0|
    |ybuf_V_load_reg_362                |  15|   0|   15|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 276|   0|  276|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR    |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR    |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|      relu_fwd|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|      relu_fwd|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|      relu_fwd|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 20 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 16 14 
14 --> 15 
15 --> 13 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 21 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 200, void @empty_11, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim"   --->   Operation 32 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 33 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 34 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%ybuf_V = alloca i32 1" [relu_fwd/main.cpp:15]   --->   Operation 35 'alloca' 'ybuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 100> <RAM>
ST_1 : Operation 36 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp_sgt  i32 %dim_read, i32 0" [relu_fwd/main.cpp:18]   --->   Operation 36 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %._crit_edge, void %.lr.ph52" [relu_fwd/main.cpp:18]   --->   Operation 37 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [relu_fwd/main.cpp:18]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i31 %trunc_ln" [relu_fwd/main.cpp:18]   --->   Operation 39 'sext' 'sext_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln18" [relu_fwd/main.cpp:18]   --->   Operation 40 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 41 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 42 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 43 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 44 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 45 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 46 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 47 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln18 = br void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [relu_fwd/main.cpp:18]   --->   Operation 49 'br' 'br_ln18' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.52>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph52, i31 %add_ln18, void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split" [relu_fwd/main.cpp:18]   --->   Operation 50 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (2.52ns)   --->   "%add_ln18 = add i31 %i, i31 1" [relu_fwd/main.cpp:18]   --->   Operation 51 'add' 'add_ln18' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln18_1 = icmp_eq  i31 %i, i31 %trunc_ln18" [relu_fwd/main.cpp:18]   --->   Operation 53 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 54 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void %.lr.ph" [relu_fwd/main.cpp:18]   --->   Operation 55 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%empty_19 = trunc i31 %i" [relu_fwd/main.cpp:18]   --->   Operation 56 'trunc' 'empty_19' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 57 [1/1] (7.30ns)   --->   "%xbuf_V = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr" [relu_fwd/main.cpp:19]   --->   Operation 57 'read' 'xbuf_V' <Predicate = (!icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i16 %xbuf_V" [relu_fwd/main.cpp:14]   --->   Operation 58 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [relu_fwd/main.cpp:18]   --->   Operation 59 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %xbuf_V, i16 0"   --->   Operation 60 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln18_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%i_cast_cast = zext i7 %empty_19" [relu_fwd/main.cpp:18]   --->   Operation 61 'zext' 'i_cast_cast' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%ybuf_V_addr = getelementptr i15 %ybuf_V, i32 0, i32 %i_cast_cast" [relu_fwd/main.cpp:18]   --->   Operation 62 'getelementptr' 'ybuf_V_addr' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.75ns)   --->   "%xbuf_V_1 = select i1 %icmp_ln1494, i15 %trunc_ln14, i15 0" [relu_fwd/main.cpp:20]   --->   Operation 63 'select' 'xbuf_V_1' <Predicate = (!icmp_ln18_1)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln21 = store i15 %xbuf_V_1, i7 %ybuf_V_addr" [relu_fwd/main.cpp:21]   --->   Operation 64 'store' 'store_ln21' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 100> <RAM>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31" [relu_fwd/main.cpp:28]   --->   Operation 66 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i31 %trunc_ln1" [relu_fwd/main.cpp:28]   --->   Operation 67 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln28" [relu_fwd/main.cpp:28]   --->   Operation 68 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (7.30ns)   --->   "%empty_20 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %dim_read" [relu_fwd/main.cpp:28]   --->   Operation 69 'writereq' 'empty_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln28 = br void" [relu_fwd/main.cpp:28]   --->   Operation 70 'br' 'br_ln28' <Predicate = true> <Delay = 1.58>

State 13 <SV = 10> <Delay = 3.25>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln28, void %.split, i31 0, void %.lr.ph" [relu_fwd/main.cpp:28]   --->   Operation 71 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (2.52ns)   --->   "%add_ln28 = add i31 %i_1, i31 1" [relu_fwd/main.cpp:28]   --->   Operation 72 'add' 'add_ln28' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln28 = icmp_eq  i31 %i_1, i31 %trunc_ln18" [relu_fwd/main.cpp:28]   --->   Operation 74 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 75 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.split, void %._crit_edge.loopexit" [relu_fwd/main.cpp:28]   --->   Operation 76 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i31 %i_1" [relu_fwd/main.cpp:29]   --->   Operation 77 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i7 %trunc_ln29" [relu_fwd/main.cpp:29]   --->   Operation 78 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%ybuf_V_addr_1 = getelementptr i15 %ybuf_V, i32 0, i32 %zext_ln29" [relu_fwd/main.cpp:29]   --->   Operation 79 'getelementptr' 'ybuf_V_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_13 : Operation 80 [2/2] (3.25ns)   --->   "%ybuf_V_load = load i7 %ybuf_V_addr_1" [relu_fwd/main.cpp:29]   --->   Operation 80 'load' 'ybuf_V_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 100> <RAM>

State 14 <SV = 11> <Delay = 3.25>
ST_14 : Operation 81 [1/2] (3.25ns)   --->   "%ybuf_V_load = load i7 %ybuf_V_addr_1" [relu_fwd/main.cpp:29]   --->   Operation 81 'load' 'ybuf_V_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 100> <RAM>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [relu_fwd/main.cpp:28]   --->   Operation 82 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i15 %ybuf_V_load" [relu_fwd/main.cpp:29]   --->   Operation 83 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (7.30ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem_addr_1, i16 %zext_ln29_1, i2 3" [relu_fwd/main.cpp:29]   --->   Operation 84 'write' 'write_ln29' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 16 <SV = 11> <Delay = 7.30>
ST_16 : Operation 86 [5/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 86 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 12> <Delay = 7.30>
ST_17 : Operation 87 [4/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 87 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 13> <Delay = 7.30>
ST_18 : Operation 88 [3/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 88 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 14> <Delay = 7.30>
ST_19 : Operation 89 [2/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 89 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 7.30>
ST_20 : Operation 90 [1/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 90 'writeresp' 'empty_22' <Predicate = (icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln31 = br void %._crit_edge" [relu_fwd/main.cpp:31]   --->   Operation 91 'br' 'br_ln31' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [relu_fwd/main.cpp:31]   --->   Operation 92 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
dim_read          (read             ) [ 001111111111100000000]
y_read            (read             ) [ 001111111111100000000]
x_read            (read             ) [ 000000000000000000000]
ybuf_V            (alloca           ) [ 001111111111111100000]
icmp_ln18         (icmp             ) [ 011111111111111111111]
br_ln18           (br               ) [ 000000000000000000000]
trunc_ln          (partselect       ) [ 000000000000000000000]
sext_ln18         (sext             ) [ 000000000000000000000]
gmem_addr         (getelementptr    ) [ 001111111111000000000]
trunc_ln18        (trunc            ) [ 000000000111111100000]
empty             (readreq          ) [ 000000000000000000000]
br_ln18           (br               ) [ 000000001111000000000]
i                 (phi              ) [ 000000000100000000000]
add_ln18          (add              ) [ 000000001111000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000]
icmp_ln18_1       (icmp             ) [ 000000000111000000000]
empty_18          (speclooptripcount) [ 000000000000000000000]
br_ln18           (br               ) [ 000000000000000000000]
empty_19          (trunc            ) [ 000000000111000000000]
xbuf_V            (read             ) [ 000000000101000000000]
trunc_ln14        (trunc            ) [ 000000000101000000000]
specloopname_ln18 (specloopname     ) [ 000000000000000000000]
icmp_ln1494       (icmp             ) [ 000000000000000000000]
i_cast_cast       (zext             ) [ 000000000000000000000]
ybuf_V_addr       (getelementptr    ) [ 000000000000000000000]
xbuf_V_1          (select           ) [ 000000000000000000000]
store_ln21        (store            ) [ 000000000000000000000]
br_ln0            (br               ) [ 000000001111000000000]
trunc_ln1         (partselect       ) [ 000000000000000000000]
sext_ln28         (sext             ) [ 000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 000000000000011111111]
empty_20          (writereq         ) [ 000000000000000000000]
br_ln28           (br               ) [ 000000000000111100000]
i_1               (phi              ) [ 000000000000010000000]
add_ln28          (add              ) [ 000000000000111100000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000]
icmp_ln28         (icmp             ) [ 000000000000011100000]
empty_21          (speclooptripcount) [ 000000000000000000000]
br_ln28           (br               ) [ 000000000000000000000]
trunc_ln29        (trunc            ) [ 000000000000000000000]
zext_ln29         (zext             ) [ 000000000000000000000]
ybuf_V_addr_1     (getelementptr    ) [ 000000000000011000000]
ybuf_V_load       (load             ) [ 000000000000010100000]
specloopname_ln28 (specloopname     ) [ 000000000000000000000]
zext_ln29_1       (zext             ) [ 000000000000000000000]
write_ln29        (write            ) [ 000000000000000000000]
br_ln0            (br               ) [ 000000000000111100000]
empty_22          (writeresp        ) [ 000000000000000000000]
br_ln31           (br               ) [ 000000000000000000000]
ret_ln31          (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dim">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="ybuf_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ybuf_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="dim_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="y_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_readreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="1"/>
<pin id="117" dir="0" index="2" bw="32" slack="1"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="xbuf_V_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="9"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xbuf_V/10 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_writeresp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="9"/>
<pin id="129" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_20/12 empty_22/16 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln29_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="3"/>
<pin id="134" dir="0" index="2" bw="15" slack="0"/>
<pin id="135" dir="0" index="3" bw="1" slack="0"/>
<pin id="136" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/15 "/>
</bind>
</comp>

<comp id="140" class="1004" name="ybuf_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ybuf_V_addr/11 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="15" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln21/11 ybuf_V_load/13 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ybuf_V_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ybuf_V_addr_1/13 "/>
</bind>
</comp>

<comp id="159" class="1005" name="i_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="1"/>
<pin id="161" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="31" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="31" slack="1"/>
<pin id="172" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_1_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="31" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/13 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln18_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="0" index="3" bw="6" slack="0"/>
<pin id="192" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln18_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem_addr_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln18_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="7"/>
<pin id="209" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln18_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln18_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="31" slack="1"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="empty_19_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="0"/>
<pin id="223" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_19/9 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln14_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln1494_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="1"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_cast_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="2"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_cast/11 "/>
</bind>
</comp>

<comp id="238" class="1004" name="xbuf_V_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="15" slack="1"/>
<pin id="241" dir="0" index="2" bw="15" slack="0"/>
<pin id="242" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xbuf_V_1/11 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="9"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="0" index="3" bw="6" slack="0"/>
<pin id="251" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/12 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln28_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/12 "/>
</bind>
</comp>

<comp id="259" class="1004" name="gmem_addr_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/12 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln28_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/13 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln28_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="0"/>
<pin id="274" dir="0" index="1" bw="31" slack="3"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/13 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln29_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="31" slack="0"/>
<pin id="279" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/13 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln29_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/13 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln29_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="15" slack="1"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/15 "/>
</bind>
</comp>

<comp id="290" class="1005" name="dim_read_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="297" class="1005" name="y_read_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="9"/>
<pin id="299" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="302" class="1005" name="icmp_ln18_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="15"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="306" class="1005" name="gmem_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="1"/>
<pin id="308" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="312" class="1005" name="trunc_ln18_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="31" slack="1"/>
<pin id="314" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="318" class="1005" name="add_ln18_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln18_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="empty_19_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="2"/>
<pin id="329" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="332" class="1005" name="xbuf_V_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="1"/>
<pin id="334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="xbuf_V "/>
</bind>
</comp>

<comp id="337" class="1005" name="trunc_ln14_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="1"/>
<pin id="339" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="342" class="1005" name="gmem_addr_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="2"/>
<pin id="344" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="add_ln28_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="0"/>
<pin id="350" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="353" class="1005" name="icmp_ln28_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="357" class="1005" name="ybuf_V_addr_1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="1"/>
<pin id="359" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_V_addr_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="ybuf_V_load_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="15" slack="1"/>
<pin id="364" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="72" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="82" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="86" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="88" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="139"><net_src comp="90" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="152" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="96" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="108" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="200"><net_src comp="187" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="214"><net_src comp="163" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="163" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="163" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="120" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="78" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="243"><net_src comp="229" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="80" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="258"><net_src comp="246" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="259" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="270"><net_src comp="174" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="174" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="174" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="293"><net_src comp="96" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="300"><net_src comp="102" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="305"><net_src comp="181" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="201" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="315"><net_src comp="207" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="321"><net_src comp="210" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="326"><net_src comp="216" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="221" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="335"><net_src comp="120" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="340"><net_src comp="225" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="345"><net_src comp="259" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="351"><net_src comp="266" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="356"><net_src comp="272" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="152" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="365"><net_src comp="146" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="286" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {12 15 16 17 18 19 20 }
 - Input state : 
	Port: relu_fwd : gmem | {2 3 4 5 6 7 8 10 }
	Port: relu_fwd : x | {1 }
	Port: relu_fwd : y | {1 }
	Port: relu_fwd : dim | {1 }
  - Chain level:
	State 1
		br_ln18 : 1
		sext_ln18 : 1
		gmem_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln18 : 1
		icmp_ln18_1 : 1
		br_ln18 : 2
		empty_19 : 1
	State 10
	State 11
		ybuf_V_addr : 1
		xbuf_V_1 : 1
		store_ln21 : 2
	State 12
		sext_ln28 : 1
		gmem_addr_1 : 2
		empty_20 : 3
	State 13
		add_ln28 : 1
		icmp_ln28 : 1
		br_ln28 : 2
		trunc_ln29 : 1
		zext_ln29 : 2
		ybuf_V_addr_1 : 3
		ybuf_V_load : 4
	State 14
	State 15
		write_ln29 : 1
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln18_fu_210     |    0    |    38   |
|          |     add_ln28_fu_266     |    0    |    38   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln18_fu_181    |    0    |    18   |
|   icmp   |    icmp_ln18_1_fu_216   |    0    |    17   |
|          |    icmp_ln1494_fu_229   |    0    |    13   |
|          |     icmp_ln28_fu_272    |    0    |    17   |
|----------|-------------------------|---------|---------|
|  select  |     xbuf_V_1_fu_238     |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |   dim_read_read_fu_96   |    0    |    0    |
|   read   |    y_read_read_fu_102   |    0    |    0    |
|          |    x_read_read_fu_108   |    0    |    0    |
|          |    xbuf_V_read_fu_120   |    0    |    0    |
|----------|-------------------------|---------|---------|
|  readreq |    grp_readreq_fu_114   |    0    |    0    |
|----------|-------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_125  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln29_write_fu_131 |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     trunc_ln_fu_187     |    0    |    0    |
|          |     trunc_ln1_fu_246    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     sext_ln18_fu_197    |    0    |    0    |
|          |     sext_ln28_fu_255    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln18_fu_207    |    0    |    0    |
|   trunc  |     empty_19_fu_221     |    0    |    0    |
|          |    trunc_ln14_fu_225    |    0    |    0    |
|          |    trunc_ln29_fu_277    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    i_cast_cast_fu_234   |    0    |    0    |
|   zext   |     zext_ln29_fu_281    |    0    |    0    |
|          |    zext_ln29_1_fu_286   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   156   |
|----------|-------------------------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|ybuf_V|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    1   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln18_reg_318  |   31   |
|   add_ln28_reg_348  |   31   |
|   dim_read_reg_290  |   32   |
|   empty_19_reg_327  |    7   |
| gmem_addr_1_reg_342 |   16   |
|  gmem_addr_reg_306  |   16   |
|     i_1_reg_170     |   31   |
|      i_reg_159      |   31   |
| icmp_ln18_1_reg_323 |    1   |
|  icmp_ln18_reg_302  |    1   |
|  icmp_ln28_reg_353  |    1   |
|  trunc_ln14_reg_337 |   15   |
|  trunc_ln18_reg_312 |   31   |
|    xbuf_V_reg_332   |   16   |
|    y_read_reg_297   |   32   |
|ybuf_V_addr_1_reg_357|    7   |
| ybuf_V_load_reg_362 |   15   |
+---------------------+--------+
|        Total        |   314  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_125 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_125 |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_146  |  p0  |   3  |   7  |   21   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   55   ||  4.8833 ||    23   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   156  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   23   |
|  Register |    -   |    -   |   314  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   314  |   179  |
+-----------+--------+--------+--------+--------+
