
LAB_PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d8b4  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  0800da50  0800da50  0001da50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dc80  0800dc80  00020420  2**0
                  CONTENTS
  4 .ARM          00000008  0800dc80  0800dc80  0001dc80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dc88  0800dc88  00020420  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dc88  0800dc88  0001dc88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dc8c  0800dc8c  0001dc8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000420  20000000  0800dc90  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f7c  20000420  0800e0b0  00020420  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000139c  0800e0b0  0002139c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020420  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015e53  00000000  00000000  00020450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a51  00000000  00000000  000362a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  00038cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001148  00000000  00000000  00039f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018caf  00000000  00000000  0003b088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001702f  00000000  00000000  00053d37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e940  00000000  00000000  0006ad66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001096a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005838  00000000  00000000  001096f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000420 	.word	0x20000420
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800da34 	.word	0x0800da34

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000424 	.word	0x20000424
 80001d4:	0800da34 	.word	0x0800da34

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b992 	b.w	8000edc <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f824 	bl	8000c0c <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__aeabi_d2ulz>:
 8000bd0:	b5d0      	push	{r4, r6, r7, lr}
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	; (8000c04 <__aeabi_d2ulz+0x34>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	4606      	mov	r6, r0
 8000bd8:	460f      	mov	r7, r1
 8000bda:	f7ff fcb9 	bl	8000550 <__aeabi_dmul>
 8000bde:	f000 f97f 	bl	8000ee0 <__aeabi_d2uiz>
 8000be2:	4604      	mov	r4, r0
 8000be4:	f7ff fc3a 	bl	800045c <__aeabi_ui2d>
 8000be8:	4b07      	ldr	r3, [pc, #28]	; (8000c08 <__aeabi_d2ulz+0x38>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	f7ff fcb0 	bl	8000550 <__aeabi_dmul>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	4630      	mov	r0, r6
 8000bf6:	4639      	mov	r1, r7
 8000bf8:	f7ff faf2 	bl	80001e0 <__aeabi_dsub>
 8000bfc:	f000 f970 	bl	8000ee0 <__aeabi_d2uiz>
 8000c00:	4621      	mov	r1, r4
 8000c02:	bdd0      	pop	{r4, r6, r7, pc}
 8000c04:	3df00000 	.word	0x3df00000
 8000c08:	41f00000 	.word	0x41f00000

08000c0c <__udivmoddi4>:
 8000c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c10:	9d08      	ldr	r5, [sp, #32]
 8000c12:	4604      	mov	r4, r0
 8000c14:	468e      	mov	lr, r1
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d14d      	bne.n	8000cb6 <__udivmoddi4+0xaa>
 8000c1a:	428a      	cmp	r2, r1
 8000c1c:	4694      	mov	ip, r2
 8000c1e:	d969      	bls.n	8000cf4 <__udivmoddi4+0xe8>
 8000c20:	fab2 f282 	clz	r2, r2
 8000c24:	b152      	cbz	r2, 8000c3c <__udivmoddi4+0x30>
 8000c26:	fa01 f302 	lsl.w	r3, r1, r2
 8000c2a:	f1c2 0120 	rsb	r1, r2, #32
 8000c2e:	fa20 f101 	lsr.w	r1, r0, r1
 8000c32:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c36:	ea41 0e03 	orr.w	lr, r1, r3
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c40:	0c21      	lsrs	r1, r4, #16
 8000c42:	fbbe f6f8 	udiv	r6, lr, r8
 8000c46:	fa1f f78c 	uxth.w	r7, ip
 8000c4a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c52:	fb06 f107 	mul.w	r1, r6, r7
 8000c56:	4299      	cmp	r1, r3
 8000c58:	d90a      	bls.n	8000c70 <__udivmoddi4+0x64>
 8000c5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c62:	f080 811f 	bcs.w	8000ea4 <__udivmoddi4+0x298>
 8000c66:	4299      	cmp	r1, r3
 8000c68:	f240 811c 	bls.w	8000ea4 <__udivmoddi4+0x298>
 8000c6c:	3e02      	subs	r6, #2
 8000c6e:	4463      	add	r3, ip
 8000c70:	1a5b      	subs	r3, r3, r1
 8000c72:	b2a4      	uxth	r4, r4
 8000c74:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c78:	fb08 3310 	mls	r3, r8, r0, r3
 8000c7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c80:	fb00 f707 	mul.w	r7, r0, r7
 8000c84:	42a7      	cmp	r7, r4
 8000c86:	d90a      	bls.n	8000c9e <__udivmoddi4+0x92>
 8000c88:	eb1c 0404 	adds.w	r4, ip, r4
 8000c8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c90:	f080 810a 	bcs.w	8000ea8 <__udivmoddi4+0x29c>
 8000c94:	42a7      	cmp	r7, r4
 8000c96:	f240 8107 	bls.w	8000ea8 <__udivmoddi4+0x29c>
 8000c9a:	4464      	add	r4, ip
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca2:	1be4      	subs	r4, r4, r7
 8000ca4:	2600      	movs	r6, #0
 8000ca6:	b11d      	cbz	r5, 8000cb0 <__udivmoddi4+0xa4>
 8000ca8:	40d4      	lsrs	r4, r2
 8000caa:	2300      	movs	r3, #0
 8000cac:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb0:	4631      	mov	r1, r6
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	428b      	cmp	r3, r1
 8000cb8:	d909      	bls.n	8000cce <__udivmoddi4+0xc2>
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	f000 80ef 	beq.w	8000e9e <__udivmoddi4+0x292>
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc6:	4630      	mov	r0, r6
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	fab3 f683 	clz	r6, r3
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	d14a      	bne.n	8000d6c <__udivmoddi4+0x160>
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xd4>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 80f9 	bhi.w	8000ed2 <__udivmoddi4+0x2c6>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	469e      	mov	lr, r3
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e0      	beq.n	8000cb0 <__udivmoddi4+0xa4>
 8000cee:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cf2:	e7dd      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000cf4:	b902      	cbnz	r2, 8000cf8 <__udivmoddi4+0xec>
 8000cf6:	deff      	udf	#255	; 0xff
 8000cf8:	fab2 f282 	clz	r2, r2
 8000cfc:	2a00      	cmp	r2, #0
 8000cfe:	f040 8092 	bne.w	8000e26 <__udivmoddi4+0x21a>
 8000d02:	eba1 010c 	sub.w	r1, r1, ip
 8000d06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0a:	fa1f fe8c 	uxth.w	lr, ip
 8000d0e:	2601      	movs	r6, #1
 8000d10:	0c20      	lsrs	r0, r4, #16
 8000d12:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d16:	fb07 1113 	mls	r1, r7, r3, r1
 8000d1a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1e:	fb0e f003 	mul.w	r0, lr, r3
 8000d22:	4288      	cmp	r0, r1
 8000d24:	d908      	bls.n	8000d38 <__udivmoddi4+0x12c>
 8000d26:	eb1c 0101 	adds.w	r1, ip, r1
 8000d2a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d2e:	d202      	bcs.n	8000d36 <__udivmoddi4+0x12a>
 8000d30:	4288      	cmp	r0, r1
 8000d32:	f200 80cb 	bhi.w	8000ecc <__udivmoddi4+0x2c0>
 8000d36:	4643      	mov	r3, r8
 8000d38:	1a09      	subs	r1, r1, r0
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d40:	fb07 1110 	mls	r1, r7, r0, r1
 8000d44:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d48:	fb0e fe00 	mul.w	lr, lr, r0
 8000d4c:	45a6      	cmp	lr, r4
 8000d4e:	d908      	bls.n	8000d62 <__udivmoddi4+0x156>
 8000d50:	eb1c 0404 	adds.w	r4, ip, r4
 8000d54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d58:	d202      	bcs.n	8000d60 <__udivmoddi4+0x154>
 8000d5a:	45a6      	cmp	lr, r4
 8000d5c:	f200 80bb 	bhi.w	8000ed6 <__udivmoddi4+0x2ca>
 8000d60:	4608      	mov	r0, r1
 8000d62:	eba4 040e 	sub.w	r4, r4, lr
 8000d66:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d6a:	e79c      	b.n	8000ca6 <__udivmoddi4+0x9a>
 8000d6c:	f1c6 0720 	rsb	r7, r6, #32
 8000d70:	40b3      	lsls	r3, r6
 8000d72:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d76:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d82:	431c      	orrs	r4, r3
 8000d84:	40f9      	lsrs	r1, r7
 8000d86:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d92:	0c20      	lsrs	r0, r4, #16
 8000d94:	fa1f fe8c 	uxth.w	lr, ip
 8000d98:	fb09 1118 	mls	r1, r9, r8, r1
 8000d9c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000da0:	fb08 f00e 	mul.w	r0, r8, lr
 8000da4:	4288      	cmp	r0, r1
 8000da6:	fa02 f206 	lsl.w	r2, r2, r6
 8000daa:	d90b      	bls.n	8000dc4 <__udivmoddi4+0x1b8>
 8000dac:	eb1c 0101 	adds.w	r1, ip, r1
 8000db0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db4:	f080 8088 	bcs.w	8000ec8 <__udivmoddi4+0x2bc>
 8000db8:	4288      	cmp	r0, r1
 8000dba:	f240 8085 	bls.w	8000ec8 <__udivmoddi4+0x2bc>
 8000dbe:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc2:	4461      	add	r1, ip
 8000dc4:	1a09      	subs	r1, r1, r0
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dcc:	fb09 1110 	mls	r1, r9, r0, r1
 8000dd0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	458e      	cmp	lr, r1
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x1e2>
 8000ddc:	eb1c 0101 	adds.w	r1, ip, r1
 8000de0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de4:	d26c      	bcs.n	8000ec0 <__udivmoddi4+0x2b4>
 8000de6:	458e      	cmp	lr, r1
 8000de8:	d96a      	bls.n	8000ec0 <__udivmoddi4+0x2b4>
 8000dea:	3802      	subs	r0, #2
 8000dec:	4461      	add	r1, ip
 8000dee:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000df2:	fba0 9402 	umull	r9, r4, r0, r2
 8000df6:	eba1 010e 	sub.w	r1, r1, lr
 8000dfa:	42a1      	cmp	r1, r4
 8000dfc:	46c8      	mov	r8, r9
 8000dfe:	46a6      	mov	lr, r4
 8000e00:	d356      	bcc.n	8000eb0 <__udivmoddi4+0x2a4>
 8000e02:	d053      	beq.n	8000eac <__udivmoddi4+0x2a0>
 8000e04:	b15d      	cbz	r5, 8000e1e <__udivmoddi4+0x212>
 8000e06:	ebb3 0208 	subs.w	r2, r3, r8
 8000e0a:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0e:	fa01 f707 	lsl.w	r7, r1, r7
 8000e12:	fa22 f306 	lsr.w	r3, r2, r6
 8000e16:	40f1      	lsrs	r1, r6
 8000e18:	431f      	orrs	r7, r3
 8000e1a:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1e:	2600      	movs	r6, #0
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	f1c2 0320 	rsb	r3, r2, #32
 8000e2a:	40d8      	lsrs	r0, r3
 8000e2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e30:	fa21 f303 	lsr.w	r3, r1, r3
 8000e34:	4091      	lsls	r1, r2
 8000e36:	4301      	orrs	r1, r0
 8000e38:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e3c:	fa1f fe8c 	uxth.w	lr, ip
 8000e40:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e44:	fb07 3610 	mls	r6, r7, r0, r3
 8000e48:	0c0b      	lsrs	r3, r1, #16
 8000e4a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e52:	429e      	cmp	r6, r3
 8000e54:	fa04 f402 	lsl.w	r4, r4, r2
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x260>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e62:	d22f      	bcs.n	8000ec4 <__udivmoddi4+0x2b8>
 8000e64:	429e      	cmp	r6, r3
 8000e66:	d92d      	bls.n	8000ec4 <__udivmoddi4+0x2b8>
 8000e68:	3802      	subs	r0, #2
 8000e6a:	4463      	add	r3, ip
 8000e6c:	1b9b      	subs	r3, r3, r6
 8000e6e:	b289      	uxth	r1, r1
 8000e70:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e74:	fb07 3316 	mls	r3, r7, r6, r3
 8000e78:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e80:	428b      	cmp	r3, r1
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x28a>
 8000e84:	eb1c 0101 	adds.w	r1, ip, r1
 8000e88:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e8c:	d216      	bcs.n	8000ebc <__udivmoddi4+0x2b0>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d914      	bls.n	8000ebc <__udivmoddi4+0x2b0>
 8000e92:	3e02      	subs	r6, #2
 8000e94:	4461      	add	r1, ip
 8000e96:	1ac9      	subs	r1, r1, r3
 8000e98:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e9c:	e738      	b.n	8000d10 <__udivmoddi4+0x104>
 8000e9e:	462e      	mov	r6, r5
 8000ea0:	4628      	mov	r0, r5
 8000ea2:	e705      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000ea4:	4606      	mov	r6, r0
 8000ea6:	e6e3      	b.n	8000c70 <__udivmoddi4+0x64>
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	e6f8      	b.n	8000c9e <__udivmoddi4+0x92>
 8000eac:	454b      	cmp	r3, r9
 8000eae:	d2a9      	bcs.n	8000e04 <__udivmoddi4+0x1f8>
 8000eb0:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb8:	3801      	subs	r0, #1
 8000eba:	e7a3      	b.n	8000e04 <__udivmoddi4+0x1f8>
 8000ebc:	4646      	mov	r6, r8
 8000ebe:	e7ea      	b.n	8000e96 <__udivmoddi4+0x28a>
 8000ec0:	4620      	mov	r0, r4
 8000ec2:	e794      	b.n	8000dee <__udivmoddi4+0x1e2>
 8000ec4:	4640      	mov	r0, r8
 8000ec6:	e7d1      	b.n	8000e6c <__udivmoddi4+0x260>
 8000ec8:	46d0      	mov	r8, sl
 8000eca:	e77b      	b.n	8000dc4 <__udivmoddi4+0x1b8>
 8000ecc:	3b02      	subs	r3, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	e732      	b.n	8000d38 <__udivmoddi4+0x12c>
 8000ed2:	4630      	mov	r0, r6
 8000ed4:	e709      	b.n	8000cea <__udivmoddi4+0xde>
 8000ed6:	4464      	add	r4, ip
 8000ed8:	3802      	subs	r0, #2
 8000eda:	e742      	b.n	8000d62 <__udivmoddi4+0x156>

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <__aeabi_d2uiz>:
 8000ee0:	004a      	lsls	r2, r1, #1
 8000ee2:	d211      	bcs.n	8000f08 <__aeabi_d2uiz+0x28>
 8000ee4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ee8:	d211      	bcs.n	8000f0e <__aeabi_d2uiz+0x2e>
 8000eea:	d50d      	bpl.n	8000f08 <__aeabi_d2uiz+0x28>
 8000eec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ef0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ef4:	d40e      	bmi.n	8000f14 <__aeabi_d2uiz+0x34>
 8000ef6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000efa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000efe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f02:	fa23 f002 	lsr.w	r0, r3, r2
 8000f06:	4770      	bx	lr
 8000f08:	f04f 0000 	mov.w	r0, #0
 8000f0c:	4770      	bx	lr
 8000f0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000f12:	d102      	bne.n	8000f1a <__aeabi_d2uiz+0x3a>
 8000f14:	f04f 30ff 	mov.w	r0, #4294967295
 8000f18:	4770      	bx	lr
 8000f1a:	f04f 0000 	mov.w	r0, #0
 8000f1e:	4770      	bx	lr

08000f20 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <modbus_1t5_Timeout+0x1c>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	751a      	strb	r2, [r3, #20]
}
 8000f30:	bf00      	nop
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	2000043c 	.word	0x2000043c

08000f40 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000f48:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <modbus_3t5_Timeout+0x1c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	755a      	strb	r2, [r3, #21]
}
 8000f50:	bf00      	nop
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	2000043c 	.word	0x2000043c

08000f60 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 8000f6a:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <modbus_UART_Recived+0x60>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2201      	movs	r2, #1
 8000f70:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 8000f72:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <modbus_UART_Recived+0x60>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8000f7a:	1c59      	adds	r1, r3, #1
 8000f7c:	b289      	uxth	r1, r1
 8000f7e:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 8000f82:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000f86:	d210      	bcs.n	8000faa <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f88:	4b0d      	ldr	r3, [pc, #52]	; (8000fc0 <modbus_UART_Recived+0x60>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	68d8      	ldr	r0, [r3, #12]
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <modbus_UART_Recived+0x60>)
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	4b0b      	ldr	r3, [pc, #44]	; (8000fc0 <modbus_UART_Recived+0x60>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000f9a:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000f9e:	4413      	add	r3, r2
 8000fa0:	3302      	adds	r3, #2
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f009 f84b 	bl	800a040 <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000faa:	4b05      	ldr	r3, [pc, #20]	; (8000fc0 <modbus_UART_Recived+0x60>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	691b      	ldr	r3, [r3, #16]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000fb6:	bf00      	nop
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	2000043c 	.word	0x2000043c

08000fc4 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000fce:	4a24      	ldr	r2, [pc, #144]	; (8001060 <Modbus_init+0x9c>)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000fd4:	4b22      	ldr	r3, [pc, #136]	; (8001060 <Modbus_init+0x9c>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	683a      	ldr	r2, [r7, #0]
 8000fda:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8000fdc:	4b20      	ldr	r3, [pc, #128]	; (8001060 <Modbus_init+0x9c>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	691b      	ldr	r3, [r3, #16]
 8000fe2:	4a20      	ldr	r2, [pc, #128]	; (8001064 <Modbus_init+0xa0>)
 8000fe4:	2114      	movs	r1, #20
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f008 fa2e 	bl	8009448 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000fec:	4b1c      	ldr	r3, [pc, #112]	; (8001060 <Modbus_init+0x9c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	691b      	ldr	r3, [r3, #16]
 8000ff2:	4a1d      	ldr	r2, [pc, #116]	; (8001068 <Modbus_init+0xa4>)
 8000ff4:	210e      	movs	r1, #14
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f008 fa26 	bl	8009448 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8000ffc:	4b18      	ldr	r3, [pc, #96]	; (8001060 <Modbus_init+0x9c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	68db      	ldr	r3, [r3, #12]
 8001002:	4a1a      	ldr	r2, [pc, #104]	; (800106c <Modbus_init+0xa8>)
 8001004:	2103      	movs	r1, #3
 8001006:	4618      	mov	r0, r3
 8001008:	f008 ff72 	bl	8009ef0 <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 800100c:	4b14      	ldr	r3, [pc, #80]	; (8001060 <Modbus_init+0x9c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	68d8      	ldr	r0, [r3, #12]
 8001012:	4b13      	ldr	r3, [pc, #76]	; (8001060 <Modbus_init+0x9c>)
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	4b12      	ldr	r3, [pc, #72]	; (8001060 <Modbus_init+0x9c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800101e:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001022:	4413      	add	r3, r2
 8001024:	3302      	adds	r3, #2
 8001026:	2201      	movs	r2, #1
 8001028:	4619      	mov	r1, r3
 800102a:	f009 f809 	bl	800a040 <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 800102e:	4b0c      	ldr	r3, [pc, #48]	; (8001060 <Modbus_init+0x9c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	691b      	ldr	r3, [r3, #16]
 8001034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001038:	b2db      	uxtb	r3, r3
 800103a:	2b01      	cmp	r3, #1
 800103c:	d10c      	bne.n	8001058 <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 800103e:	4b08      	ldr	r3, [pc, #32]	; (8001060 <Modbus_init+0x9c>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	691b      	ldr	r3, [r3, #16]
 8001044:	4618      	mov	r0, r3
 8001046:	f007 faa9 	bl	800859c <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 800104a:	4b05      	ldr	r3, [pc, #20]	; (8001060 <Modbus_init+0x9c>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	691b      	ldr	r3, [r3, #16]
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f007 fce8 	bl	8008a28 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	2000043c 	.word	0x2000043c
 8001064:	08000f21 	.word	0x08000f21
 8001068:	08000f41 	.word	0x08000f41
 800106c:	08000f61 	.word	0x08000f61

08001070 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 800107c:	23ff      	movs	r3, #255	; 0xff
 800107e:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001080:	23ff      	movs	r3, #255	; 0xff
 8001082:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001084:	e013      	b.n	80010ae <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	1c5a      	adds	r2, r3, #1
 800108a:	607a      	str	r2, [r7, #4]
 800108c:	781a      	ldrb	r2, [r3, #0]
 800108e:	7bbb      	ldrb	r3, [r7, #14]
 8001090:	4053      	eors	r3, r2
 8001092:	b2db      	uxtb	r3, r3
 8001094:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001096:	4a0f      	ldr	r2, [pc, #60]	; (80010d4 <CRC16+0x64>)
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	4413      	add	r3, r2
 800109c:	781a      	ldrb	r2, [r3, #0]
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	4053      	eors	r3, r2
 80010a2:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 80010a4:	4a0c      	ldr	r2, [pc, #48]	; (80010d8 <CRC16+0x68>)
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	4413      	add	r3, r2
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 80010ae:	883b      	ldrh	r3, [r7, #0]
 80010b0:	1e5a      	subs	r2, r3, #1
 80010b2:	803a      	strh	r2, [r7, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d1e6      	bne.n	8001086 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 80010b8:	7bfb      	ldrb	r3, [r7, #15]
 80010ba:	021b      	lsls	r3, r3, #8
 80010bc:	b21a      	sxth	r2, r3
 80010be:	7bbb      	ldrb	r3, [r7, #14]
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	4313      	orrs	r3, r2
 80010c4:	b21b      	sxth	r3, r3
 80010c6:	b29b      	uxth	r3, r3
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	20000100 	.word	0x20000100
 80010d8:	20000000 	.word	0x20000000

080010dc <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 80010e2:	4b81      	ldr	r3, [pc, #516]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	7e1b      	ldrb	r3, [r3, #24]
 80010e8:	3b01      	subs	r3, #1
 80010ea:	2b03      	cmp	r3, #3
 80010ec:	d80a      	bhi.n	8001104 <Modbus_Protocal_Worker+0x28>
 80010ee:	a201      	add	r2, pc, #4	; (adr r2, 80010f4 <Modbus_Protocal_Worker+0x18>)
 80010f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f4:	0800110f 	.word	0x0800110f
 80010f8:	080012af 	.word	0x080012af
 80010fc:	0800119b 	.word	0x0800119b
 8001100:	080011c1 	.word	0x080011c1
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001104:	4b78      	ldr	r3, [pc, #480]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2201      	movs	r2, #1
 800110a:	761a      	strb	r2, [r3, #24]
		break;
 800110c:	e0e8      	b.n	80012e0 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 800110e:	4b76      	ldr	r3, [pc, #472]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 8001116:	2b00      	cmp	r3, #0
 8001118:	d002      	beq.n	8001120 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 800111a:	f000 f9dd 	bl	80014d8 <Modbus_Emission>
 800111e:	e01c      	b.n	800115a <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 8001120:	4b71      	ldr	r3, [pc, #452]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	7d9b      	ldrb	r3, [r3, #22]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d017      	beq.n	800115a <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 800112a:	4b6f      	ldr	r3, [pc, #444]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2200      	movs	r2, #0
 8001130:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 8001132:	4b6d      	ldr	r3, [pc, #436]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2200      	movs	r2, #0
 8001138:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 800113a:	4b6b      	ldr	r3, [pc, #428]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	691b      	ldr	r3, [r3, #16]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	4b68      	ldr	r3, [pc, #416]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	691b      	ldr	r3, [r3, #16]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f042 0201 	orr.w	r2, r2, #1
 8001150:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8001152:	4b65      	ldr	r3, [pc, #404]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2203      	movs	r2, #3
 8001158:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 800115a:	4b63      	ldr	r3, [pc, #396]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001164:	b2db      	uxtb	r3, r3
 8001166:	2b20      	cmp	r3, #32
 8001168:	f040 80b3 	bne.w	80012d2 <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 800116c:	4b5e      	ldr	r3, [pc, #376]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2200      	movs	r2, #0
 8001172:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8001176:	4b5c      	ldr	r3, [pc, #368]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	68d8      	ldr	r0, [r3, #12]
 800117c:	4b5a      	ldr	r3, [pc, #360]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	4b59      	ldr	r3, [pc, #356]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001188:	f503 731c 	add.w	r3, r3, #624	; 0x270
 800118c:	4413      	add	r3, r2
 800118e:	3302      	adds	r3, #2
 8001190:	2201      	movs	r2, #1
 8001192:	4619      	mov	r1, r3
 8001194:	f008 ff54 	bl	800a040 <HAL_UART_Receive_IT>
		}
		break;
 8001198:	e09b      	b.n	80012d2 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800119a:	4b53      	ldr	r3, [pc, #332]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	7d1b      	ldrb	r3, [r3, #20]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	f000 8098 	beq.w	80012d6 <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 80011a6:	4b50      	ldr	r3, [pc, #320]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2200      	movs	r2, #0
 80011ac:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 80011ae:	4b4e      	ldr	r3, [pc, #312]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	22fe      	movs	r2, #254	; 0xfe
 80011b4:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 80011b6:	4b4c      	ldr	r3, [pc, #304]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2204      	movs	r2, #4
 80011bc:	761a      	strb	r2, [r3, #24]
		}
		break;
 80011be:	e08a      	b.n	80012d6 <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 80011c0:	4b49      	ldr	r3, [pc, #292]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	7d9b      	ldrb	r3, [r3, #22]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d009      	beq.n	80011de <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 80011ca:	4b47      	ldr	r3, [pc, #284]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d103      	bne.n	80011de <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80011d6:	4b44      	ldr	r3, [pc, #272]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	22ff      	movs	r2, #255	; 0xff
 80011dc:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 80011de:	4b42      	ldr	r3, [pc, #264]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80011e6:	f113 0f02 	cmn.w	r3, #2
 80011ea:	d150      	bne.n	800128e <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 80011ec:	4b3e      	ldr	r3, [pc, #248]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2200      	movs	r2, #0
 80011f2:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 80011f4:	4b3c      	ldr	r3, [pc, #240]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f203 2272 	addw	r2, r3, #626	; 0x272
 80011fc:	4b3a      	ldr	r3, [pc, #232]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001204:	3b02      	subs	r3, #2
 8001206:	4619      	mov	r1, r3
 8001208:	4610      	mov	r0, r2
 800120a:	f7ff ff31 	bl	8001070 <CRC16>
 800120e:	4603      	mov	r3, r0
 8001210:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001212:	793a      	ldrb	r2, [r7, #4]
 8001214:	4b34      	ldr	r3, [pc, #208]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001216:	6819      	ldr	r1, [r3, #0]
 8001218:	4b33      	ldr	r3, [pc, #204]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001220:	3b02      	subs	r3, #2
 8001222:	440b      	add	r3, r1
 8001224:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 8001228:	429a      	cmp	r2, r3
 800122a:	d10c      	bne.n	8001246 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 800122c:	797a      	ldrb	r2, [r7, #5]
 800122e:	4b2e      	ldr	r3, [pc, #184]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001230:	6819      	ldr	r1, [r3, #0]
 8001232:	4b2d      	ldr	r3, [pc, #180]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800123a:	3b01      	subs	r3, #1
 800123c:	440b      	add	r3, r1
 800123e:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001242:	429a      	cmp	r2, r3
 8001244:	d004      	beq.n	8001250 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8001246:	4b28      	ldr	r3, [pc, #160]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	22ff      	movs	r2, #255	; 0xff
 800124c:	75da      	strb	r2, [r3, #23]
				break;
 800124e:	e047      	b.n	80012e0 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001250:	4b25      	ldr	r3, [pc, #148]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 8001258:	4b23      	ldr	r3, [pc, #140]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	429a      	cmp	r2, r3
 8001260:	d113      	bne.n	800128a <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8001262:	4b21      	ldr	r3, [pc, #132]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 800126a:	4b1f      	ldr	r3, [pc, #124]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 8001272:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8001274:	4b1c      	ldr	r3, [pc, #112]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800127c:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 800127e:	461a      	mov	r2, r3
 8001280:	f00a f8b8 	bl	800b3f4 <memcpy>

			//execute command
			Modbus_frame_response();
 8001284:	f000 f910 	bl	80014a8 <Modbus_frame_response>
 8001288:	e001      	b.n	800128e <Modbus_Protocal_Worker+0x1b2>
				break;
 800128a:	bf00      	nop
					}
		break;


	}
}
 800128c:	e028      	b.n	80012e0 <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 800128e:	4b16      	ldr	r3, [pc, #88]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	7d5b      	ldrb	r3, [r3, #21]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d020      	beq.n	80012da <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 8001298:	4b13      	ldr	r3, [pc, #76]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2201      	movs	r2, #1
 800129e:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 80012a0:	4b11      	ldr	r3, [pc, #68]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f008 ff78 	bl	800a19c <HAL_UART_AbortReceive>
		break;
 80012ac:	e015      	b.n	80012da <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80012ae:	4b0e      	ldr	r3, [pc, #56]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	2b20      	cmp	r3, #32
 80012bc:	d10f      	bne.n	80012de <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 80012be:	4b0a      	ldr	r3, [pc, #40]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2200      	movs	r2, #0
 80012c4:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 80012c8:	4b07      	ldr	r3, [pc, #28]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2201      	movs	r2, #1
 80012ce:	761a      	strb	r2, [r3, #24]
		break;
 80012d0:	e005      	b.n	80012de <Modbus_Protocal_Worker+0x202>
		break;
 80012d2:	bf00      	nop
 80012d4:	e004      	b.n	80012e0 <Modbus_Protocal_Worker+0x204>
		break;
 80012d6:	bf00      	nop
 80012d8:	e002      	b.n	80012e0 <Modbus_Protocal_Worker+0x204>
		break;
 80012da:	bf00      	nop
 80012dc:	e000      	b.n	80012e0 <Modbus_Protocal_Worker+0x204>
		break;
 80012de:	bf00      	nop
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	2000043c 	.word	0x2000043c

080012ec <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 80012f2:	4b1e      	ldr	r3, [pc, #120]	; (800136c <modbusWrite1Register+0x80>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	7e9b      	ldrb	r3, [r3, #26]
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	021b      	lsls	r3, r3, #8
 80012fc:	b29a      	uxth	r2, r3
 80012fe:	4b1b      	ldr	r3, [pc, #108]	; (800136c <modbusWrite1Register+0x80>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	7edb      	ldrb	r3, [r3, #27]
 8001304:	b29b      	uxth	r3, r3
 8001306:	4413      	add	r3, r2
 8001308:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	4b17      	ldr	r3, [pc, #92]	; (800136c <modbusWrite1Register+0x80>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	429a      	cmp	r2, r3
 8001314:	d903      	bls.n	800131e <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001316:	2002      	movs	r0, #2
 8001318:	f000 f8a4 	bl	8001464 <ModbusErrorReply>
			 return;
 800131c:	e023      	b.n	8001366 <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 800131e:	4b13      	ldr	r3, [pc, #76]	; (800136c <modbusWrite1Register+0x80>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	4b12      	ldr	r3, [pc, #72]	; (800136c <modbusWrite1Register+0x80>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	6859      	ldr	r1, [r3, #4]
 8001328:	88fb      	ldrh	r3, [r7, #6]
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	440b      	add	r3, r1
 800132e:	7f12      	ldrb	r2, [r2, #28]
 8001330:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8001332:	4b0e      	ldr	r3, [pc, #56]	; (800136c <modbusWrite1Register+0x80>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	4b0d      	ldr	r3, [pc, #52]	; (800136c <modbusWrite1Register+0x80>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6859      	ldr	r1, [r3, #4]
 800133c:	88fb      	ldrh	r3, [r7, #6]
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	440b      	add	r3, r1
 8001342:	7f52      	ldrb	r2, [r2, #29]
 8001344:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <modbusWrite1Register+0x80>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 800134e:	4b07      	ldr	r3, [pc, #28]	; (800136c <modbusWrite1Register+0x80>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 8001354:	2208      	movs	r2, #8
 8001356:	4619      	mov	r1, r3
 8001358:	f00a f84c 	bl	800b3f4 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 800135c:	4b03      	ldr	r3, [pc, #12]	; (800136c <modbusWrite1Register+0x80>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2205      	movs	r2, #5
 8001362:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	2000043c 	.word	0x2000043c

08001370 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001370:	b590      	push	{r4, r7, lr}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8001376:	4b3a      	ldr	r3, [pc, #232]	; (8001460 <modbusRead1Register+0xf0>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	7f1b      	ldrb	r3, [r3, #28]
 800137c:	b29b      	uxth	r3, r3
 800137e:	021b      	lsls	r3, r3, #8
 8001380:	b29a      	uxth	r2, r3
 8001382:	4b37      	ldr	r3, [pc, #220]	; (8001460 <modbusRead1Register+0xf0>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	7f5b      	ldrb	r3, [r3, #29]
 8001388:	b29b      	uxth	r3, r3
 800138a:	4413      	add	r3, r2
 800138c:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 800138e:	4b34      	ldr	r3, [pc, #208]	; (8001460 <modbusRead1Register+0xf0>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	7e9b      	ldrb	r3, [r3, #26]
 8001394:	b29b      	uxth	r3, r3
 8001396:	021b      	lsls	r3, r3, #8
 8001398:	b29a      	uxth	r2, r3
 800139a:	4b31      	ldr	r3, [pc, #196]	; (8001460 <modbusRead1Register+0xf0>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	7edb      	ldrb	r3, [r3, #27]
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	4413      	add	r3, r2
 80013a4:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 80013a6:	88fb      	ldrh	r3, [r7, #6]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d002      	beq.n	80013b2 <modbusRead1Register+0x42>
 80013ac:	88fb      	ldrh	r3, [r7, #6]
 80013ae:	2b7d      	cmp	r3, #125	; 0x7d
 80013b0:	d903      	bls.n	80013ba <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 80013b2:	2003      	movs	r0, #3
 80013b4:	f000 f856 	bl	8001464 <ModbusErrorReply>
		 return;
 80013b8:	e04e      	b.n	8001458 <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 80013ba:	88ba      	ldrh	r2, [r7, #4]
 80013bc:	4b28      	ldr	r3, [pc, #160]	; (8001460 <modbusRead1Register+0xf0>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d808      	bhi.n	80013d8 <modbusRead1Register+0x68>
 80013c6:	88ba      	ldrh	r2, [r7, #4]
 80013c8:	88fb      	ldrh	r3, [r7, #6]
 80013ca:	4413      	add	r3, r2
 80013cc:	461a      	mov	r2, r3
 80013ce:	4b24      	ldr	r3, [pc, #144]	; (8001460 <modbusRead1Register+0xf0>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d903      	bls.n	80013e0 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80013d8:	2002      	movs	r0, #2
 80013da:	f000 f843 	bl	8001464 <ModbusErrorReply>
		 return;
 80013de:	e03b      	b.n	8001458 <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 80013e0:	4b1f      	ldr	r3, [pc, #124]	; (8001460 <modbusRead1Register+0xf0>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2203      	movs	r2, #3
 80013e6:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	4b1c      	ldr	r3, [pc, #112]	; (8001460 <modbusRead1Register+0xf0>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	0052      	lsls	r2, r2, #1
 80013f4:	b2d2      	uxtb	r2, r2
 80013f6:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 80013fa:	2400      	movs	r4, #0
 80013fc:	e020      	b.n	8001440 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 80013fe:	4b18      	ldr	r3, [pc, #96]	; (8001460 <modbusRead1Register+0xf0>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	685a      	ldr	r2, [r3, #4]
 8001404:	88bb      	ldrh	r3, [r7, #4]
 8001406:	4423      	add	r3, r4
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	18d1      	adds	r1, r2, r3
 800140c:	4b14      	ldr	r3, [pc, #80]	; (8001460 <modbusRead1Register+0xf0>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	1c63      	adds	r3, r4, #1
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	7849      	ldrb	r1, [r1, #1]
 8001416:	4413      	add	r3, r2
 8001418:	460a      	mov	r2, r1
 800141a:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 800141e:	4b10      	ldr	r3, [pc, #64]	; (8001460 <modbusRead1Register+0xf0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	685a      	ldr	r2, [r3, #4]
 8001424:	88bb      	ldrh	r3, [r7, #4]
 8001426:	4423      	add	r3, r4
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	18d1      	adds	r1, r2, r3
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <modbusRead1Register+0xf0>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	0063      	lsls	r3, r4, #1
 8001432:	3303      	adds	r3, #3
 8001434:	7809      	ldrb	r1, [r1, #0]
 8001436:	4413      	add	r3, r2
 8001438:	460a      	mov	r2, r1
 800143a:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 800143e:	3401      	adds	r4, #1
 8001440:	88fb      	ldrh	r3, [r7, #6]
 8001442:	429c      	cmp	r4, r3
 8001444:	dbdb      	blt.n	80013fe <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8001446:	88fb      	ldrh	r3, [r7, #6]
 8001448:	3301      	adds	r3, #1
 800144a:	b2da      	uxtb	r2, r3
 800144c:	4b04      	ldr	r3, [pc, #16]	; (8001460 <modbusRead1Register+0xf0>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	0052      	lsls	r2, r2, #1
 8001452:	b2d2      	uxtb	r2, r2
 8001454:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	bd90      	pop	{r4, r7, pc}
 800145e:	bf00      	nop
 8001460:	2000043c 	.word	0x2000043c

08001464 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 800146e:	4b0d      	ldr	r3, [pc, #52]	; (80014a4 <ModbusErrorReply+0x40>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	7e5a      	ldrb	r2, [r3, #25]
 8001474:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <ModbusErrorReply+0x40>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800147c:	b2d2      	uxtb	r2, r2
 800147e:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 8001482:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <ModbusErrorReply+0x40>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	79fa      	ldrb	r2, [r7, #7]
 8001488:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 800148c:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <ModbusErrorReply+0x40>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2202      	movs	r2, #2
 8001492:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	2000043c 	.word	0x2000043c

080014a8 <Modbus_frame_response>:

void Modbus_frame_response()
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 80014ac:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <Modbus_frame_response+0x2c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	7e5b      	ldrb	r3, [r3, #25]
 80014b2:	2b03      	cmp	r3, #3
 80014b4:	d004      	beq.n	80014c0 <Modbus_frame_response+0x18>
 80014b6:	2b06      	cmp	r3, #6
 80014b8:	d105      	bne.n	80014c6 <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 80014ba:	f7ff ff17 	bl	80012ec <modbusWrite1Register>
		break;
 80014be:	e006      	b.n	80014ce <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 80014c0:	f7ff ff56 	bl	8001370 <modbusRead1Register>
		break;
 80014c4:	e003      	b.n	80014ce <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 80014c6:	2001      	movs	r0, #1
 80014c8:	f7ff ffcc 	bl	8001464 <ModbusErrorReply>
		break;
 80014cc:	bf00      	nop

	}
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	2000043c 	.word	0x2000043c

080014d8 <Modbus_Emission>:

void Modbus_Emission()
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80014de:	4b3d      	ldr	r3, [pc, #244]	; (80015d4 <Modbus_Emission+0xfc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	2b20      	cmp	r3, #32
 80014ec:	d15e      	bne.n	80015ac <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 80014ee:	4b39      	ldr	r3, [pc, #228]	; (80015d4 <Modbus_Emission+0xfc>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	4b38      	ldr	r3, [pc, #224]	; (80015d4 <Modbus_Emission+0xfc>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	7812      	ldrb	r2, [r2, #0]
 80014f8:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 80014fc:	4b35      	ldr	r3, [pc, #212]	; (80015d4 <Modbus_Emission+0xfc>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 8001504:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8001506:	4b33      	ldr	r3, [pc, #204]	; (80015d4 <Modbus_Emission+0xfc>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 800150e:	4b31      	ldr	r3, [pc, #196]	; (80015d4 <Modbus_Emission+0xfc>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 8001516:	461a      	mov	r2, r3
 8001518:	f009 ff6c 	bl	800b3f4 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 800151c:	4b2d      	ldr	r3, [pc, #180]	; (80015d4 <Modbus_Emission+0xfc>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 8001524:	b29a      	uxth	r2, r3
 8001526:	4b2b      	ldr	r3, [pc, #172]	; (80015d4 <Modbus_Emission+0xfc>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	3203      	adds	r2, #3
 800152c:	b292      	uxth	r2, r2
 800152e:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001532:	4b28      	ldr	r3, [pc, #160]	; (80015d4 <Modbus_Emission+0xfc>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 800153a:	4b26      	ldr	r3, [pc, #152]	; (80015d4 <Modbus_Emission+0xfc>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001542:	3b02      	subs	r3, #2
 8001544:	4619      	mov	r1, r3
 8001546:	4610      	mov	r0, r2
 8001548:	f7ff fd92 	bl	8001070 <CRC16>
 800154c:	4603      	mov	r3, r0
 800154e:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8001550:	4b20      	ldr	r3, [pc, #128]	; (80015d4 <Modbus_Emission+0xfc>)
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	4b1f      	ldr	r3, [pc, #124]	; (80015d4 <Modbus_Emission+0xfc>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800155c:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 800155e:	7939      	ldrb	r1, [r7, #4]
 8001560:	4413      	add	r3, r2
 8001562:	460a      	mov	r2, r1
 8001564:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8001568:	4b1a      	ldr	r3, [pc, #104]	; (80015d4 <Modbus_Emission+0xfc>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	4b19      	ldr	r3, [pc, #100]	; (80015d4 <Modbus_Emission+0xfc>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001574:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8001576:	7979      	ldrb	r1, [r7, #5]
 8001578:	4413      	add	r3, r2
 800157a:	460a      	mov	r2, r1
 800157c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001580:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <Modbus_Emission+0xfc>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2b20      	cmp	r3, #32
 800158e:	d10d      	bne.n	80015ac <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001590:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <Modbus_Emission+0xfc>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001596:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <Modbus_Emission+0xfc>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 800159e:	4b0d      	ldr	r3, [pc, #52]	; (80015d4 <Modbus_Emission+0xfc>)
 80015a0:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 80015a2:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80015a6:	461a      	mov	r2, r3
 80015a8:	f008 fd7a 	bl	800a0a0 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 80015ac:	4b09      	ldr	r3, [pc, #36]	; (80015d4 <Modbus_Emission+0xfc>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2200      	movs	r2, #0
 80015b2:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 80015b4:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <Modbus_Emission+0xfc>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2200      	movs	r2, #0
 80015ba:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 80015bc:	4b05      	ldr	r3, [pc, #20]	; (80015d4 <Modbus_Emission+0xfc>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2200      	movs	r2, #0
 80015c2:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 80015c4:	4b03      	ldr	r3, [pc, #12]	; (80015d4 <Modbus_Emission+0xfc>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2202      	movs	r2, #2
 80015ca:	761a      	strb	r2, [r3, #24]
}
 80015cc:	bf00      	nop
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	2000043c 	.word	0x2000043c

080015d8 <rt_powd_snf>:
 * Arguments    : double u0
 *                double u1
 * Return Type  : double
 */
static double rt_powd_snf(double u0, double u1)
{
 80015d8:	b5b0      	push	{r4, r5, r7, lr}
 80015da:	b08c      	sub	sp, #48	; 0x30
 80015dc:	af00      	add	r7, sp, #0
 80015de:	ed87 0b04 	vstr	d0, [r7, #16]
 80015e2:	ed87 1b02 	vstr	d1, [r7, #8]
  double y;
  if (rtIsNaN(u0) || rtIsNaN(u1)) {
 80015e6:	ed97 0b04 	vldr	d0, [r7, #16]
 80015ea:	f003 fc0f 	bl	8004e0c <rtIsNaN>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d106      	bne.n	8001602 <rt_powd_snf+0x2a>
 80015f4:	ed97 0b02 	vldr	d0, [r7, #8]
 80015f8:	f003 fc08 	bl	8004e0c <rtIsNaN>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d005      	beq.n	800160e <rt_powd_snf+0x36>
    y = rtNaN;
 8001602:	4b80      	ldr	r3, [pc, #512]	; (8001804 <rt_powd_snf+0x22c>)
 8001604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001608:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800160c:	e0ef      	b.n	80017ee <rt_powd_snf+0x216>
  } else {
    double d;
    double d1;
    d = fabs(u0);
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	603b      	str	r3, [r7, #0]
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001618:	607b      	str	r3, [r7, #4]
 800161a:	ed97 7b00 	vldr	d7, [r7]
 800161e:	ed87 7b08 	vstr	d7, [r7, #32]
    d1 = fabs(u1);
 8001622:	68bc      	ldr	r4, [r7, #8]
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800162a:	e9c7 4506 	strd	r4, r5, [r7, #24]
    if (rtIsInf(u1)) {
 800162e:	ed97 0b02 	vldr	d0, [r7, #8]
 8001632:	f003 fbbd 	bl	8004db0 <rtIsInf>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d049      	beq.n	80016d0 <rt_powd_snf+0xf8>
      if (d == 1.0) {
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	4b71      	ldr	r3, [pc, #452]	; (8001808 <rt_powd_snf+0x230>)
 8001642:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001646:	f7ff f9eb 	bl	8000a20 <__aeabi_dcmpeq>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d005      	beq.n	800165c <rt_powd_snf+0x84>
        y = 1.0;
 8001650:	f04f 0200 	mov.w	r2, #0
 8001654:	4b6c      	ldr	r3, [pc, #432]	; (8001808 <rt_powd_snf+0x230>)
 8001656:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800165a:	e0c8      	b.n	80017ee <rt_powd_snf+0x216>
      } else if (d > 1.0) {
 800165c:	f04f 0200 	mov.w	r2, #0
 8001660:	4b69      	ldr	r3, [pc, #420]	; (8001808 <rt_powd_snf+0x230>)
 8001662:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001666:	f7ff fa03 	bl	8000a70 <__aeabi_dcmpgt>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d017      	beq.n	80016a0 <rt_powd_snf+0xc8>
        if (u1 > 0.0) {
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	f04f 0300 	mov.w	r3, #0
 8001678:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800167c:	f7ff f9f8 	bl	8000a70 <__aeabi_dcmpgt>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d005      	beq.n	8001692 <rt_powd_snf+0xba>
          y = rtInf;
 8001686:	4b61      	ldr	r3, [pc, #388]	; (800180c <rt_powd_snf+0x234>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001690:	e0ad      	b.n	80017ee <rt_powd_snf+0x216>
        } else {
          y = 0.0;
 8001692:	f04f 0200 	mov.w	r2, #0
 8001696:	f04f 0300 	mov.w	r3, #0
 800169a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800169e:	e0a6      	b.n	80017ee <rt_powd_snf+0x216>
        }
      } else if (u1 > 0.0) {
 80016a0:	f04f 0200 	mov.w	r2, #0
 80016a4:	f04f 0300 	mov.w	r3, #0
 80016a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016ac:	f7ff f9e0 	bl	8000a70 <__aeabi_dcmpgt>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d006      	beq.n	80016c4 <rt_powd_snf+0xec>
        y = 0.0;
 80016b6:	f04f 0200 	mov.w	r2, #0
 80016ba:	f04f 0300 	mov.w	r3, #0
 80016be:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80016c2:	e094      	b.n	80017ee <rt_powd_snf+0x216>
      } else {
        y = rtInf;
 80016c4:	4b51      	ldr	r3, [pc, #324]	; (800180c <rt_powd_snf+0x234>)
 80016c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ca:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80016ce:	e08e      	b.n	80017ee <rt_powd_snf+0x216>
      }
    } else if (d1 == 0.0) {
 80016d0:	f04f 0200 	mov.w	r2, #0
 80016d4:	f04f 0300 	mov.w	r3, #0
 80016d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016dc:	f7ff f9a0 	bl	8000a20 <__aeabi_dcmpeq>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d005      	beq.n	80016f2 <rt_powd_snf+0x11a>
      y = 1.0;
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	4b47      	ldr	r3, [pc, #284]	; (8001808 <rt_powd_snf+0x230>)
 80016ec:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80016f0:	e07d      	b.n	80017ee <rt_powd_snf+0x216>
    } else if (d1 == 1.0) {
 80016f2:	f04f 0200 	mov.w	r2, #0
 80016f6:	4b44      	ldr	r3, [pc, #272]	; (8001808 <rt_powd_snf+0x230>)
 80016f8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016fc:	f7ff f990 	bl	8000a20 <__aeabi_dcmpeq>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d01b      	beq.n	800173e <rt_powd_snf+0x166>
      if (u1 > 0.0) {
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	f04f 0300 	mov.w	r3, #0
 800170e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001712:	f7ff f9ad 	bl	8000a70 <__aeabi_dcmpgt>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d004      	beq.n	8001726 <rt_powd_snf+0x14e>
        y = u0;
 800171c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001720:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001724:	e063      	b.n	80017ee <rt_powd_snf+0x216>
      } else {
        y = 1.0 / u0;
 8001726:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800172a:	f04f 0000 	mov.w	r0, #0
 800172e:	4936      	ldr	r1, [pc, #216]	; (8001808 <rt_powd_snf+0x230>)
 8001730:	f7ff f838 	bl	80007a4 <__aeabi_ddiv>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800173c:	e057      	b.n	80017ee <rt_powd_snf+0x216>
      }
    } else if (u1 == 2.0) {
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001746:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800174a:	f7ff f969 	bl	8000a20 <__aeabi_dcmpeq>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d00a      	beq.n	800176a <rt_powd_snf+0x192>
      y = u0 * u0;
 8001754:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001758:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800175c:	f7fe fef8 	bl	8000550 <__aeabi_dmul>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001768:	e041      	b.n	80017ee <rt_powd_snf+0x216>
    } else if ((u1 == 0.5) && (u0 >= 0.0)) {
 800176a:	f04f 0200 	mov.w	r2, #0
 800176e:	4b28      	ldr	r3, [pc, #160]	; (8001810 <rt_powd_snf+0x238>)
 8001770:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001774:	f7ff f954 	bl	8000a20 <__aeabi_dcmpeq>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d011      	beq.n	80017a2 <rt_powd_snf+0x1ca>
 800177e:	f04f 0200 	mov.w	r2, #0
 8001782:	f04f 0300 	mov.w	r3, #0
 8001786:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800178a:	f7ff f967 	bl	8000a5c <__aeabi_dcmpge>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d006      	beq.n	80017a2 <rt_powd_snf+0x1ca>
      y = sqrt(u0);
 8001794:	ed97 0b04 	vldr	d0, [r7, #16]
 8001798:	f00a f926 	bl	800b9e8 <sqrt>
 800179c:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 80017a0:	e025      	b.n	80017ee <rt_powd_snf+0x216>
    } else if ((u0 < 0.0) && (u1 > floor(u1))) {
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	f04f 0300 	mov.w	r3, #0
 80017aa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80017ae:	f7ff f941 	bl	8000a34 <__aeabi_dcmplt>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d012      	beq.n	80017de <rt_powd_snf+0x206>
 80017b8:	ed97 0b02 	vldr	d0, [r7, #8]
 80017bc:	f009 ff98 	bl	800b6f0 <floor>
 80017c0:	ec53 2b10 	vmov	r2, r3, d0
 80017c4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017c8:	f7ff f952 	bl	8000a70 <__aeabi_dcmpgt>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d005      	beq.n	80017de <rt_powd_snf+0x206>
      y = rtNaN;
 80017d2:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <rt_powd_snf+0x22c>)
 80017d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80017dc:	e007      	b.n	80017ee <rt_powd_snf+0x216>
    } else {
      y = pow(u0, u1);
 80017de:	ed97 1b02 	vldr	d1, [r7, #8]
 80017e2:	ed97 0b04 	vldr	d0, [r7, #16]
 80017e6:	f00a f88f 	bl	800b908 <pow>
 80017ea:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
    }
  }
  return y;
 80017ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80017f2:	ec43 2b17 	vmov	d7, r2, r3
}
 80017f6:	eeb0 0a47 	vmov.f32	s0, s14
 80017fa:	eef0 0a67 	vmov.f32	s1, s15
 80017fe:	3730      	adds	r7, #48	; 0x30
 8001800:	46bd      	mov	sp, r7
 8001802:	bdb0      	pop	{r4, r5, r7, pc}
 8001804:	200003a0 	.word	0x200003a0
 8001808:	3ff00000 	.word	0x3ff00000
 800180c:	200003a8 	.word	0x200003a8
 8001810:	3fe00000 	.word	0x3fe00000
 8001814:	00000000 	.word	0x00000000

08001818 <Qubic>:
 * Return Type  : void
 */
void Qubic(double q_k1, double q_k2, double qdot_k1, double qdot_k2, double tf,
           emxArray_real_T *q_position, emxArray_real_T *q_velocity,
           emxArray_real_T *q_acc)
{
 8001818:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800181c:	b0a1      	sub	sp, #132	; 0x84
 800181e:	af00      	add	r7, sp, #0
 8001820:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
 8001824:	ed87 1b0c 	vstr	d1, [r7, #48]	; 0x30
 8001828:	ed87 2b0a 	vstr	d2, [r7, #40]	; 0x28
 800182c:	ed87 3b08 	vstr	d3, [r7, #32]
 8001830:	ed87 4b06 	vstr	d4, [r7, #24]
 8001834:	6178      	str	r0, [r7, #20]
 8001836:	6139      	str	r1, [r7, #16]
 8001838:	60fa      	str	r2, [r7, #12]
  double *q_position_data;
  double *q_velocity_data;
  int i;
  int k;
  int q_acc_tmp_tmp;
  q_acc_data = q_acc->data;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	67fb      	str	r3, [r7, #124]	; 0x7c
  delta1 = tf * 100.0;
 8001840:	f04f 0200 	mov.w	r2, #0
 8001844:	4bac      	ldr	r3, [pc, #688]	; (8001af8 <Qubic+0x2e0>)
 8001846:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800184a:	f7fe fe81 	bl	8000550 <__aeabi_dmul>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  if (!(delta1 >= 0.0)) {
 8001856:	2301      	movs	r3, #1
 8001858:	461e      	mov	r6, r3
 800185a:	f04f 0200 	mov.w	r2, #0
 800185e:	f04f 0300 	mov.w	r3, #0
 8001862:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001866:	f7ff f8f9 	bl	8000a5c <__aeabi_dcmpge>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d101      	bne.n	8001874 <Qubic+0x5c>
 8001870:	2300      	movs	r3, #0
 8001872:	461e      	mov	r6, r3
 8001874:	b2f3      	uxtb	r3, r6
 8001876:	f083 0301 	eor.w	r3, r3, #1
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	d009      	beq.n	8001894 <Qubic+0x7c>
    q_acc->size[0] = 1;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2201      	movs	r2, #1
 8001886:	601a      	str	r2, [r3, #0]
    q_acc->size[1] = 0;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	3304      	adds	r3, #4
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	e158      	b.n	8001b46 <Qubic+0x32e>
  } else {
    d = floor(delta1);
 8001894:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 8001898:	f009 ff2a 	bl	800b6f0 <floor>
 800189c:	ed87 0b18 	vstr	d0, [r7, #96]	; 0x60
    i = q_acc->size[0] * q_acc->size[1];
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	6852      	ldr	r2, [r2, #4]
 80018aa:	3204      	adds	r2, #4
 80018ac:	6812      	ldr	r2, [r2, #0]
 80018ae:	fb02 f303 	mul.w	r3, r2, r3
 80018b2:	67bb      	str	r3, [r7, #120]	; 0x78
    q_acc->size[0] = 1;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	2201      	movs	r2, #1
 80018ba:	601a      	str	r2, [r3, #0]
    q_acc->size[1] = (int)d;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	1d1e      	adds	r6, r3, #4
 80018c2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80018c6:	f7ff f8f3 	bl	8000ab0 <__aeabi_d2iz>
 80018ca:	4603      	mov	r3, r0
 80018cc:	6033      	str	r3, [r6, #0]
    emxEnsureCapacity_real_T(q_acc, i);
 80018ce:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80018d0:	68f8      	ldr	r0, [r7, #12]
 80018d2:	f000 fb3e 	bl	8001f52 <emxEnsureCapacity_real_T>
    q_acc_data = q_acc->data;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	67fb      	str	r3, [r7, #124]	; 0x7c
    if ((int)d >= 1) {
 80018dc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80018e0:	f7ff f8e6 	bl	8000ab0 <__aeabi_d2iz>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f340 812d 	ble.w	8001b46 <Qubic+0x32e>
      q_acc_tmp_tmp = (int)d - 1;
 80018ec:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80018f0:	f7ff f8de 	bl	8000ab0 <__aeabi_d2iz>
 80018f4:	4603      	mov	r3, r0
 80018f6:	3b01      	subs	r3, #1
 80018f8:	65fb      	str	r3, [r7, #92]	; 0x5c
      q_acc_data[(int)floor(delta1) - 1] = tf;
 80018fa:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 80018fe:	f009 fef7 	bl	800b6f0 <floor>
 8001902:	ec53 2b10 	vmov	r2, r3, d0
 8001906:	4610      	mov	r0, r2
 8001908:	4619      	mov	r1, r3
 800190a:	f7ff f8d1 	bl	8000ab0 <__aeabi_d2iz>
 800190e:	4603      	mov	r3, r0
 8001910:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001914:	3b01      	subs	r3, #1
 8001916:	00db      	lsls	r3, r3, #3
 8001918:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800191a:	18d1      	adds	r1, r2, r3
 800191c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001920:	e9c1 2300 	strd	r2, r3, [r1]
      if (q_acc->size[1] >= 2) {
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	3304      	adds	r3, #4
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2b01      	cmp	r3, #1
 800192e:	f340 810a 	ble.w	8001b46 <Qubic+0x32e>
        q_acc_data[0] = 0.0;
 8001932:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001934:	f04f 0200 	mov.w	r2, #0
 8001938:	f04f 0300 	mov.w	r3, #0
 800193c:	e9c1 2300 	strd	r2, r3, [r1]
        if (q_acc->size[1] >= 3) {
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	3304      	adds	r3, #4
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2b02      	cmp	r3, #2
 800194a:	f340 80fc 	ble.w	8001b46 <Qubic+0x32e>
          if (-tf == 0.0) {
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	f04f 0300 	mov.w	r3, #0
 8001956:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800195a:	f7ff f861 	bl	8000a20 <__aeabi_dcmpeq>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d051      	beq.n	8001a08 <Qubic+0x1f0>
            delta1 = tf / ((double)q_acc->size[1] - 1.0);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	3304      	adds	r3, #4
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4618      	mov	r0, r3
 800196e:	f7fe fd85 	bl	800047c <__aeabi_i2d>
 8001972:	f04f 0200 	mov.w	r2, #0
 8001976:	4b61      	ldr	r3, [pc, #388]	; (8001afc <Qubic+0x2e4>)
 8001978:	f7fe fc32 	bl	80001e0 <__aeabi_dsub>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001984:	f7fe ff0e 	bl	80007a4 <__aeabi_ddiv>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
            for (k = 2; k <= q_acc_tmp_tmp; k++) {
 8001990:	2302      	movs	r3, #2
 8001992:	677b      	str	r3, [r7, #116]	; 0x74
 8001994:	e01c      	b.n	80019d0 <Qubic+0x1b8>
              q_acc_data[k - 1] =
                  (double)(((k << 1) - q_acc->size[1]) - 1) * delta1;
 8001996:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001998:	005a      	lsls	r2, r3, #1
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	3304      	adds	r3, #4
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	3b01      	subs	r3, #1
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7fe fd68 	bl	800047c <__aeabi_i2d>
              q_acc_data[k - 1] =
 80019ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019ae:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80019b2:	3b01      	subs	r3, #1
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80019b8:	18d6      	adds	r6, r2, r3
                  (double)(((k << 1) - q_acc->size[1]) - 1) * delta1;
 80019ba:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80019be:	f7fe fdc7 	bl	8000550 <__aeabi_dmul>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
              q_acc_data[k - 1] =
 80019c6:	e9c6 2300 	strd	r2, r3, [r6]
            for (k = 2; k <= q_acc_tmp_tmp; k++) {
 80019ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019cc:	3301      	adds	r3, #1
 80019ce:	677b      	str	r3, [r7, #116]	; 0x74
 80019d0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80019d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019d4:	429a      	cmp	r2, r3
 80019d6:	ddde      	ble.n	8001996 <Qubic+0x17e>
            }
            if ((q_acc->size[1] & 1) == 1) {
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	3304      	adds	r3, #4
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f000 80ae 	beq.w	8001b46 <Qubic+0x32e>
              q_acc_data[q_acc->size[1] >> 1] = 0.0;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	3304      	adds	r3, #4
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	105b      	asrs	r3, r3, #1
 80019f4:	00db      	lsls	r3, r3, #3
 80019f6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80019f8:	18d1      	adds	r1, r2, r3
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	e9c1 2300 	strd	r2, r3, [r1]
 8001a06:	e09e      	b.n	8001b46 <Qubic+0x32e>
            }
          } else if ((tf < 0.0) && (fabs(tf) > 8.9884656743115785E+307)) {
 8001a08:	f04f 0200 	mov.w	r2, #0
 8001a0c:	f04f 0300 	mov.w	r3, #0
 8001a10:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a14:	f7ff f80e 	bl	8000a34 <__aeabi_dcmplt>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d04e      	beq.n	8001abc <Qubic+0x2a4>
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	603b      	str	r3, [r7, #0]
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001a28:	607b      	str	r3, [r7, #4]
 8001a2a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a2e:	4b34      	ldr	r3, [pc, #208]	; (8001b00 <Qubic+0x2e8>)
 8001a30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a34:	f7ff f81c 	bl	8000a70 <__aeabi_dcmpgt>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d03e      	beq.n	8001abc <Qubic+0x2a4>
            delta1 = tf / ((double)q_acc->size[1] - 1.0);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	3304      	adds	r3, #4
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7fe fd18 	bl	800047c <__aeabi_i2d>
 8001a4c:	f04f 0200 	mov.w	r2, #0
 8001a50:	4b2a      	ldr	r3, [pc, #168]	; (8001afc <Qubic+0x2e4>)
 8001a52:	f7fe fbc5 	bl	80001e0 <__aeabi_dsub>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a5e:	f7fe fea1 	bl	80007a4 <__aeabi_ddiv>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
            i = q_acc->size[1];
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	67bb      	str	r3, [r7, #120]	; 0x78
            for (k = 0; k <= i - 3; k++) {
 8001a72:	2300      	movs	r3, #0
 8001a74:	677b      	str	r3, [r7, #116]	; 0x74
 8001a76:	e01b      	b.n	8001ab0 <Qubic+0x298>
              q_acc_data[k + 1] = delta1 * ((double)k + 1.0);
 8001a78:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001a7a:	f7fe fcff 	bl	800047c <__aeabi_i2d>
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	4b1e      	ldr	r3, [pc, #120]	; (8001afc <Qubic+0x2e4>)
 8001a84:	f7fe fbae 	bl	80001e4 <__adddf3>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	4619      	mov	r1, r3
 8001a90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a92:	3301      	adds	r3, #1
 8001a94:	00db      	lsls	r3, r3, #3
 8001a96:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001a98:	18d6      	adds	r6, r2, r3
 8001a9a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001a9e:	f7fe fd57 	bl	8000550 <__aeabi_dmul>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	e9c6 2300 	strd	r2, r3, [r6]
            for (k = 0; k <= i - 3; k++) {
 8001aaa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001aac:	3301      	adds	r3, #1
 8001aae:	677b      	str	r3, [r7, #116]	; 0x74
 8001ab0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ab2:	3b02      	subs	r3, #2
 8001ab4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	dbde      	blt.n	8001a78 <Qubic+0x260>
          } else if ((tf < 0.0) && (fabs(tf) > 8.9884656743115785E+307)) {
 8001aba:	e044      	b.n	8001b46 <Qubic+0x32e>
            }
          } else {
            delta1 = tf / ((double)q_acc->size[1] - 1.0);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	3304      	adds	r3, #4
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7fe fcd9 	bl	800047c <__aeabi_i2d>
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <Qubic+0x2e4>)
 8001ad0:	f7fe fb86 	bl	80001e0 <__aeabi_dsub>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001adc:	f7fe fe62 	bl	80007a4 <__aeabi_ddiv>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
            i = q_acc->size[1];
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	67bb      	str	r3, [r7, #120]	; 0x78
            for (k = 0; k <= i - 3; k++) {
 8001af0:	2300      	movs	r3, #0
 8001af2:	677b      	str	r3, [r7, #116]	; 0x74
 8001af4:	e022      	b.n	8001b3c <Qubic+0x324>
 8001af6:	bf00      	nop
 8001af8:	40590000 	.word	0x40590000
 8001afc:	3ff00000 	.word	0x3ff00000
 8001b00:	7fdfffff 	.word	0x7fdfffff
              q_acc_data[k + 1] = ((double)k + 1.0) * delta1;
 8001b04:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001b06:	f7fe fcb9 	bl	800047c <__aeabi_i2d>
 8001b0a:	f04f 0200 	mov.w	r2, #0
 8001b0e:	4b6e      	ldr	r3, [pc, #440]	; (8001cc8 <Qubic+0x4b0>)
 8001b10:	f7fe fb68 	bl	80001e4 <__adddf3>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	4610      	mov	r0, r2
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b1e:	3301      	adds	r3, #1
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001b24:	18d6      	adds	r6, r2, r3
 8001b26:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001b2a:	f7fe fd11 	bl	8000550 <__aeabi_dmul>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	460b      	mov	r3, r1
 8001b32:	e9c6 2300 	strd	r2, r3, [r6]
            for (k = 0; k <= i - 3; k++) {
 8001b36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b38:	3301      	adds	r3, #1
 8001b3a:	677b      	str	r3, [r7, #116]	; 0x74
 8001b3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b3e:	3b02      	subs	r3, #2
 8001b40:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001b42:	429a      	cmp	r2, r3
 8001b44:	dbde      	blt.n	8001b04 <Qubic+0x2ec>
          }
        }
      }
    }
  }
  delta1 = q_k2 - q_k1;
 8001b46:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001b4a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001b4e:	f7fe fb47 	bl	80001e0 <__aeabi_dsub>
 8001b52:	4602      	mov	r2, r0
 8001b54:	460b      	mov	r3, r1
 8001b56:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  C2_tmp = tf * tf;
 8001b5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b5e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b62:	f7fe fcf5 	bl	8000550 <__aeabi_dmul>
 8001b66:	4602      	mov	r2, r0
 8001b68:	460b      	mov	r3, r1
 8001b6a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  C2 = 3.0 * (delta1 / C2_tmp) + (-qdot_k2 - 2.0 * qdot_k1) / tf;
 8001b6e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001b72:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001b76:	f7fe fe15 	bl	80007a4 <__aeabi_ddiv>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	4610      	mov	r0, r2
 8001b80:	4619      	mov	r1, r3
 8001b82:	f04f 0200 	mov.w	r2, #0
 8001b86:	4b51      	ldr	r3, [pc, #324]	; (8001ccc <Qubic+0x4b4>)
 8001b88:	f7fe fce2 	bl	8000550 <__aeabi_dmul>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4690      	mov	r8, r2
 8001b92:	4699      	mov	r9, r3
 8001b94:	6a3c      	ldr	r4, [r7, #32]
 8001b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b98:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001b9c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	f7fe fb1e 	bl	80001e4 <__adddf3>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	4620      	mov	r0, r4
 8001bae:	4629      	mov	r1, r5
 8001bb0:	f7fe fb16 	bl	80001e0 <__aeabi_dsub>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4619      	mov	r1, r3
 8001bbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bc0:	f7fe fdf0 	bl	80007a4 <__aeabi_ddiv>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	4640      	mov	r0, r8
 8001bca:	4649      	mov	r1, r9
 8001bcc:	f7fe fb0a 	bl	80001e4 <__adddf3>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
  delta1 =
      -2.0 * (delta1 / rt_powd_snf(tf, 3.0)) + (qdot_k2 + qdot_k1) / C2_tmp;
 8001bd8:	ed9f 1b39 	vldr	d1, [pc, #228]	; 8001cc0 <Qubic+0x4a8>
 8001bdc:	ed97 0b06 	vldr	d0, [r7, #24]
 8001be0:	f7ff fcfa 	bl	80015d8 <rt_powd_snf>
 8001be4:	ec53 2b10 	vmov	r2, r3, d0
 8001be8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001bec:	f7fe fdda 	bl	80007a4 <__aeabi_ddiv>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4610      	mov	r0, r2
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	f04f 0200 	mov.w	r2, #0
 8001bfc:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001c00:	f7fe fca6 	bl	8000550 <__aeabi_dmul>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	4614      	mov	r4, r2
 8001c0a:	461d      	mov	r5, r3
 8001c0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c10:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001c14:	f7fe fae6 	bl	80001e4 <__adddf3>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	4610      	mov	r0, r2
 8001c1e:	4619      	mov	r1, r3
 8001c20:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001c24:	f7fe fdbe 	bl	80007a4 <__aeabi_ddiv>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	460b      	mov	r3, r1
  delta1 =
 8001c2c:	4620      	mov	r0, r4
 8001c2e:	4629      	mov	r1, r5
 8001c30:	f7fe fad8 	bl	80001e4 <__adddf3>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  i = q_velocity->size[0] * q_velocity->size[1];
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	6852      	ldr	r2, [r2, #4]
 8001c46:	3204      	adds	r2, #4
 8001c48:	6812      	ldr	r2, [r2, #0]
 8001c4a:	fb02 f303 	mul.w	r3, r2, r3
 8001c4e:	67bb      	str	r3, [r7, #120]	; 0x78
  q_velocity->size[0] = 1;
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2201      	movs	r2, #1
 8001c56:	601a      	str	r2, [r3, #0]
  q_velocity->size[1] = q_acc->size[1];
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	3304      	adds	r3, #4
 8001c62:	6852      	ldr	r2, [r2, #4]
 8001c64:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_velocity, i);
 8001c66:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001c68:	6938      	ldr	r0, [r7, #16]
 8001c6a:	f000 f972 	bl	8001f52 <emxEnsureCapacity_real_T>
  q_velocity_data = q_velocity->data;
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	647b      	str	r3, [r7, #68]	; 0x44
  q_acc_tmp_tmp = q_acc->size[1];
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	65fb      	str	r3, [r7, #92]	; 0x5c
  i = q_position->size[0] * q_position->size[1];
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	6852      	ldr	r2, [r2, #4]
 8001c86:	3204      	adds	r2, #4
 8001c88:	6812      	ldr	r2, [r2, #0]
 8001c8a:	fb02 f303 	mul.w	r3, r2, r3
 8001c8e:	67bb      	str	r3, [r7, #120]	; 0x78
  q_position->size[0] = 1;
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	2201      	movs	r2, #1
 8001c96:	601a      	str	r2, [r3, #0]
  q_position->size[1] = q_acc->size[1];
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	3304      	adds	r3, #4
 8001ca2:	6852      	ldr	r2, [r2, #4]
 8001ca4:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_position, i);
 8001ca6:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001ca8:	6978      	ldr	r0, [r7, #20]
 8001caa:	f000 f952 	bl	8001f52 <emxEnsureCapacity_real_T>
  q_position_data = q_position->data;
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	643b      	str	r3, [r7, #64]	; 0x40
  for (i = 0; i < q_acc_tmp_tmp; i++) {
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	67bb      	str	r3, [r7, #120]	; 0x78
 8001cb8:	e067      	b.n	8001d8a <Qubic+0x572>
 8001cba:	bf00      	nop
 8001cbc:	f3af 8000 	nop.w
 8001cc0:	00000000 	.word	0x00000000
 8001cc4:	40080000 	.word	0x40080000
 8001cc8:	3ff00000 	.word	0x3ff00000
 8001ccc:	40080000 	.word	0x40080000
    d = q_acc_data[i];
 8001cd0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cd2:	00db      	lsls	r3, r3, #3
 8001cd4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001cd6:	4413      	add	r3, r2
 8001cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cdc:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    C2_tmp = d * d;
 8001ce0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001ce4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001ce8:	f7fe fc32 	bl	8000550 <__aeabi_dmul>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    q_velocity_data[i] = C2_tmp;
 8001cf4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cf6:	00db      	lsls	r3, r3, #3
 8001cf8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001cfa:	18d1      	adds	r1, r2, r3
 8001cfc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001d00:	e9c1 2300 	strd	r2, r3, [r1]
    q_position_data[i] =
        ((q_k1 + qdot_k1 * d) + C2 * C2_tmp) + delta1 * rt_powd_snf(d, 3.0);
 8001d04:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001d08:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001d0c:	f7fe fc20 	bl	8000550 <__aeabi_dmul>
 8001d10:	4602      	mov	r2, r0
 8001d12:	460b      	mov	r3, r1
 8001d14:	4610      	mov	r0, r2
 8001d16:	4619      	mov	r1, r3
 8001d18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001d1c:	f7fe fa62 	bl	80001e4 <__adddf3>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	4614      	mov	r4, r2
 8001d26:	461d      	mov	r5, r3
 8001d28:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001d2c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001d30:	f7fe fc0e 	bl	8000550 <__aeabi_dmul>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	4620      	mov	r0, r4
 8001d3a:	4629      	mov	r1, r5
 8001d3c:	f7fe fa52 	bl	80001e4 <__adddf3>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	4690      	mov	r8, r2
 8001d46:	4699      	mov	r9, r3
 8001d48:	ed9f 1b71 	vldr	d1, [pc, #452]	; 8001f10 <Qubic+0x6f8>
 8001d4c:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8001d50:	f7ff fc42 	bl	80015d8 <rt_powd_snf>
 8001d54:	ec51 0b10 	vmov	r0, r1, d0
 8001d58:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001d5c:	f7fe fbf8 	bl	8000550 <__aeabi_dmul>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	4610      	mov	r0, r2
 8001d66:	4619      	mov	r1, r3
    q_position_data[i] =
 8001d68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d6a:	00db      	lsls	r3, r3, #3
 8001d6c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001d6e:	18d4      	adds	r4, r2, r3
        ((q_k1 + qdot_k1 * d) + C2 * C2_tmp) + delta1 * rt_powd_snf(d, 3.0);
 8001d70:	4602      	mov	r2, r0
 8001d72:	460b      	mov	r3, r1
 8001d74:	4640      	mov	r0, r8
 8001d76:	4649      	mov	r1, r9
 8001d78:	f7fe fa34 	bl	80001e4 <__adddf3>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
    q_position_data[i] =
 8001d80:	e9c4 2300 	strd	r2, r3, [r4]
  for (i = 0; i < q_acc_tmp_tmp; i++) {
 8001d84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d86:	3301      	adds	r3, #1
 8001d88:	67bb      	str	r3, [r7, #120]	; 0x78
 8001d8a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001d8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	db9e      	blt.n	8001cd0 <Qubic+0x4b8>
  }
  i = q_velocity->size[0] * q_velocity->size[1];
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	6852      	ldr	r2, [r2, #4]
 8001d9c:	3204      	adds	r2, #4
 8001d9e:	6812      	ldr	r2, [r2, #0]
 8001da0:	fb02 f303 	mul.w	r3, r2, r3
 8001da4:	67bb      	str	r3, [r7, #120]	; 0x78
  q_velocity->size[0] = 1;
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	601a      	str	r2, [r3, #0]
  q_velocity->size[1] = q_acc->size[1];
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	685a      	ldr	r2, [r3, #4]
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	3304      	adds	r3, #4
 8001db8:	6852      	ldr	r2, [r2, #4]
 8001dba:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_velocity, i);
 8001dbc:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001dbe:	6938      	ldr	r0, [r7, #16]
 8001dc0:	f000 f8c7 	bl	8001f52 <emxEnsureCapacity_real_T>
  q_velocity_data = q_velocity->data;
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	647b      	str	r3, [r7, #68]	; 0x44
  d = 2.0 * C2;
 8001dca:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	f7fe fa07 	bl	80001e4 <__adddf3>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
  C2_tmp = 3.0 * delta1;
 8001dde:	f04f 0200 	mov.w	r2, #0
 8001de2:	4b4d      	ldr	r3, [pc, #308]	; (8001f18 <Qubic+0x700>)
 8001de4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001de8:	f7fe fbb2 	bl	8000550 <__aeabi_dmul>
 8001dec:	4602      	mov	r2, r0
 8001dee:	460b      	mov	r3, r1
 8001df0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  q_acc_tmp_tmp = q_acc->size[1] - 1;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	3304      	adds	r3, #4
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	3b01      	subs	r3, #1
 8001dfe:	65fb      	str	r3, [r7, #92]	; 0x5c
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001e00:	2300      	movs	r3, #0
 8001e02:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e04:	e034      	b.n	8001e70 <Qubic+0x658>
    q_velocity_data[i] =
        (qdot_k1 + d * q_acc_data[i]) + C2_tmp * q_velocity_data[i];
 8001e06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001e0c:	4413      	add	r3, r2
 8001e0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e12:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001e16:	f7fe fb9b 	bl	8000550 <__aeabi_dmul>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	4610      	mov	r0, r2
 8001e20:	4619      	mov	r1, r3
 8001e22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e26:	f7fe f9dd 	bl	80001e4 <__adddf3>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	4690      	mov	r8, r2
 8001e30:	4699      	mov	r9, r3
 8001e32:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e34:	00db      	lsls	r3, r3, #3
 8001e36:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001e38:	4413      	add	r3, r2
 8001e3a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e3e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001e42:	f7fe fb85 	bl	8000550 <__aeabi_dmul>
 8001e46:	4602      	mov	r2, r0
 8001e48:	460b      	mov	r3, r1
 8001e4a:	4610      	mov	r0, r2
 8001e4c:	4619      	mov	r1, r3
    q_velocity_data[i] =
 8001e4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e50:	00db      	lsls	r3, r3, #3
 8001e52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001e54:	18d4      	adds	r4, r2, r3
        (qdot_k1 + d * q_acc_data[i]) + C2_tmp * q_velocity_data[i];
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	4640      	mov	r0, r8
 8001e5c:	4649      	mov	r1, r9
 8001e5e:	f7fe f9c1 	bl	80001e4 <__adddf3>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
    q_velocity_data[i] =
 8001e66:	e9c4 2300 	strd	r2, r3, [r4]
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001e6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e70:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001e72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e74:	429a      	cmp	r2, r3
 8001e76:	ddc6      	ble.n	8001e06 <Qubic+0x5ee>
  }
  i = q_acc->size[0] * q_acc->size[1];
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	6852      	ldr	r2, [r2, #4]
 8001e82:	3204      	adds	r2, #4
 8001e84:	6812      	ldr	r2, [r2, #0]
 8001e86:	fb02 f303 	mul.w	r3, r2, r3
 8001e8a:	67bb      	str	r3, [r7, #120]	; 0x78
  q_acc->size[0] = 1;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	2201      	movs	r2, #1
 8001e92:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_acc, i);
 8001e94:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001e96:	68f8      	ldr	r0, [r7, #12]
 8001e98:	f000 f85b 	bl	8001f52 <emxEnsureCapacity_real_T>
  q_acc_data = q_acc->data;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	67fb      	str	r3, [r7, #124]	; 0x7c
  C2_tmp = 6.0 * delta1;
 8001ea2:	f04f 0200 	mov.w	r2, #0
 8001ea6:	4b1d      	ldr	r3, [pc, #116]	; (8001f1c <Qubic+0x704>)
 8001ea8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001eac:	f7fe fb50 	bl	8000550 <__aeabi_dmul>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001eb8:	2300      	movs	r3, #0
 8001eba:	67bb      	str	r3, [r7, #120]	; 0x78
 8001ebc:	e01c      	b.n	8001ef8 <Qubic+0x6e0>
    q_acc_data[i] = d + C2_tmp * q_acc_data[i];
 8001ebe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ec0:	00db      	lsls	r3, r3, #3
 8001ec2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001ec4:	4413      	add	r3, r2
 8001ec6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001eca:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001ece:	f7fe fb3f 	bl	8000550 <__aeabi_dmul>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	4610      	mov	r0, r2
 8001ed8:	4619      	mov	r1, r3
 8001eda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001edc:	00db      	lsls	r3, r3, #3
 8001ede:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001ee0:	18d4      	adds	r4, r2, r3
 8001ee2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001ee6:	f7fe f97d 	bl	80001e4 <__adddf3>
 8001eea:	4602      	mov	r2, r0
 8001eec:	460b      	mov	r3, r1
 8001eee:	e9c4 2300 	strd	r2, r3, [r4]
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001ef2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	67bb      	str	r3, [r7, #120]	; 0x78
 8001ef8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001efa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001efc:	429a      	cmp	r2, r3
 8001efe:	ddde      	ble.n	8001ebe <Qubic+0x6a6>
  }
}
 8001f00:	bf00      	nop
 8001f02:	bf00      	nop
 8001f04:	3784      	adds	r7, #132	; 0x84
 8001f06:	46bd      	mov	sp, r7
 8001f08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001f0c:	f3af 8000 	nop.w
 8001f10:	00000000 	.word	0x00000000
 8001f14:	40080000 	.word	0x40080000
 8001f18:	40080000 	.word	0x40080000
 8001f1c:	40180000 	.word	0x40180000

08001f20 <emxDestroyArray_real_T>:
/*
 * Arguments    : emxArray_real_T *emxArray
 * Return Type  : void
 */
void emxDestroyArray_real_T(emxArray_real_T *emxArray)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  emxFree_real_T(&emxArray);
 8001f28:	1d3b      	adds	r3, r7, #4
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f000 f878 	bl	8002020 <emxFree_real_T>
}
 8001f30:	bf00      	nop
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <emxInitArray_real_T>:
 * Arguments    : emxArray_real_T **pEmxArray
 *                int numDimensions
 * Return Type  : void
 */
void emxInitArray_real_T(emxArray_real_T **pEmxArray, int numDimensions)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
  emxInit_real_T(pEmxArray, numDimensions);
 8001f42:	6839      	ldr	r1, [r7, #0]
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f000 f895 	bl	8002074 <emxInit_real_T>
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <emxEnsureCapacity_real_T>:
 * Arguments    : emxArray_real_T *emxArray
 *                int oldNumel
 * Return Type  : void
 */
void emxEnsureCapacity_real_T(emxArray_real_T *emxArray, int oldNumel)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b086      	sub	sp, #24
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
 8001f5a:	6039      	str	r1, [r7, #0]
  int i;
  int newNumel;
  void *newData;
  if (oldNumel < 0) {
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	da01      	bge.n	8001f66 <emxEnsureCapacity_real_T+0x14>
    oldNumel = 0;
 8001f62:	2300      	movs	r3, #0
 8001f64:	603b      	str	r3, [r7, #0]
  }
  newNumel = 1;
 8001f66:	2301      	movs	r3, #1
 8001f68:	613b      	str	r3, [r7, #16]
  for (i = 0; i < emxArray->numDimensions; i++) {
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]
 8001f6e:	e00c      	b.n	8001f8a <emxEnsureCapacity_real_T+0x38>
    newNumel *= emxArray->size[i];
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685a      	ldr	r2, [r3, #4]
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	4413      	add	r3, r2
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	fb02 f303 	mul.w	r3, r2, r3
 8001f82:	613b      	str	r3, [r7, #16]
  for (i = 0; i < emxArray->numDimensions; i++) {
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	3301      	adds	r3, #1
 8001f88:	617b      	str	r3, [r7, #20]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	697a      	ldr	r2, [r7, #20]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	dbed      	blt.n	8001f70 <emxEnsureCapacity_real_T+0x1e>
  }
  if (newNumel > emxArray->allocatedSize) {
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	dd3c      	ble.n	8002018 <emxEnsureCapacity_real_T+0xc6>
    i = emxArray->allocatedSize;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	617b      	str	r3, [r7, #20]
    if (i < 16) {
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	2b0f      	cmp	r3, #15
 8001fa8:	dc0d      	bgt.n	8001fc6 <emxEnsureCapacity_real_T+0x74>
      i = 16;
 8001faa:	2310      	movs	r3, #16
 8001fac:	617b      	str	r3, [r7, #20]
    }
    while (i < newNumel) {
 8001fae:	e00a      	b.n	8001fc6 <emxEnsureCapacity_real_T+0x74>
      if (i > 1073741823) {
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fb6:	db03      	blt.n	8001fc0 <emxEnsureCapacity_real_T+0x6e>
        i = MAX_int32_T;
 8001fb8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	e002      	b.n	8001fc6 <emxEnsureCapacity_real_T+0x74>
      } else {
        i *= 2;
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	617b      	str	r3, [r7, #20]
    while (i < newNumel) {
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	dbf0      	blt.n	8001fb0 <emxEnsureCapacity_real_T+0x5e>
      }
    }
    newData = calloc((unsigned int)i, sizeof(double));
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	2108      	movs	r1, #8
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f009 f9cc 	bl	800b370 <calloc>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	60fb      	str	r3, [r7, #12]
    if (emxArray->data != NULL) {
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d010      	beq.n	8002006 <emxEnsureCapacity_real_T+0xb4>
      memcpy(newData, emxArray->data, sizeof(double) * (unsigned int)oldNumel);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6819      	ldr	r1, [r3, #0]
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	461a      	mov	r2, r3
 8001fee:	68f8      	ldr	r0, [r7, #12]
 8001ff0:	f009 fa00 	bl	800b3f4 <memcpy>
      if (emxArray->canFreeData) {
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	7c1b      	ldrb	r3, [r3, #16]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d004      	beq.n	8002006 <emxEnsureCapacity_real_T+0xb4>
        free(emxArray->data);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4618      	mov	r0, r3
 8002002:	f009 f9ef 	bl	800b3e4 <free>
      }
    }
    emxArray->data = (double *)newData;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	601a      	str	r2, [r3, #0]
    emxArray->allocatedSize = i;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	609a      	str	r2, [r3, #8]
    emxArray->canFreeData = true;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2201      	movs	r2, #1
 8002016:	741a      	strb	r2, [r3, #16]
  }
}
 8002018:	bf00      	nop
 800201a:	3718      	adds	r7, #24
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <emxFree_real_T>:
/*
 * Arguments    : emxArray_real_T **pEmxArray
 * Return Type  : void
 */
void emxFree_real_T(emxArray_real_T **pEmxArray)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  if (*pEmxArray != (emxArray_real_T *)NULL) {
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d01d      	beq.n	800206c <emxFree_real_T+0x4c>
    if (((*pEmxArray)->data != (double *)NULL) && (*pEmxArray)->canFreeData) {
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00a      	beq.n	8002050 <emxFree_real_T+0x30>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	7c1b      	ldrb	r3, [r3, #16]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d005      	beq.n	8002050 <emxFree_real_T+0x30>
      free((*pEmxArray)->data);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f009 f9ca 	bl	800b3e4 <free>
    }
    free((*pEmxArray)->size);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	4618      	mov	r0, r3
 8002058:	f009 f9c4 	bl	800b3e4 <free>
    free(*pEmxArray);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4618      	mov	r0, r3
 8002062:	f009 f9bf 	bl	800b3e4 <free>
    *pEmxArray = (emxArray_real_T *)NULL;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
  }
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <emxInit_real_T>:
 * Arguments    : emxArray_real_T **pEmxArray
 *                int numDimensions
 * Return Type  : void
 */
void emxInit_real_T(emxArray_real_T **pEmxArray, int numDimensions)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  emxArray_real_T *emxArray;
  int i;
  *pEmxArray = (emxArray_real_T *)malloc(sizeof(emxArray_real_T));
 800207e:	2014      	movs	r0, #20
 8002080:	f009 f9a8 	bl	800b3d4 <malloc>
 8002084:	4603      	mov	r3, r0
 8002086:	461a      	mov	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	601a      	str	r2, [r3, #0]
  emxArray = *pEmxArray;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	60bb      	str	r3, [r7, #8]
  emxArray->data = (double *)NULL;
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
  emxArray->numDimensions = numDimensions;
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	60da      	str	r2, [r3, #12]
  emxArray->size = (int *)malloc(sizeof(int) * (unsigned int)numDimensions);
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	4618      	mov	r0, r3
 80020a4:	f009 f996 	bl	800b3d4 <malloc>
 80020a8:	4603      	mov	r3, r0
 80020aa:	461a      	mov	r2, r3
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	605a      	str	r2, [r3, #4]
  emxArray->allocatedSize = 0;
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	2200      	movs	r2, #0
 80020b4:	609a      	str	r2, [r3, #8]
  emxArray->canFreeData = true;
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	2201      	movs	r2, #1
 80020ba:	741a      	strb	r2, [r3, #16]
  for (i = 0; i < numDimensions; i++) {
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	e009      	b.n	80020d6 <emxInit_real_T+0x62>
    emxArray->size[i] = 0;
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
  for (i = 0; i < numDimensions; i++) {
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	3301      	adds	r3, #1
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	429a      	cmp	r2, r3
 80020dc:	dbf1      	blt.n	80020c2 <emxInit_real_T+0x4e>
  }
}
 80020de:	bf00      	nop
 80020e0:	bf00      	nop
 80020e2:	3710      	adds	r7, #16
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80020ec:	f3bf 8f4f 	dsb	sy
}
 80020f0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80020f2:	4b06      	ldr	r3, [pc, #24]	; (800210c <__NVIC_SystemReset+0x24>)
 80020f4:	68db      	ldr	r3, [r3, #12]
 80020f6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80020fa:	4904      	ldr	r1, [pc, #16]	; (800210c <__NVIC_SystemReset+0x24>)
 80020fc:	4b04      	ldr	r3, [pc, #16]	; (8002110 <__NVIC_SystemReset+0x28>)
 80020fe:	4313      	orrs	r3, r2
 8002100:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002102:	f3bf 8f4f 	dsb	sy
}
 8002106:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <__NVIC_SystemReset+0x20>
 800210c:	e000ed00 	.word	0xe000ed00
 8002110:	05fa0004 	.word	0x05fa0004

08002114 <argInit_real_T>:
/* Function Definitions */
/*
 * Arguments    : void
 * Return Type  : double
 */
static double argInit_real_T(void) {
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
	return 0.0;
 8002118:	f04f 0200 	mov.w	r2, #0
 800211c:	f04f 0300 	mov.w	r3, #0
 8002120:	ec43 2b17 	vmov	d7, r2, r3
}
 8002124:	eeb0 0a47 	vmov.f32	s0, s14
 8002128:	eef0 0a67 	vmov.f32	s1, s15
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	0000      	movs	r0, r0
	...

08002138 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002138:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800213c:	b084      	sub	sp, #16
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002140:	f003 f9da 	bl	80054f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002144:	f000 faf8 	bl	8002738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002148:	f000 fe24 	bl	8002d94 <MX_GPIO_Init>
  MX_DMA_Init();
 800214c:	f000 fdec 	bl	8002d28 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002150:	f000 fdbe 	bl	8002cd0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002154:	f000 fc02 	bl	800295c <MX_TIM2_Init>
  MX_TIM5_Init();
 8002158:	f000 fd18 	bl	8002b8c <MX_TIM5_Init>
  MX_ADC1_Init();
 800215c:	f000 fb54 	bl	8002808 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002160:	f000 fbce 	bl	8002900 <MX_I2C1_Init>
  MX_TIM11_Init();
 8002164:	f000 fd60 	bl	8002c28 <MX_TIM11_Init>
  MX_TIM4_Init();
 8002168:	f000 fc9a 	bl	8002aa0 <MX_TIM4_Init>
  MX_TIM3_Init();
 800216c:	f000 fc4a 	bl	8002a04 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	start_p = 0;
 8002170:	4b24      	ldr	r3, [pc, #144]	; (8002204 <main+0xcc>)
 8002172:	f04f 0200 	mov.w	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
	stop_p = 15;
 8002178:	4b23      	ldr	r3, [pc, #140]	; (8002208 <main+0xd0>)
 800217a:	4a24      	ldr	r2, [pc, #144]	; (800220c <main+0xd4>)
 800217c:	601a      	str	r2, [r3, #0]
	start_v = 0;
 800217e:	4b24      	ldr	r3, [pc, #144]	; (8002210 <main+0xd8>)
 8002180:	f04f 0200 	mov.w	r2, #0
 8002184:	601a      	str	r2, [r3, #0]
	stop_v = 0;
 8002186:	4b23      	ldr	r3, [pc, #140]	; (8002214 <main+0xdc>)
 8002188:	f04f 0200 	mov.w	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
	timecycle = 2;
 800218e:	4b22      	ldr	r3, [pc, #136]	; (8002218 <main+0xe0>)
 8002190:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002194:	601a      	str	r2, [r3, #0]
	transformRectangleAndPointsPlace();
 8002196:	f001 fa13 	bl	80035c0 <transformRectangleAndPointsPlace>
	HAL_ADC_Start_DMA(&hadc1, Joystick_AND_Sensor, 4);
 800219a:	2204      	movs	r2, #4
 800219c:	491f      	ldr	r1, [pc, #124]	; (800221c <main+0xe4>)
 800219e:	4820      	ldr	r0, [pc, #128]	; (8002220 <main+0xe8>)
 80021a0:	f003 fa60 	bl	8005664 <HAL_ADC_Start_DMA>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80021a4:	2104      	movs	r1, #4
 80021a6:	481f      	ldr	r0, [pc, #124]	; (8002224 <main+0xec>)
 80021a8:	f006 fd58 	bl	8008c5c <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80021ac:	2100      	movs	r1, #0
 80021ae:	481e      	ldr	r0, [pc, #120]	; (8002228 <main+0xf0>)
 80021b0:	f006 fb22 	bl	80087f8 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start(&htim5);
 80021b4:	481d      	ldr	r0, [pc, #116]	; (800222c <main+0xf4>)
 80021b6:	f006 f997 	bl	80084e8 <HAL_TIM_Base_Start>
	hmodbus.huart = &huart2;
 80021ba:	4b1d      	ldr	r3, [pc, #116]	; (8002230 <main+0xf8>)
 80021bc:	4a1d      	ldr	r2, [pc, #116]	; (8002234 <main+0xfc>)
 80021be:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim11;
 80021c0:	4b1b      	ldr	r3, [pc, #108]	; (8002230 <main+0xf8>)
 80021c2:	4a1d      	ldr	r2, [pc, #116]	; (8002238 <main+0x100>)
 80021c4:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 80021c6:	4b1a      	ldr	r3, [pc, #104]	; (8002230 <main+0xf8>)
 80021c8:	2215      	movs	r2, #21
 80021ca:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 70;
 80021cc:	4b18      	ldr	r3, [pc, #96]	; (8002230 <main+0xf8>)
 80021ce:	2246      	movs	r2, #70	; 0x46
 80021d0:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 80021d2:	491a      	ldr	r1, [pc, #104]	; (800223c <main+0x104>)
 80021d4:	4816      	ldr	r0, [pc, #88]	; (8002230 <main+0xf8>)
 80021d6:	f7fe fef5 	bl	8000fc4 <Modbus_init>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  limitsensor();
 80021da:	f000 ff37 	bl	800304c <limitsensor>
		if (starttray == 1) {
 80021de:	4b18      	ldr	r3, [pc, #96]	; (8002240 <main+0x108>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d104      	bne.n	80021f0 <main+0xb8>
			starttray = 0;
 80021e6:	4b16      	ldr	r3, [pc, #88]	; (8002240 <main+0x108>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	701a      	strb	r2, [r3, #0]
			transformRectangleAndPointsPlace();
 80021ec:	f001 f9e8 	bl	80035c0 <transformRectangleAndPointsPlace>
		}
		Modbus_Protocal_Worker();
 80021f0:	f7fe ff74 	bl	80010dc <Modbus_Protocal_Worker>
		flowmodbus();
 80021f4:	f001 fccc 	bl	8003b90 <flowmodbus>

		if (SoftReset == 1) {
 80021f8:	4b12      	ldr	r3, [pc, #72]	; (8002244 <main+0x10c>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d123      	bne.n	8002248 <main+0x110>
			NVIC_SystemReset();
 8002200:	f7ff ff72 	bl	80020e8 <__NVIC_SystemReset>
 8002204:	200009c8 	.word	0x200009c8
 8002208:	200009cc 	.word	0x200009cc
 800220c:	41700000 	.word	0x41700000
 8002210:	200009d0 	.word	0x200009d0
 8002214:	200009d4 	.word	0x200009d4
 8002218:	200009d8 	.word	0x200009d8
 800221c:	200012c4 	.word	0x200012c4
 8002220:	20000440 	.word	0x20000440
 8002224:	2000053c 	.word	0x2000053c
 8002228:	200006a4 	.word	0x200006a4
 800222c:	20000758 	.word	0x20000758
 8002230:	20000d44 	.word	0x20000d44
 8002234:	200008c0 	.word	0x200008c0
 8002238:	2000080c 	.word	0x2000080c
 800223c:	2000121c 	.word	0x2000121c
 8002240:	200009c5 	.word	0x200009c5
 8002244:	200012a8 	.word	0x200012a8
//		      if(HAL_GetTick() >= timestamp_I2C){
//		          I2C_all(&data_read);
//		          timestamp_I2C = HAL_GetTick()+ 20;
//		      }

		if (HAL_GetTick() >= timemodbus) { // heartbeat
 8002248:	f003 f9bc 	bl	80055c4 <HAL_GetTick>
 800224c:	4603      	mov	r3, r0
 800224e:	2200      	movs	r2, #0
 8002250:	461c      	mov	r4, r3
 8002252:	4615      	mov	r5, r2
 8002254:	4bb8      	ldr	r3, [pc, #736]	; (8002538 <main+0x400>)
 8002256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800225a:	4294      	cmp	r4, r2
 800225c:	eb75 0303 	sbcs.w	r3, r5, r3
 8002260:	d343      	bcc.n	80022ea <main+0x1b2>
			timemodbus = HAL_GetTick() + 0.5;
 8002262:	f003 f9af 	bl	80055c4 <HAL_GetTick>
 8002266:	4603      	mov	r3, r0
 8002268:	4618      	mov	r0, r3
 800226a:	f7fe f8f7 	bl	800045c <__aeabi_ui2d>
 800226e:	f04f 0200 	mov.w	r2, #0
 8002272:	4bb2      	ldr	r3, [pc, #712]	; (800253c <main+0x404>)
 8002274:	f7fd ffb6 	bl	80001e4 <__adddf3>
 8002278:	4602      	mov	r2, r0
 800227a:	460b      	mov	r3, r1
 800227c:	4610      	mov	r0, r2
 800227e:	4619      	mov	r1, r3
 8002280:	f7fe fca6 	bl	8000bd0 <__aeabi_d2ulz>
 8002284:	4602      	mov	r2, r0
 8002286:	460b      	mov	r3, r1
 8002288:	49ab      	ldr	r1, [pc, #684]	; (8002538 <main+0x400>)
 800228a:	e9c1 2300 	strd	r2, r3, [r1]
			registerFrame[0].U16 = 22881;
 800228e:	4bac      	ldr	r3, [pc, #688]	; (8002540 <main+0x408>)
 8002290:	f645 1261 	movw	r2, #22881	; 0x5961
 8002294:	801a      	strh	r2, [r3, #0]
			registerFrame[17].U16 = (int) (ReadDegree - 350) * 10;
 8002296:	4bab      	ldr	r3, [pc, #684]	; (8002544 <main+0x40c>)
 8002298:	edd3 7a00 	vldr	s15, [r3]
 800229c:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 8002548 <main+0x410>
 80022a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80022a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022a8:	ee17 3a90 	vmov	r3, s15
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	461a      	mov	r2, r3
 80022b0:	0092      	lsls	r2, r2, #2
 80022b2:	4413      	add	r3, r2
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	4ba1      	ldr	r3, [pc, #644]	; (8002540 <main+0x408>)
 80022ba:	845a      	strh	r2, [r3, #34]	; 0x22
			registerFrame[18].U16 = abs(speed);
 80022bc:	4ba3      	ldr	r3, [pc, #652]	; (800254c <main+0x414>)
 80022be:	edd3 7a00 	vldr	s15, [r3]
 80022c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022c6:	ee17 3a90 	vmov	r3, s15
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	bfb8      	it	lt
 80022ce:	425b      	neglt	r3, r3
 80022d0:	b29a      	uxth	r2, r3
 80022d2:	4b9b      	ldr	r3, [pc, #620]	; (8002540 <main+0x408>)
 80022d4:	849a      	strh	r2, [r3, #36]	; 0x24
			registerFrame[19].U16 = acceleration;
 80022d6:	4b9e      	ldr	r3, [pc, #632]	; (8002550 <main+0x418>)
 80022d8:	edd3 7a00 	vldr	s15, [r3]
 80022dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022e0:	ee17 3a90 	vmov	r3, s15
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	4b96      	ldr	r3, [pc, #600]	; (8002540 <main+0x408>)
 80022e8:	84da      	strh	r2, [r3, #38]	; 0x26
		}
		if (HAL_GetTick() >= timestampTrajact) {
 80022ea:	f003 f96b 	bl	80055c4 <HAL_GetTick>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2200      	movs	r2, #0
 80022f2:	4698      	mov	r8, r3
 80022f4:	4691      	mov	r9, r2
 80022f6:	4b97      	ldr	r3, [pc, #604]	; (8002554 <main+0x41c>)
 80022f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022fc:	4590      	cmp	r8, r2
 80022fe:	eb79 0303 	sbcs.w	r3, r9, r3
 8002302:	d34e      	bcc.n	80023a2 <main+0x26a>
			timestampTrajact = HAL_GetTick() + 10;
 8002304:	f003 f95e 	bl	80055c4 <HAL_GetTick>
 8002308:	4603      	mov	r3, r0
 800230a:	330a      	adds	r3, #10
 800230c:	2200      	movs	r2, #0
 800230e:	60bb      	str	r3, [r7, #8]
 8002310:	60fa      	str	r2, [r7, #12]
 8002312:	4b90      	ldr	r3, [pc, #576]	; (8002554 <main+0x41c>)
 8002314:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002318:	e9c3 1200 	strd	r1, r2, [r3]
			if (indexposition < (timecycle * 100) && path == 1) {
 800231c:	4b8e      	ldr	r3, [pc, #568]	; (8002558 <main+0x420>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	ee07 3a90 	vmov	s15, r3
 8002324:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002328:	4b8c      	ldr	r3, [pc, #560]	; (800255c <main+0x424>)
 800232a:	edd3 7a00 	vldr	s15, [r3]
 800232e:	eddf 6a8c 	vldr	s13, [pc, #560]	; 8002560 <main+0x428>
 8002332:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002336:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800233a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233e:	d530      	bpl.n	80023a2 <main+0x26a>
 8002340:	4b88      	ldr	r3, [pc, #544]	; (8002564 <main+0x42c>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b01      	cmp	r3, #1
 8002346:	d12c      	bne.n	80023a2 <main+0x26a>
				positionTraject = q_positionN->data[indexposition];
 8002348:	4b87      	ldr	r3, [pc, #540]	; (8002568 <main+0x430>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	4b82      	ldr	r3, [pc, #520]	; (8002558 <main+0x420>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	4413      	add	r3, r2
 8002356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235a:	4610      	mov	r0, r2
 800235c:	4619      	mov	r1, r3
 800235e:	f7fe fbcf 	bl	8000b00 <__aeabi_d2f>
 8002362:	4603      	mov	r3, r0
 8002364:	4a81      	ldr	r2, [pc, #516]	; (800256c <main+0x434>)
 8002366:	6013      	str	r3, [r2, #0]
				velocityTraject = q_velocityN->data[indexposition];
 8002368:	4b81      	ldr	r3, [pc, #516]	; (8002570 <main+0x438>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	4b7a      	ldr	r3, [pc, #488]	; (8002558 <main+0x420>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	4413      	add	r3, r2
 8002376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800237a:	4610      	mov	r0, r2
 800237c:	4619      	mov	r1, r3
 800237e:	f7fe fbbf 	bl	8000b00 <__aeabi_d2f>
 8002382:	4603      	mov	r3, r0
 8002384:	4a7b      	ldr	r2, [pc, #492]	; (8002574 <main+0x43c>)
 8002386:	6013      	str	r3, [r2, #0]
				SetDegree = positionTraject;
 8002388:	4b78      	ldr	r3, [pc, #480]	; (800256c <main+0x434>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a7a      	ldr	r2, [pc, #488]	; (8002578 <main+0x440>)
 800238e:	6013      	str	r3, [r2, #0]
				SetVelocity = velocityTraject;
 8002390:	4b78      	ldr	r3, [pc, #480]	; (8002574 <main+0x43c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a79      	ldr	r2, [pc, #484]	; (800257c <main+0x444>)
 8002396:	6013      	str	r3, [r2, #0]
				indexposition += 1;
 8002398:	4b6f      	ldr	r3, [pc, #444]	; (8002558 <main+0x420>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	3301      	adds	r3, #1
 800239e:	4a6e      	ldr	r2, [pc, #440]	; (8002558 <main+0x420>)
 80023a0:	6013      	str	r3, [r2, #0]
			}
		}
		if(testgo == 1)
 80023a2:	4b77      	ldr	r3, [pc, #476]	; (8002580 <main+0x448>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d105      	bne.n	80023b6 <main+0x27e>
		{
			Mobus = Run_TrayMode;
 80023aa:	4b76      	ldr	r3, [pc, #472]	; (8002584 <main+0x44c>)
 80023ac:	2205      	movs	r2, #5
 80023ae:	701a      	strb	r2, [r3, #0]
			testgo = 0;
 80023b0:	4b73      	ldr	r3, [pc, #460]	; (8002580 <main+0x448>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
		}
		if (HAL_GetTick() >= timestamp) {
 80023b6:	f003 f905 	bl	80055c4 <HAL_GetTick>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2200      	movs	r2, #0
 80023be:	469a      	mov	sl, r3
 80023c0:	4693      	mov	fp, r2
 80023c2:	4b71      	ldr	r3, [pc, #452]	; (8002588 <main+0x450>)
 80023c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c8:	4592      	cmp	sl, r2
 80023ca:	eb7b 0303 	sbcs.w	r3, fp, r3
 80023ce:	f4ff af04 	bcc.w	80021da <main+0xa2>
			timestamp = HAL_GetTick() + 5;
 80023d2:	f003 f8f7 	bl	80055c4 <HAL_GetTick>
 80023d6:	4603      	mov	r3, r0
 80023d8:	3305      	adds	r3, #5
 80023da:	2200      	movs	r2, #0
 80023dc:	603b      	str	r3, [r7, #0]
 80023de:	607a      	str	r2, [r7, #4]
 80023e0:	4b69      	ldr	r3, [pc, #420]	; (8002588 <main+0x450>)
 80023e2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80023e6:	e9c3 1200 	strd	r1, r2, [r3]
			//abc++;
			QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim2); // Read QEI
 80023ea:	4b68      	ldr	r3, [pc, #416]	; (800258c <main+0x454>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f0:	4a67      	ldr	r2, [pc, #412]	; (8002590 <main+0x458>)
 80023f2:	6013      	str	r3, [r2, #0]
			ReadDegree = (QEIReadRaw / 8192.0 * 360) * 160 / 360; // pulse to degree
 80023f4:	4b66      	ldr	r3, [pc, #408]	; (8002590 <main+0x458>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7fe f82f 	bl	800045c <__aeabi_ui2d>
 80023fe:	f04f 0200 	mov.w	r2, #0
 8002402:	4b64      	ldr	r3, [pc, #400]	; (8002594 <main+0x45c>)
 8002404:	f7fe f9ce 	bl	80007a4 <__aeabi_ddiv>
 8002408:	4602      	mov	r2, r0
 800240a:	460b      	mov	r3, r1
 800240c:	4610      	mov	r0, r2
 800240e:	4619      	mov	r1, r3
 8002410:	f04f 0200 	mov.w	r2, #0
 8002414:	4b60      	ldr	r3, [pc, #384]	; (8002598 <main+0x460>)
 8002416:	f7fe f89b 	bl	8000550 <__aeabi_dmul>
 800241a:	4602      	mov	r2, r0
 800241c:	460b      	mov	r3, r1
 800241e:	4610      	mov	r0, r2
 8002420:	4619      	mov	r1, r3
 8002422:	f04f 0200 	mov.w	r2, #0
 8002426:	4b5d      	ldr	r3, [pc, #372]	; (800259c <main+0x464>)
 8002428:	f7fe f892 	bl	8000550 <__aeabi_dmul>
 800242c:	4602      	mov	r2, r0
 800242e:	460b      	mov	r3, r1
 8002430:	4610      	mov	r0, r2
 8002432:	4619      	mov	r1, r3
 8002434:	f04f 0200 	mov.w	r2, #0
 8002438:	4b57      	ldr	r3, [pc, #348]	; (8002598 <main+0x460>)
 800243a:	f7fe f9b3 	bl	80007a4 <__aeabi_ddiv>
 800243e:	4602      	mov	r2, r0
 8002440:	460b      	mov	r3, r1
 8002442:	4610      	mov	r0, r2
 8002444:	4619      	mov	r1, r3
 8002446:	f7fe fb5b 	bl	8000b00 <__aeabi_d2f>
 800244a:	4603      	mov	r3, r0
 800244c:	4a3d      	ldr	r2, [pc, #244]	; (8002544 <main+0x40c>)
 800244e:	6013      	str	r3, [r2, #0]
			error = SetDegree - ReadDegree;
 8002450:	4b49      	ldr	r3, [pc, #292]	; (8002578 <main+0x440>)
 8002452:	ed93 7a00 	vldr	s14, [r3]
 8002456:	4b3b      	ldr	r3, [pc, #236]	; (8002544 <main+0x40c>)
 8002458:	edd3 7a00 	vldr	s15, [r3]
 800245c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002460:	4b4f      	ldr	r3, [pc, #316]	; (80025a0 <main+0x468>)
 8002462:	edc3 7a00 	vstr	s15, [r3]
			velocity();
 8002466:	f002 fb31 	bl	8004acc <velocity>
			accelerate();
 800246a:	f002 fb97 	bl	8004b9c <accelerate>
			speed = ((QEIData.QEIVelocity / 8192.0) * 360.0) * 160 / 360;
 800246e:	4b4d      	ldr	r3, [pc, #308]	; (80025a4 <main+0x46c>)
 8002470:	695b      	ldr	r3, [r3, #20]
 8002472:	4618      	mov	r0, r3
 8002474:	f7fe f814 	bl	80004a0 <__aeabi_f2d>
 8002478:	f04f 0200 	mov.w	r2, #0
 800247c:	4b45      	ldr	r3, [pc, #276]	; (8002594 <main+0x45c>)
 800247e:	f7fe f991 	bl	80007a4 <__aeabi_ddiv>
 8002482:	4602      	mov	r2, r0
 8002484:	460b      	mov	r3, r1
 8002486:	4610      	mov	r0, r2
 8002488:	4619      	mov	r1, r3
 800248a:	f04f 0200 	mov.w	r2, #0
 800248e:	4b42      	ldr	r3, [pc, #264]	; (8002598 <main+0x460>)
 8002490:	f7fe f85e 	bl	8000550 <__aeabi_dmul>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	4610      	mov	r0, r2
 800249a:	4619      	mov	r1, r3
 800249c:	f04f 0200 	mov.w	r2, #0
 80024a0:	4b3e      	ldr	r3, [pc, #248]	; (800259c <main+0x464>)
 80024a2:	f7fe f855 	bl	8000550 <__aeabi_dmul>
 80024a6:	4602      	mov	r2, r0
 80024a8:	460b      	mov	r3, r1
 80024aa:	4610      	mov	r0, r2
 80024ac:	4619      	mov	r1, r3
 80024ae:	f04f 0200 	mov.w	r2, #0
 80024b2:	4b39      	ldr	r3, [pc, #228]	; (8002598 <main+0x460>)
 80024b4:	f7fe f976 	bl	80007a4 <__aeabi_ddiv>
 80024b8:	4602      	mov	r2, r0
 80024ba:	460b      	mov	r3, r1
 80024bc:	4610      	mov	r0, r2
 80024be:	4619      	mov	r1, r3
 80024c0:	f7fe fb1e 	bl	8000b00 <__aeabi_d2f>
 80024c4:	4603      	mov	r3, r0
 80024c6:	4a21      	ldr	r2, [pc, #132]	; (800254c <main+0x414>)
 80024c8:	6013      	str	r3, [r2, #0]
			acceleration = QEIAcc.QEIVelocity;
 80024ca:	4b37      	ldr	r3, [pc, #220]	; (80025a8 <main+0x470>)
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	4a20      	ldr	r2, [pc, #128]	; (8002550 <main+0x418>)
 80024d0:	6013      	str	r3, [r2, #0]
			DegreeFeedback = control_interrupt(); // PID function
 80024d2:	f002 fa27 	bl	8004924 <control_interrupt>
 80024d6:	eef0 7a40 	vmov.f32	s15, s0
 80024da:	4b34      	ldr	r3, [pc, #208]	; (80025ac <main+0x474>)
 80024dc:	edc3 7a00 	vstr	s15, [r3]

			if (velocityTraject == 0) {
 80024e0:	4b24      	ldr	r3, [pc, #144]	; (8002574 <main+0x43c>)
 80024e2:	edd3 7a00 	vldr	s15, [r3]
 80024e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ee:	d103      	bne.n	80024f8 <main+0x3c0>
				s2 = 0;
 80024f0:	4b2f      	ldr	r3, [pc, #188]	; (80025b0 <main+0x478>)
 80024f2:	f04f 0200 	mov.w	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]
			}
			if (Joystick_Control == 1) {
 80024f8:	4b2e      	ldr	r3, [pc, #184]	; (80025b4 <main+0x47c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	f040 8085 	bne.w	800260c <main+0x4d4>
				DegreeFeedback = 0;
 8002502:	4b2a      	ldr	r3, [pc, #168]	; (80025ac <main+0x474>)
 8002504:	f04f 0200 	mov.w	r2, #0
 8002508:	601a      	str	r2, [r3, #0]
				s = 0;
 800250a:	4b2b      	ldr	r3, [pc, #172]	; (80025b8 <main+0x480>)
 800250c:	f04f 0200 	mov.w	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
				s2 = 0;
 8002512:	4b27      	ldr	r3, [pc, #156]	; (80025b0 <main+0x478>)
 8002514:	f04f 0200 	mov.w	r2, #0
 8002518:	601a      	str	r2, [r3, #0]
				error = 0;
 800251a:	4b21      	ldr	r3, [pc, #132]	; (80025a0 <main+0x468>)
 800251c:	f04f 0200 	mov.w	r2, #0
 8002520:	601a      	str	r2, [r3, #0]
				error2 = 0;
 8002522:	4b26      	ldr	r3, [pc, #152]	; (80025bc <main+0x484>)
 8002524:	f04f 0200 	mov.w	r2, #0
 8002528:	601a      	str	r2, [r3, #0]
				if (Joystick_AND_Sensor[0] >= 3150) {
 800252a:	4b25      	ldr	r3, [pc, #148]	; (80025c0 <main+0x488>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f640 424d 	movw	r2, #3149	; 0xc4d
 8002532:	4293      	cmp	r3, r2
 8002534:	d951      	bls.n	80025da <main+0x4a2>
 8002536:	e045      	b.n	80025c4 <main+0x48c>
 8002538:	20001368 	.word	0x20001368
 800253c:	3fe00000 	.word	0x3fe00000
 8002540:	2000121c 	.word	0x2000121c
 8002544:	20001348 	.word	0x20001348
 8002548:	43af0000 	.word	0x43af0000
 800254c:	200012ac 	.word	0x200012ac
 8002550:	200012b0 	.word	0x200012b0
 8002554:	20001370 	.word	0x20001370
 8002558:	2000131c 	.word	0x2000131c
 800255c:	200009d8 	.word	0x200009d8
 8002560:	42c80000 	.word	0x42c80000
 8002564:	200012b4 	.word	0x200012b4
 8002568:	20001314 	.word	0x20001314
 800256c:	200012bc 	.word	0x200012bc
 8002570:	20001310 	.word	0x20001310
 8002574:	200012c0 	.word	0x200012c0
 8002578:	2000134c 	.word	0x2000134c
 800257c:	20000390 	.word	0x20000390
 8002580:	20001358 	.word	0x20001358
 8002584:	20000d40 	.word	0x20000d40
 8002588:	20001360 	.word	0x20001360
 800258c:	2000053c 	.word	0x2000053c
 8002590:	200012b8 	.word	0x200012b8
 8002594:	40c00000 	.word	0x40c00000
 8002598:	40768000 	.word	0x40768000
 800259c:	40640000 	.word	0x40640000
 80025a0:	20001354 	.word	0x20001354
 80025a4:	200012d8 	.word	0x200012d8
 80025a8:	200012f0 	.word	0x200012f0
 80025ac:	20001350 	.word	0x20001350
 80025b0:	20001334 	.word	0x20001334
 80025b4:	2000037c 	.word	0x2000037c
 80025b8:	20001328 	.word	0x20001328
 80025bc:	20001338 	.word	0x20001338
 80025c0:	200012c4 	.word	0x200012c4
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 16383); // 20 %
 80025c4:	4b52      	ldr	r3, [pc, #328]	; (8002710 <main+0x5d8>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f643 72ff 	movw	r2, #16383	; 0x3fff
 80025cc:	635a      	str	r2, [r3, #52]	; 0x34
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80025ce:	2201      	movs	r2, #1
 80025d0:	2180      	movs	r1, #128	; 0x80
 80025d2:	4850      	ldr	r0, [pc, #320]	; (8002714 <main+0x5dc>)
 80025d4:	f004 fac0 	bl	8006b58 <HAL_GPIO_WritePin>
 80025d8:	e5ff      	b.n	80021da <main+0xa2>
				} else if (Joystick_AND_Sensor[0] <= 100) {
 80025da:	4b4f      	ldr	r3, [pc, #316]	; (8002718 <main+0x5e0>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	2b64      	cmp	r3, #100	; 0x64
 80025e0:	d80a      	bhi.n	80025f8 <main+0x4c0>
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 16383); // 20 %
 80025e2:	4b4b      	ldr	r3, [pc, #300]	; (8002710 <main+0x5d8>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f643 72ff 	movw	r2, #16383	; 0x3fff
 80025ea:	635a      	str	r2, [r3, #52]	; 0x34
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80025ec:	2200      	movs	r2, #0
 80025ee:	2180      	movs	r1, #128	; 0x80
 80025f0:	4848      	ldr	r0, [pc, #288]	; (8002714 <main+0x5dc>)
 80025f2:	f004 fab1 	bl	8006b58 <HAL_GPIO_WritePin>
 80025f6:	e5f0      	b.n	80021da <main+0xa2>
				} else {
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 80025f8:	4b45      	ldr	r3, [pc, #276]	; (8002710 <main+0x5d8>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2200      	movs	r2, #0
 80025fe:	635a      	str	r2, [r3, #52]	; 0x34
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8002600:	2200      	movs	r2, #0
 8002602:	2180      	movs	r1, #128	; 0x80
 8002604:	4843      	ldr	r0, [pc, #268]	; (8002714 <main+0x5dc>)
 8002606:	f004 faa7 	bl	8006b58 <HAL_GPIO_WritePin>
 800260a:	e5e6      	b.n	80021da <main+0xa2>
				}
			} else if (Joystick_Control == 0) {
 800260c:	4b43      	ldr	r3, [pc, #268]	; (800271c <main+0x5e4>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	f47f ade2 	bne.w	80021da <main+0xa2>
				if (SetDegree < 0) {
 8002616:	4b42      	ldr	r3, [pc, #264]	; (8002720 <main+0x5e8>)
 8002618:	edd3 7a00 	vldr	s15, [r3]
 800261c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002624:	d503      	bpl.n	800262e <main+0x4f6>
					SetDegree = 0; // minimum value
 8002626:	4b3e      	ldr	r3, [pc, #248]	; (8002720 <main+0x5e8>)
 8002628:	f04f 0200 	mov.w	r2, #0
 800262c:	601a      	str	r2, [r3, #0]
				}
				if (SetDegree > 700) {
 800262e:	4b3c      	ldr	r3, [pc, #240]	; (8002720 <main+0x5e8>)
 8002630:	edd3 7a00 	vldr	s15, [r3]
 8002634:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002724 <main+0x5ec>
 8002638:	eef4 7ac7 	vcmpe.f32	s15, s14
 800263c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002640:	dd02      	ble.n	8002648 <main+0x510>
					SetDegree = 700; // maximum value
 8002642:	4b37      	ldr	r3, [pc, #220]	; (8002720 <main+0x5e8>)
 8002644:	4a38      	ldr	r2, [pc, #224]	; (8002728 <main+0x5f0>)
 8002646:	601a      	str	r2, [r3, #0]
				}

				if (error > 0) { // setpoint > read_encoder
 8002648:	4b38      	ldr	r3, [pc, #224]	; (800272c <main+0x5f4>)
 800264a:	edd3 7a00 	vldr	s15, [r3]
 800264e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002656:	dd23      	ble.n	80026a0 <main+0x568>

					if (error < 0.2) {
 8002658:	4b34      	ldr	r3, [pc, #208]	; (800272c <main+0x5f4>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4618      	mov	r0, r3
 800265e:	f7fd ff1f 	bl	80004a0 <__aeabi_f2d>
 8002662:	a329      	add	r3, pc, #164	; (adr r3, 8002708 <main+0x5d0>)
 8002664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002668:	f7fe f9e4 	bl	8000a34 <__aeabi_dcmplt>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d007      	beq.n	8002682 <main+0x54a>
						DegreeFeedback = 0; // Limit Position
 8002672:	4b2f      	ldr	r3, [pc, #188]	; (8002730 <main+0x5f8>)
 8002674:	f04f 0200 	mov.w	r2, #0
 8002678:	601a      	str	r2, [r3, #0]
						s = 0;
 800267a:	4b2e      	ldr	r3, [pc, #184]	; (8002734 <main+0x5fc>)
 800267c:	f04f 0200 	mov.w	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
					}
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback);
 8002682:	4b2b      	ldr	r3, [pc, #172]	; (8002730 <main+0x5f8>)
 8002684:	edd3 7a00 	vldr	s15, [r3]
 8002688:	4b21      	ldr	r3, [pc, #132]	; (8002710 <main+0x5d8>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002690:	ee17 2a90 	vmov	r2, s15
 8002694:	635a      	str	r2, [r3, #52]	; 0x34
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8002696:	2200      	movs	r2, #0
 8002698:	2180      	movs	r1, #128	; 0x80
 800269a:	481e      	ldr	r0, [pc, #120]	; (8002714 <main+0x5dc>)
 800269c:	f004 fa5c 	bl	8006b58 <HAL_GPIO_WritePin>
				}
				if (error < 0) { // setpoint < read_encoder
 80026a0:	4b22      	ldr	r3, [pc, #136]	; (800272c <main+0x5f4>)
 80026a2:	edd3 7a00 	vldr	s15, [r3]
 80026a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ae:	d52a      	bpl.n	8002706 <main+0x5ce>
					if (error * -1 < 0.2) {
 80026b0:	4b1e      	ldr	r3, [pc, #120]	; (800272c <main+0x5f4>)
 80026b2:	edd3 7a00 	vldr	s15, [r3]
 80026b6:	eef1 7a67 	vneg.f32	s15, s15
 80026ba:	ee17 3a90 	vmov	r3, s15
 80026be:	4618      	mov	r0, r3
 80026c0:	f7fd feee 	bl	80004a0 <__aeabi_f2d>
 80026c4:	a310      	add	r3, pc, #64	; (adr r3, 8002708 <main+0x5d0>)
 80026c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ca:	f7fe f9b3 	bl	8000a34 <__aeabi_dcmplt>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d007      	beq.n	80026e4 <main+0x5ac>
						DegreeFeedback = 0; // Limit Position
 80026d4:	4b16      	ldr	r3, [pc, #88]	; (8002730 <main+0x5f8>)
 80026d6:	f04f 0200 	mov.w	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
						s = 0;
 80026dc:	4b15      	ldr	r3, [pc, #84]	; (8002734 <main+0x5fc>)
 80026de:	f04f 0200 	mov.w	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
					}
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback * -1);
 80026e4:	4b12      	ldr	r3, [pc, #72]	; (8002730 <main+0x5f8>)
 80026e6:	edd3 7a00 	vldr	s15, [r3]
 80026ea:	eef1 7a67 	vneg.f32	s15, s15
 80026ee:	4b08      	ldr	r3, [pc, #32]	; (8002710 <main+0x5d8>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026f6:	ee17 2a90 	vmov	r2, s15
 80026fa:	635a      	str	r2, [r3, #52]	; 0x34
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80026fc:	2201      	movs	r2, #1
 80026fe:	2180      	movs	r1, #128	; 0x80
 8002700:	4804      	ldr	r0, [pc, #16]	; (8002714 <main+0x5dc>)
 8002702:	f004 fa29 	bl	8006b58 <HAL_GPIO_WritePin>
	while (1) {
 8002706:	e568      	b.n	80021da <main+0xa2>
 8002708:	9999999a 	.word	0x9999999a
 800270c:	3fc99999 	.word	0x3fc99999
 8002710:	200006a4 	.word	0x200006a4
 8002714:	40020000 	.word	0x40020000
 8002718:	200012c4 	.word	0x200012c4
 800271c:	2000037c 	.word	0x2000037c
 8002720:	2000134c 	.word	0x2000134c
 8002724:	442f0000 	.word	0x442f0000
 8002728:	442f0000 	.word	0x442f0000
 800272c:	20001354 	.word	0x20001354
 8002730:	20001350 	.word	0x20001350
 8002734:	20001328 	.word	0x20001328

08002738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b094      	sub	sp, #80	; 0x50
 800273c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800273e:	f107 0320 	add.w	r3, r7, #32
 8002742:	2230      	movs	r2, #48	; 0x30
 8002744:	2100      	movs	r1, #0
 8002746:	4618      	mov	r0, r3
 8002748:	f008 fe62 	bl	800b410 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800274c:	f107 030c 	add.w	r3, r7, #12
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	605a      	str	r2, [r3, #4]
 8002756:	609a      	str	r2, [r3, #8]
 8002758:	60da      	str	r2, [r3, #12]
 800275a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800275c:	2300      	movs	r3, #0
 800275e:	60bb      	str	r3, [r7, #8]
 8002760:	4b27      	ldr	r3, [pc, #156]	; (8002800 <SystemClock_Config+0xc8>)
 8002762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002764:	4a26      	ldr	r2, [pc, #152]	; (8002800 <SystemClock_Config+0xc8>)
 8002766:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800276a:	6413      	str	r3, [r2, #64]	; 0x40
 800276c:	4b24      	ldr	r3, [pc, #144]	; (8002800 <SystemClock_Config+0xc8>)
 800276e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002774:	60bb      	str	r3, [r7, #8]
 8002776:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002778:	2300      	movs	r3, #0
 800277a:	607b      	str	r3, [r7, #4]
 800277c:	4b21      	ldr	r3, [pc, #132]	; (8002804 <SystemClock_Config+0xcc>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a20      	ldr	r2, [pc, #128]	; (8002804 <SystemClock_Config+0xcc>)
 8002782:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002786:	6013      	str	r3, [r2, #0]
 8002788:	4b1e      	ldr	r3, [pc, #120]	; (8002804 <SystemClock_Config+0xcc>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002790:	607b      	str	r3, [r7, #4]
 8002792:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002794:	2302      	movs	r3, #2
 8002796:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002798:	2301      	movs	r3, #1
 800279a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800279c:	2310      	movs	r3, #16
 800279e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027a0:	2302      	movs	r3, #2
 80027a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80027a4:	2300      	movs	r3, #0
 80027a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80027a8:	2308      	movs	r3, #8
 80027aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80027ac:	2364      	movs	r3, #100	; 0x64
 80027ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80027b0:	2302      	movs	r3, #2
 80027b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80027b4:	2304      	movs	r3, #4
 80027b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027b8:	f107 0320 	add.w	r3, r7, #32
 80027bc:	4618      	mov	r0, r3
 80027be:	f005 f99f 	bl	8007b00 <HAL_RCC_OscConfig>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80027c8:	f002 faec 	bl	8004da4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027cc:	230f      	movs	r3, #15
 80027ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027d0:	2302      	movs	r3, #2
 80027d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80027d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027de:	2300      	movs	r3, #0
 80027e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80027e2:	f107 030c 	add.w	r3, r7, #12
 80027e6:	2103      	movs	r1, #3
 80027e8:	4618      	mov	r0, r3
 80027ea:	f005 fc01 	bl	8007ff0 <HAL_RCC_ClockConfig>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80027f4:	f002 fad6 	bl	8004da4 <Error_Handler>
  }
}
 80027f8:	bf00      	nop
 80027fa:	3750      	adds	r7, #80	; 0x50
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40023800 	.word	0x40023800
 8002804:	40007000 	.word	0x40007000

08002808 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800280e:	463b      	mov	r3, r7
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800281a:	4b36      	ldr	r3, [pc, #216]	; (80028f4 <MX_ADC1_Init+0xec>)
 800281c:	4a36      	ldr	r2, [pc, #216]	; (80028f8 <MX_ADC1_Init+0xf0>)
 800281e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002820:	4b34      	ldr	r3, [pc, #208]	; (80028f4 <MX_ADC1_Init+0xec>)
 8002822:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002826:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002828:	4b32      	ldr	r3, [pc, #200]	; (80028f4 <MX_ADC1_Init+0xec>)
 800282a:	2200      	movs	r2, #0
 800282c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800282e:	4b31      	ldr	r3, [pc, #196]	; (80028f4 <MX_ADC1_Init+0xec>)
 8002830:	2201      	movs	r2, #1
 8002832:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002834:	4b2f      	ldr	r3, [pc, #188]	; (80028f4 <MX_ADC1_Init+0xec>)
 8002836:	2201      	movs	r2, #1
 8002838:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800283a:	4b2e      	ldr	r3, [pc, #184]	; (80028f4 <MX_ADC1_Init+0xec>)
 800283c:	2200      	movs	r2, #0
 800283e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002842:	4b2c      	ldr	r3, [pc, #176]	; (80028f4 <MX_ADC1_Init+0xec>)
 8002844:	2200      	movs	r2, #0
 8002846:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002848:	4b2a      	ldr	r3, [pc, #168]	; (80028f4 <MX_ADC1_Init+0xec>)
 800284a:	4a2c      	ldr	r2, [pc, #176]	; (80028fc <MX_ADC1_Init+0xf4>)
 800284c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800284e:	4b29      	ldr	r3, [pc, #164]	; (80028f4 <MX_ADC1_Init+0xec>)
 8002850:	2200      	movs	r2, #0
 8002852:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8002854:	4b27      	ldr	r3, [pc, #156]	; (80028f4 <MX_ADC1_Init+0xec>)
 8002856:	2204      	movs	r2, #4
 8002858:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800285a:	4b26      	ldr	r3, [pc, #152]	; (80028f4 <MX_ADC1_Init+0xec>)
 800285c:	2201      	movs	r2, #1
 800285e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002862:	4b24      	ldr	r3, [pc, #144]	; (80028f4 <MX_ADC1_Init+0xec>)
 8002864:	2200      	movs	r2, #0
 8002866:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002868:	4822      	ldr	r0, [pc, #136]	; (80028f4 <MX_ADC1_Init+0xec>)
 800286a:	f002 feb7 	bl	80055dc <HAL_ADC_Init>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002874:	f002 fa96 	bl	8004da4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002878:	2308      	movs	r3, #8
 800287a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800287c:	2301      	movs	r3, #1
 800287e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8002880:	2303      	movs	r3, #3
 8002882:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002884:	463b      	mov	r3, r7
 8002886:	4619      	mov	r1, r3
 8002888:	481a      	ldr	r0, [pc, #104]	; (80028f4 <MX_ADC1_Init+0xec>)
 800288a:	f002 fff9 	bl	8005880 <HAL_ADC_ConfigChannel>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002894:	f002 fa86 	bl	8004da4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002898:	2304      	movs	r3, #4
 800289a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800289c:	2302      	movs	r3, #2
 800289e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028a0:	463b      	mov	r3, r7
 80028a2:	4619      	mov	r1, r3
 80028a4:	4813      	ldr	r0, [pc, #76]	; (80028f4 <MX_ADC1_Init+0xec>)
 80028a6:	f002 ffeb 	bl	8005880 <HAL_ADC_ConfigChannel>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80028b0:	f002 fa78 	bl	8004da4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80028b4:	2306      	movs	r3, #6
 80028b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80028b8:	2303      	movs	r3, #3
 80028ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028bc:	463b      	mov	r3, r7
 80028be:	4619      	mov	r1, r3
 80028c0:	480c      	ldr	r0, [pc, #48]	; (80028f4 <MX_ADC1_Init+0xec>)
 80028c2:	f002 ffdd 	bl	8005880 <HAL_ADC_ConfigChannel>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80028cc:	f002 fa6a 	bl	8004da4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80028d0:	2305      	movs	r3, #5
 80028d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80028d4:	2304      	movs	r3, #4
 80028d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028d8:	463b      	mov	r3, r7
 80028da:	4619      	mov	r1, r3
 80028dc:	4805      	ldr	r0, [pc, #20]	; (80028f4 <MX_ADC1_Init+0xec>)
 80028de:	f002 ffcf 	bl	8005880 <HAL_ADC_ConfigChannel>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80028e8:	f002 fa5c 	bl	8004da4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80028ec:	bf00      	nop
 80028ee:	3710      	adds	r7, #16
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20000440 	.word	0x20000440
 80028f8:	40012000 	.word	0x40012000
 80028fc:	0f000001 	.word	0x0f000001

08002900 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002904:	4b12      	ldr	r3, [pc, #72]	; (8002950 <MX_I2C1_Init+0x50>)
 8002906:	4a13      	ldr	r2, [pc, #76]	; (8002954 <MX_I2C1_Init+0x54>)
 8002908:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800290a:	4b11      	ldr	r3, [pc, #68]	; (8002950 <MX_I2C1_Init+0x50>)
 800290c:	4a12      	ldr	r2, [pc, #72]	; (8002958 <MX_I2C1_Init+0x58>)
 800290e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002910:	4b0f      	ldr	r3, [pc, #60]	; (8002950 <MX_I2C1_Init+0x50>)
 8002912:	2200      	movs	r2, #0
 8002914:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002916:	4b0e      	ldr	r3, [pc, #56]	; (8002950 <MX_I2C1_Init+0x50>)
 8002918:	2200      	movs	r2, #0
 800291a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800291c:	4b0c      	ldr	r3, [pc, #48]	; (8002950 <MX_I2C1_Init+0x50>)
 800291e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002922:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002924:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <MX_I2C1_Init+0x50>)
 8002926:	2200      	movs	r2, #0
 8002928:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800292a:	4b09      	ldr	r3, [pc, #36]	; (8002950 <MX_I2C1_Init+0x50>)
 800292c:	2200      	movs	r2, #0
 800292e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002930:	4b07      	ldr	r3, [pc, #28]	; (8002950 <MX_I2C1_Init+0x50>)
 8002932:	2200      	movs	r2, #0
 8002934:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002936:	4b06      	ldr	r3, [pc, #24]	; (8002950 <MX_I2C1_Init+0x50>)
 8002938:	2200      	movs	r2, #0
 800293a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800293c:	4804      	ldr	r0, [pc, #16]	; (8002950 <MX_I2C1_Init+0x50>)
 800293e:	f004 f949 	bl	8006bd4 <HAL_I2C_Init>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002948:	f002 fa2c 	bl	8004da4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800294c:	bf00      	nop
 800294e:	bd80      	pop	{r7, pc}
 8002950:	200004e8 	.word	0x200004e8
 8002954:	40005400 	.word	0x40005400
 8002958:	000186a0 	.word	0x000186a0

0800295c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b08c      	sub	sp, #48	; 0x30
 8002960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002962:	f107 030c 	add.w	r3, r7, #12
 8002966:	2224      	movs	r2, #36	; 0x24
 8002968:	2100      	movs	r1, #0
 800296a:	4618      	mov	r0, r3
 800296c:	f008 fd50 	bl	800b410 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002970:	1d3b      	adds	r3, r7, #4
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002978:	4b21      	ldr	r3, [pc, #132]	; (8002a00 <MX_TIM2_Init+0xa4>)
 800297a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800297e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002980:	4b1f      	ldr	r3, [pc, #124]	; (8002a00 <MX_TIM2_Init+0xa4>)
 8002982:	2200      	movs	r2, #0
 8002984:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002986:	4b1e      	ldr	r3, [pc, #120]	; (8002a00 <MX_TIM2_Init+0xa4>)
 8002988:	2200      	movs	r2, #0
 800298a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = QEI_PERIOD-1;
 800298c:	4b1c      	ldr	r3, [pc, #112]	; (8002a00 <MX_TIM2_Init+0xa4>)
 800298e:	f649 72ff 	movw	r2, #40959	; 0x9fff
 8002992:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002994:	4b1a      	ldr	r3, [pc, #104]	; (8002a00 <MX_TIM2_Init+0xa4>)
 8002996:	2200      	movs	r2, #0
 8002998:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800299a:	4b19      	ldr	r3, [pc, #100]	; (8002a00 <MX_TIM2_Init+0xa4>)
 800299c:	2200      	movs	r2, #0
 800299e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80029a0:	2303      	movs	r3, #3
 80029a2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80029a4:	2300      	movs	r3, #0
 80029a6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80029a8:	2301      	movs	r3, #1
 80029aa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80029ac:	2300      	movs	r3, #0
 80029ae:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80029b4:	2300      	movs	r3, #0
 80029b6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80029b8:	2301      	movs	r3, #1
 80029ba:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80029bc:	2300      	movs	r3, #0
 80029be:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80029c0:	2300      	movs	r3, #0
 80029c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80029c4:	f107 030c 	add.w	r3, r7, #12
 80029c8:	4619      	mov	r1, r3
 80029ca:	480d      	ldr	r0, [pc, #52]	; (8002a00 <MX_TIM2_Init+0xa4>)
 80029cc:	f006 f892 	bl	8008af4 <HAL_TIM_Encoder_Init>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80029d6:	f002 f9e5 	bl	8004da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029da:	2300      	movs	r3, #0
 80029dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029de:	2300      	movs	r3, #0
 80029e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80029e2:	1d3b      	adds	r3, r7, #4
 80029e4:	4619      	mov	r1, r3
 80029e6:	4806      	ldr	r0, [pc, #24]	; (8002a00 <MX_TIM2_Init+0xa4>)
 80029e8:	f007 f99c 	bl	8009d24 <HAL_TIMEx_MasterConfigSynchronization>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80029f2:	f002 f9d7 	bl	8004da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80029f6:	bf00      	nop
 80029f8:	3730      	adds	r7, #48	; 0x30
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	2000053c 	.word	0x2000053c

08002a04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a0a:	f107 0308 	add.w	r3, r7, #8
 8002a0e:	2200      	movs	r2, #0
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	605a      	str	r2, [r3, #4]
 8002a14:	609a      	str	r2, [r3, #8]
 8002a16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a18:	463b      	mov	r3, r7
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a20:	4b1d      	ldr	r3, [pc, #116]	; (8002a98 <MX_TIM3_Init+0x94>)
 8002a22:	4a1e      	ldr	r2, [pc, #120]	; (8002a9c <MX_TIM3_Init+0x98>)
 8002a24:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002a26:	4b1c      	ldr	r3, [pc, #112]	; (8002a98 <MX_TIM3_Init+0x94>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a2c:	4b1a      	ldr	r3, [pc, #104]	; (8002a98 <MX_TIM3_Init+0x94>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002a32:	4b19      	ldr	r3, [pc, #100]	; (8002a98 <MX_TIM3_Init+0x94>)
 8002a34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a38:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a3a:	4b17      	ldr	r3, [pc, #92]	; (8002a98 <MX_TIM3_Init+0x94>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a40:	4b15      	ldr	r3, [pc, #84]	; (8002a98 <MX_TIM3_Init+0x94>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002a46:	4814      	ldr	r0, [pc, #80]	; (8002a98 <MX_TIM3_Init+0x94>)
 8002a48:	f005 fcf2 	bl	8008430 <HAL_TIM_Base_Init>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002a52:	f002 f9a7 	bl	8004da4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a5a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a5c:	f107 0308 	add.w	r3, r7, #8
 8002a60:	4619      	mov	r1, r3
 8002a62:	480d      	ldr	r0, [pc, #52]	; (8002a98 <MX_TIM3_Init+0x94>)
 8002a64:	f006 fbce 	bl	8009204 <HAL_TIM_ConfigClockSource>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002a6e:	f002 f999 	bl	8004da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a72:	2300      	movs	r3, #0
 8002a74:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a76:	2300      	movs	r3, #0
 8002a78:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a7a:	463b      	mov	r3, r7
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4806      	ldr	r0, [pc, #24]	; (8002a98 <MX_TIM3_Init+0x94>)
 8002a80:	f007 f950 	bl	8009d24 <HAL_TIMEx_MasterConfigSynchronization>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002a8a:	f002 f98b 	bl	8004da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002a8e:	bf00      	nop
 8002a90:	3718      	adds	r7, #24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	200005f0 	.word	0x200005f0
 8002a9c:	40000400 	.word	0x40000400

08002aa0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b08e      	sub	sp, #56	; 0x38
 8002aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002aa6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002aaa:	2200      	movs	r2, #0
 8002aac:	601a      	str	r2, [r3, #0]
 8002aae:	605a      	str	r2, [r3, #4]
 8002ab0:	609a      	str	r2, [r3, #8]
 8002ab2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ab4:	f107 0320 	add.w	r3, r7, #32
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002abe:	1d3b      	adds	r3, r7, #4
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	601a      	str	r2, [r3, #0]
 8002ac4:	605a      	str	r2, [r3, #4]
 8002ac6:	609a      	str	r2, [r3, #8]
 8002ac8:	60da      	str	r2, [r3, #12]
 8002aca:	611a      	str	r2, [r3, #16]
 8002acc:	615a      	str	r2, [r3, #20]
 8002ace:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002ad0:	4b2c      	ldr	r3, [pc, #176]	; (8002b84 <MX_TIM4_Init+0xe4>)
 8002ad2:	4a2d      	ldr	r2, [pc, #180]	; (8002b88 <MX_TIM4_Init+0xe8>)
 8002ad4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002ad6:	4b2b      	ldr	r3, [pc, #172]	; (8002b84 <MX_TIM4_Init+0xe4>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002adc:	4b29      	ldr	r3, [pc, #164]	; (8002b84 <MX_TIM4_Init+0xe4>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002ae2:	4b28      	ldr	r3, [pc, #160]	; (8002b84 <MX_TIM4_Init+0xe4>)
 8002ae4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ae8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aea:	4b26      	ldr	r3, [pc, #152]	; (8002b84 <MX_TIM4_Init+0xe4>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002af0:	4b24      	ldr	r3, [pc, #144]	; (8002b84 <MX_TIM4_Init+0xe4>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002af6:	4823      	ldr	r0, [pc, #140]	; (8002b84 <MX_TIM4_Init+0xe4>)
 8002af8:	f005 fc9a 	bl	8008430 <HAL_TIM_Base_Init>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002b02:	f002 f94f 	bl	8004da4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b0a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002b0c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b10:	4619      	mov	r1, r3
 8002b12:	481c      	ldr	r0, [pc, #112]	; (8002b84 <MX_TIM4_Init+0xe4>)
 8002b14:	f006 fb76 	bl	8009204 <HAL_TIM_ConfigClockSource>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002b1e:	f002 f941 	bl	8004da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002b22:	4818      	ldr	r0, [pc, #96]	; (8002b84 <MX_TIM4_Init+0xe4>)
 8002b24:	f005 fe02 	bl	800872c <HAL_TIM_PWM_Init>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002b2e:	f002 f939 	bl	8004da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b32:	2300      	movs	r3, #0
 8002b34:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b36:	2300      	movs	r3, #0
 8002b38:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002b3a:	f107 0320 	add.w	r3, r7, #32
 8002b3e:	4619      	mov	r1, r3
 8002b40:	4810      	ldr	r0, [pc, #64]	; (8002b84 <MX_TIM4_Init+0xe4>)
 8002b42:	f007 f8ef 	bl	8009d24 <HAL_TIMEx_MasterConfigSynchronization>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002b4c:	f002 f92a 	bl	8004da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b50:	2360      	movs	r3, #96	; 0x60
 8002b52:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b54:	2300      	movs	r3, #0
 8002b56:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b60:	1d3b      	adds	r3, r7, #4
 8002b62:	2200      	movs	r2, #0
 8002b64:	4619      	mov	r1, r3
 8002b66:	4807      	ldr	r0, [pc, #28]	; (8002b84 <MX_TIM4_Init+0xe4>)
 8002b68:	f006 fa8a 	bl	8009080 <HAL_TIM_PWM_ConfigChannel>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002b72:	f002 f917 	bl	8004da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002b76:	4803      	ldr	r0, [pc, #12]	; (8002b84 <MX_TIM4_Init+0xe4>)
 8002b78:	f002 fb22 	bl	80051c0 <HAL_TIM_MspPostInit>

}
 8002b7c:	bf00      	nop
 8002b7e:	3738      	adds	r7, #56	; 0x38
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	200006a4 	.word	0x200006a4
 8002b88:	40000800 	.word	0x40000800

08002b8c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b92:	f107 0308 	add.w	r3, r7, #8
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]
 8002b9a:	605a      	str	r2, [r3, #4]
 8002b9c:	609a      	str	r2, [r3, #8]
 8002b9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ba0:	463b      	mov	r3, r7
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	601a      	str	r2, [r3, #0]
 8002ba6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002ba8:	4b1d      	ldr	r3, [pc, #116]	; (8002c20 <MX_TIM5_Init+0x94>)
 8002baa:	4a1e      	ldr	r2, [pc, #120]	; (8002c24 <MX_TIM5_Init+0x98>)
 8002bac:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 8002bae:	4b1c      	ldr	r3, [pc, #112]	; (8002c20 <MX_TIM5_Init+0x94>)
 8002bb0:	2253      	movs	r2, #83	; 0x53
 8002bb2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bb4:	4b1a      	ldr	r3, [pc, #104]	; (8002c20 <MX_TIM5_Init+0x94>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002bba:	4b19      	ldr	r3, [pc, #100]	; (8002c20 <MX_TIM5_Init+0x94>)
 8002bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bc2:	4b17      	ldr	r3, [pc, #92]	; (8002c20 <MX_TIM5_Init+0x94>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bc8:	4b15      	ldr	r3, [pc, #84]	; (8002c20 <MX_TIM5_Init+0x94>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002bce:	4814      	ldr	r0, [pc, #80]	; (8002c20 <MX_TIM5_Init+0x94>)
 8002bd0:	f005 fc2e 	bl	8008430 <HAL_TIM_Base_Init>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002bda:	f002 f8e3 	bl	8004da4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002be2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002be4:	f107 0308 	add.w	r3, r7, #8
 8002be8:	4619      	mov	r1, r3
 8002bea:	480d      	ldr	r0, [pc, #52]	; (8002c20 <MX_TIM5_Init+0x94>)
 8002bec:	f006 fb0a 	bl	8009204 <HAL_TIM_ConfigClockSource>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002bf6:	f002 f8d5 	bl	8004da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002c02:	463b      	mov	r3, r7
 8002c04:	4619      	mov	r1, r3
 8002c06:	4806      	ldr	r0, [pc, #24]	; (8002c20 <MX_TIM5_Init+0x94>)
 8002c08:	f007 f88c 	bl	8009d24 <HAL_TIMEx_MasterConfigSynchronization>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002c12:	f002 f8c7 	bl	8004da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002c16:	bf00      	nop
 8002c18:	3718      	adds	r7, #24
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	20000758 	.word	0x20000758
 8002c24:	40000c00 	.word	0x40000c00

08002c28 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b088      	sub	sp, #32
 8002c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c2e:	1d3b      	adds	r3, r7, #4
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	60da      	str	r2, [r3, #12]
 8002c3a:	611a      	str	r2, [r3, #16]
 8002c3c:	615a      	str	r2, [r3, #20]
 8002c3e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002c40:	4b21      	ldr	r3, [pc, #132]	; (8002cc8 <MX_TIM11_Init+0xa0>)
 8002c42:	4a22      	ldr	r2, [pc, #136]	; (8002ccc <MX_TIM11_Init+0xa4>)
 8002c44:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8002c46:	4b20      	ldr	r3, [pc, #128]	; (8002cc8 <MX_TIM11_Init+0xa0>)
 8002c48:	2263      	movs	r2, #99	; 0x63
 8002c4a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c4c:	4b1e      	ldr	r3, [pc, #120]	; (8002cc8 <MX_TIM11_Init+0xa0>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2005;
 8002c52:	4b1d      	ldr	r3, [pc, #116]	; (8002cc8 <MX_TIM11_Init+0xa0>)
 8002c54:	f240 72d5 	movw	r2, #2005	; 0x7d5
 8002c58:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c5a:	4b1b      	ldr	r3, [pc, #108]	; (8002cc8 <MX_TIM11_Init+0xa0>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c60:	4b19      	ldr	r3, [pc, #100]	; (8002cc8 <MX_TIM11_Init+0xa0>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002c66:	4818      	ldr	r0, [pc, #96]	; (8002cc8 <MX_TIM11_Init+0xa0>)
 8002c68:	f005 fbe2 	bl	8008430 <HAL_TIM_Base_Init>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8002c72:	f002 f897 	bl	8004da4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8002c76:	4814      	ldr	r0, [pc, #80]	; (8002cc8 <MX_TIM11_Init+0xa0>)
 8002c78:	f005 fcf2 	bl	8008660 <HAL_TIM_OC_Init>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8002c82:	f002 f88f 	bl	8004da4 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK)
 8002c86:	2108      	movs	r1, #8
 8002c88:	480f      	ldr	r0, [pc, #60]	; (8002cc8 <MX_TIM11_Init+0xa0>)
 8002c8a:	f005 fe65 	bl	8008958 <HAL_TIM_OnePulse_Init>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d001      	beq.n	8002c98 <MX_TIM11_Init+0x70>
  {
    Error_Handler();
 8002c94:	f002 f886 	bl	8004da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8002c98:	2310      	movs	r3, #16
 8002c9a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1433;
 8002c9c:	f240 5399 	movw	r3, #1433	; 0x599
 8002ca0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002caa:	1d3b      	adds	r3, r7, #4
 8002cac:	2200      	movs	r2, #0
 8002cae:	4619      	mov	r1, r3
 8002cb0:	4805      	ldr	r0, [pc, #20]	; (8002cc8 <MX_TIM11_Init+0xa0>)
 8002cb2:	f006 f989 	bl	8008fc8 <HAL_TIM_OC_ConfigChannel>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <MX_TIM11_Init+0x98>
  {
    Error_Handler();
 8002cbc:	f002 f872 	bl	8004da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002cc0:	bf00      	nop
 8002cc2:	3720      	adds	r7, #32
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	2000080c 	.word	0x2000080c
 8002ccc:	40014800 	.word	0x40014800

08002cd0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002cd4:	4b12      	ldr	r3, [pc, #72]	; (8002d20 <MX_USART2_UART_Init+0x50>)
 8002cd6:	4a13      	ldr	r2, [pc, #76]	; (8002d24 <MX_USART2_UART_Init+0x54>)
 8002cd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8002cda:	4b11      	ldr	r3, [pc, #68]	; (8002d20 <MX_USART2_UART_Init+0x50>)
 8002cdc:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8002ce0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8002ce2:	4b0f      	ldr	r3, [pc, #60]	; (8002d20 <MX_USART2_UART_Init+0x50>)
 8002ce4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ce8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cea:	4b0d      	ldr	r3, [pc, #52]	; (8002d20 <MX_USART2_UART_Init+0x50>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8002cf0:	4b0b      	ldr	r3, [pc, #44]	; (8002d20 <MX_USART2_UART_Init+0x50>)
 8002cf2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cf6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002cf8:	4b09      	ldr	r3, [pc, #36]	; (8002d20 <MX_USART2_UART_Init+0x50>)
 8002cfa:	220c      	movs	r2, #12
 8002cfc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cfe:	4b08      	ldr	r3, [pc, #32]	; (8002d20 <MX_USART2_UART_Init+0x50>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d04:	4b06      	ldr	r3, [pc, #24]	; (8002d20 <MX_USART2_UART_Init+0x50>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d0a:	4805      	ldr	r0, [pc, #20]	; (8002d20 <MX_USART2_UART_Init+0x50>)
 8002d0c:	f007 f896 	bl	8009e3c <HAL_UART_Init>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8002d16:	f002 f845 	bl	8004da4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d1a:	bf00      	nop
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	200008c0 	.word	0x200008c0
 8002d24:	40004400 	.word	0x40004400

08002d28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002d2e:	2300      	movs	r3, #0
 8002d30:	607b      	str	r3, [r7, #4]
 8002d32:	4b17      	ldr	r3, [pc, #92]	; (8002d90 <MX_DMA_Init+0x68>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d36:	4a16      	ldr	r2, [pc, #88]	; (8002d90 <MX_DMA_Init+0x68>)
 8002d38:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d3e:	4b14      	ldr	r3, [pc, #80]	; (8002d90 <MX_DMA_Init+0x68>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d46:	607b      	str	r3, [r7, #4]
 8002d48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	603b      	str	r3, [r7, #0]
 8002d4e:	4b10      	ldr	r3, [pc, #64]	; (8002d90 <MX_DMA_Init+0x68>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	4a0f      	ldr	r2, [pc, #60]	; (8002d90 <MX_DMA_Init+0x68>)
 8002d54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d58:	6313      	str	r3, [r2, #48]	; 0x30
 8002d5a:	4b0d      	ldr	r3, [pc, #52]	; (8002d90 <MX_DMA_Init+0x68>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d62:	603b      	str	r3, [r7, #0]
 8002d64:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002d66:	2200      	movs	r2, #0
 8002d68:	2100      	movs	r1, #0
 8002d6a:	2011      	movs	r0, #17
 8002d6c:	f003 f913 	bl	8005f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002d70:	2011      	movs	r0, #17
 8002d72:	f003 f92c 	bl	8005fce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002d76:	2200      	movs	r2, #0
 8002d78:	2100      	movs	r1, #0
 8002d7a:	2038      	movs	r0, #56	; 0x38
 8002d7c:	f003 f90b 	bl	8005f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002d80:	2038      	movs	r0, #56	; 0x38
 8002d82:	f003 f924 	bl	8005fce <HAL_NVIC_EnableIRQ>

}
 8002d86:	bf00      	nop
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40023800 	.word	0x40023800

08002d94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b08a      	sub	sp, #40	; 0x28
 8002d98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d9a:	f107 0314 	add.w	r3, r7, #20
 8002d9e:	2200      	movs	r2, #0
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	605a      	str	r2, [r3, #4]
 8002da4:	609a      	str	r2, [r3, #8]
 8002da6:	60da      	str	r2, [r3, #12]
 8002da8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	613b      	str	r3, [r7, #16]
 8002dae:	4b3e      	ldr	r3, [pc, #248]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	4a3d      	ldr	r2, [pc, #244]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002db4:	f043 0304 	orr.w	r3, r3, #4
 8002db8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dba:	4b3b      	ldr	r3, [pc, #236]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dbe:	f003 0304 	and.w	r3, r3, #4
 8002dc2:	613b      	str	r3, [r7, #16]
 8002dc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	4b37      	ldr	r3, [pc, #220]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	4a36      	ldr	r2, [pc, #216]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002dd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002dd6:	4b34      	ldr	r3, [pc, #208]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dde:	60fb      	str	r3, [r7, #12]
 8002de0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002de2:	2300      	movs	r3, #0
 8002de4:	60bb      	str	r3, [r7, #8]
 8002de6:	4b30      	ldr	r3, [pc, #192]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dea:	4a2f      	ldr	r2, [pc, #188]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002dec:	f043 0301 	orr.w	r3, r3, #1
 8002df0:	6313      	str	r3, [r2, #48]	; 0x30
 8002df2:	4b2d      	ldr	r3, [pc, #180]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	60bb      	str	r3, [r7, #8]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfe:	2300      	movs	r3, #0
 8002e00:	607b      	str	r3, [r7, #4]
 8002e02:	4b29      	ldr	r3, [pc, #164]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e06:	4a28      	ldr	r2, [pc, #160]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002e08:	f043 0302 	orr.w	r3, r3, #2
 8002e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e0e:	4b26      	ldr	r3, [pc, #152]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	607b      	str	r3, [r7, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_Pin|Em_Pin, GPIO_PIN_RESET);
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f44f 7120 	mov.w	r1, #640	; 0x280
 8002e20:	4822      	ldr	r0, [pc, #136]	; (8002eac <MX_GPIO_Init+0x118>)
 8002e22:	f003 fe99 	bl	8006b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002e26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e2c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002e30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e32:	2300      	movs	r3, #0
 8002e34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e36:	f107 0314 	add.w	r3, r7, #20
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	481c      	ldr	r0, [pc, #112]	; (8002eb0 <MX_GPIO_Init+0x11c>)
 8002e3e:	f003 fcef 	bl	8006820 <HAL_GPIO_Init>

  /*Configure GPIO pins : Sensor_Home_Pin Sensor_1_Pin Set_Tray_Pin Clear_Tray_Pin */
  GPIO_InitStruct.Pin = Sensor_Home_Pin|Sensor_1_Pin|Set_Tray_Pin|Clear_Tray_Pin;
 8002e42:	2333      	movs	r3, #51	; 0x33
 8002e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e46:	2300      	movs	r3, #0
 8002e48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e4e:	f107 0314 	add.w	r3, r7, #20
 8002e52:	4619      	mov	r1, r3
 8002e54:	4816      	ldr	r0, [pc, #88]	; (8002eb0 <MX_GPIO_Init+0x11c>)
 8002e56:	f003 fce3 	bl	8006820 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_Pin Em_Pin */
  GPIO_InitStruct.Pin = DIR_Pin|Em_Pin;
 8002e5a:	f44f 7320 	mov.w	r3, #640	; 0x280
 8002e5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e60:	2301      	movs	r3, #1
 8002e62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e64:	2300      	movs	r3, #0
 8002e66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e6c:	f107 0314 	add.w	r3, r7, #20
 8002e70:	4619      	mov	r1, r3
 8002e72:	480e      	ldr	r0, [pc, #56]	; (8002eac <MX_GPIO_Init+0x118>)
 8002e74:	f003 fcd4 	bl	8006820 <HAL_GPIO_Init>

  /*Configure GPIO pin : Sensor_2_Pin */
  GPIO_InitStruct.Pin = Sensor_2_Pin;
 8002e78:	2310      	movs	r3, #16
 8002e7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e80:	2300      	movs	r3, #0
 8002e82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Sensor_2_GPIO_Port, &GPIO_InitStruct);
 8002e84:	f107 0314 	add.w	r3, r7, #20
 8002e88:	4619      	mov	r1, r3
 8002e8a:	480a      	ldr	r0, [pc, #40]	; (8002eb4 <MX_GPIO_Init+0x120>)
 8002e8c:	f003 fcc8 	bl	8006820 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002e90:	2200      	movs	r2, #0
 8002e92:	2100      	movs	r1, #0
 8002e94:	2028      	movs	r0, #40	; 0x28
 8002e96:	f003 f87e 	bl	8005f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002e9a:	2028      	movs	r0, #40	; 0x28
 8002e9c:	f003 f897 	bl	8005fce <HAL_NVIC_EnableIRQ>

}
 8002ea0:	bf00      	nop
 8002ea2:	3728      	adds	r7, #40	; 0x28
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40023800 	.word	0x40023800
 8002eac:	40020000 	.word	0x40020000
 8002eb0:	40020800 	.word	0x40020800
 8002eb4:	40020400 	.word	0x40020400

08002eb8 <I2C_all>:
	emxDestroyArray_real_T(q_acc);
}
void home(){

}
void I2C_all(uint8_t * Rdata) {
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af02      	add	r7, sp, #8
 8002ebe:	6078      	str	r0, [r7, #4]
	static uint8_t data_1[1];
	static uint8_t data_2[2];
	static uint8_t data_4[4];

    switch (choice) {
 8002ec0:	4b5d      	ldr	r3, [pc, #372]	; (8003038 <I2C_all+0x180>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	3b01      	subs	r3, #1
 8002ec6:	2b09      	cmp	r3, #9
 8002ec8:	f200 80b1 	bhi.w	800302e <I2C_all+0x176>
 8002ecc:	a201      	add	r2, pc, #4	; (adr r2, 8002ed4 <I2C_all+0x1c>)
 8002ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ed2:	bf00      	nop
 8002ed4:	08002efd 	.word	0x08002efd
 8002ed8:	08002f1b 	.word	0x08002f1b
 8002edc:	08002f39 	.word	0x08002f39
 8002ee0:	08002f63 	.word	0x08002f63
 8002ee4:	08002f7b 	.word	0x08002f7b
 8002ee8:	08002fa5 	.word	0x08002fa5
 8002eec:	08002fc3 	.word	0x08002fc3
 8002ef0:	08002fe1 	.word	0x08002fe1
 8002ef4:	08002fff 	.word	0x08002fff
 8002ef8:	0800301d 	.word	0x0800301d
        // I2C_testmode_on
        case 1:
            data_2[0] = 0x01;
 8002efc:	4b4f      	ldr	r3, [pc, #316]	; (800303c <I2C_all+0x184>)
 8002efe:	2201      	movs	r2, #1
 8002f00:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x01;
 8002f02:	4b4e      	ldr	r3, [pc, #312]	; (800303c <I2C_all+0x184>)
 8002f04:	2201      	movs	r2, #1
 8002f06:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, 50);
 8002f08:	2332      	movs	r3, #50	; 0x32
 8002f0a:	9300      	str	r3, [sp, #0]
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	4a4b      	ldr	r2, [pc, #300]	; (800303c <I2C_all+0x184>)
 8002f10:	212a      	movs	r1, #42	; 0x2a
 8002f12:	484b      	ldr	r0, [pc, #300]	; (8003040 <I2C_all+0x188>)
 8002f14:	f003 ffa2 	bl	8006e5c <HAL_I2C_Master_Transmit>
            break;
 8002f18:	e089      	b.n	800302e <I2C_all+0x176>
        // I2C_testmode_off
        case 2:
            data_2[0] = 0x01;
 8002f1a:	4b48      	ldr	r3, [pc, #288]	; (800303c <I2C_all+0x184>)
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x00;
 8002f20:	4b46      	ldr	r3, [pc, #280]	; (800303c <I2C_all+0x184>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, 50);
 8002f26:	2332      	movs	r3, #50	; 0x32
 8002f28:	9300      	str	r3, [sp, #0]
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	4a43      	ldr	r2, [pc, #268]	; (800303c <I2C_all+0x184>)
 8002f2e:	212a      	movs	r1, #42	; 0x2a
 8002f30:	4843      	ldr	r0, [pc, #268]	; (8003040 <I2C_all+0x188>)
 8002f32:	f003 ff93 	bl	8006e5c <HAL_I2C_Master_Transmit>
            break;
 8002f36:	e07a      	b.n	800302e <I2C_all+0x176>
        // I2C_soft_reset
        case 3:
            data_4[0] = 0x00;
 8002f38:	4b42      	ldr	r3, [pc, #264]	; (8003044 <I2C_all+0x18c>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	701a      	strb	r2, [r3, #0]
            data_4[1] = 0xFF;
 8002f3e:	4b41      	ldr	r3, [pc, #260]	; (8003044 <I2C_all+0x18c>)
 8002f40:	22ff      	movs	r2, #255	; 0xff
 8002f42:	705a      	strb	r2, [r3, #1]
            data_4[2] = 0x55;
 8002f44:	4b3f      	ldr	r3, [pc, #252]	; (8003044 <I2C_all+0x18c>)
 8002f46:	2255      	movs	r2, #85	; 0x55
 8002f48:	709a      	strb	r2, [r3, #2]
            data_4[3] = 0xAA;
 8002f4a:	4b3e      	ldr	r3, [pc, #248]	; (8003044 <I2C_all+0x18c>)
 8002f4c:	22aa      	movs	r2, #170	; 0xaa
 8002f4e:	70da      	strb	r2, [r3, #3]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_4, 4, 50);
 8002f50:	2332      	movs	r3, #50	; 0x32
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	2304      	movs	r3, #4
 8002f56:	4a3b      	ldr	r2, [pc, #236]	; (8003044 <I2C_all+0x18c>)
 8002f58:	212a      	movs	r1, #42	; 0x2a
 8002f5a:	4839      	ldr	r0, [pc, #228]	; (8003040 <I2C_all+0x188>)
 8002f5c:	f003 ff7e 	bl	8006e5c <HAL_I2C_Master_Transmit>
            break;
 8002f60:	e065      	b.n	800302e <I2C_all+0x176>
        // I2C_open_emergency
        case 4:
            data_1[0] = 0xF0;
 8002f62:	4b39      	ldr	r3, [pc, #228]	; (8003048 <I2C_all+0x190>)
 8002f64:	22f0      	movs	r2, #240	; 0xf0
 8002f66:	701a      	strb	r2, [r3, #0]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_1, 1, 50);
 8002f68:	2332      	movs	r3, #50	; 0x32
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	4a36      	ldr	r2, [pc, #216]	; (8003048 <I2C_all+0x190>)
 8002f70:	212a      	movs	r1, #42	; 0x2a
 8002f72:	4833      	ldr	r0, [pc, #204]	; (8003040 <I2C_all+0x188>)
 8002f74:	f003 ff72 	bl	8006e5c <HAL_I2C_Master_Transmit>
            break;
 8002f78:	e059      	b.n	800302e <I2C_all+0x176>
        // I2C_close_emergency
        case 5:
            data_4[0] = 0xE5;
 8002f7a:	4b32      	ldr	r3, [pc, #200]	; (8003044 <I2C_all+0x18c>)
 8002f7c:	22e5      	movs	r2, #229	; 0xe5
 8002f7e:	701a      	strb	r2, [r3, #0]
            data_4[1] = 0x7A;
 8002f80:	4b30      	ldr	r3, [pc, #192]	; (8003044 <I2C_all+0x18c>)
 8002f82:	227a      	movs	r2, #122	; 0x7a
 8002f84:	705a      	strb	r2, [r3, #1]
            data_4[2] = 0xFF;
 8002f86:	4b2f      	ldr	r3, [pc, #188]	; (8003044 <I2C_all+0x18c>)
 8002f88:	22ff      	movs	r2, #255	; 0xff
 8002f8a:	709a      	strb	r2, [r3, #2]
            data_4[3] = 0x81;
 8002f8c:	4b2d      	ldr	r3, [pc, #180]	; (8003044 <I2C_all+0x18c>)
 8002f8e:	2281      	movs	r2, #129	; 0x81
 8002f90:	70da      	strb	r2, [r3, #3]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_4, 4, 50);
 8002f92:	2332      	movs	r3, #50	; 0x32
 8002f94:	9300      	str	r3, [sp, #0]
 8002f96:	2304      	movs	r3, #4
 8002f98:	4a2a      	ldr	r2, [pc, #168]	; (8003044 <I2C_all+0x18c>)
 8002f9a:	212a      	movs	r1, #42	; 0x2a
 8002f9c:	4828      	ldr	r0, [pc, #160]	; (8003040 <I2C_all+0x188>)
 8002f9e:	f003 ff5d 	bl	8006e5c <HAL_I2C_Master_Transmit>
            break;
 8002fa2:	e044      	b.n	800302e <I2C_all+0x176>
        // I2C_gripper_runmode_on
        case 6:
            data_2[0] = 0x10;
 8002fa4:	4b25      	ldr	r3, [pc, #148]	; (800303c <I2C_all+0x184>)
 8002fa6:	2210      	movs	r2, #16
 8002fa8:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x13;
 8002faa:	4b24      	ldr	r3, [pc, #144]	; (800303c <I2C_all+0x184>)
 8002fac:	2213      	movs	r2, #19
 8002fae:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, 50);
 8002fb0:	2332      	movs	r3, #50	; 0x32
 8002fb2:	9300      	str	r3, [sp, #0]
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	4a21      	ldr	r2, [pc, #132]	; (800303c <I2C_all+0x184>)
 8002fb8:	212a      	movs	r1, #42	; 0x2a
 8002fba:	4821      	ldr	r0, [pc, #132]	; (8003040 <I2C_all+0x188>)
 8002fbc:	f003 ff4e 	bl	8006e5c <HAL_I2C_Master_Transmit>
            break;
 8002fc0:	e035      	b.n	800302e <I2C_all+0x176>
        // I2C_gripper_runmode_off
        case 7:
            data_2[0] = 0x10;
 8002fc2:	4b1e      	ldr	r3, [pc, #120]	; (800303c <I2C_all+0x184>)
 8002fc4:	2210      	movs	r2, #16
 8002fc6:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x8C;
 8002fc8:	4b1c      	ldr	r3, [pc, #112]	; (800303c <I2C_all+0x184>)
 8002fca:	228c      	movs	r2, #140	; 0x8c
 8002fcc:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, 50);
 8002fce:	2332      	movs	r3, #50	; 0x32
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	4a19      	ldr	r2, [pc, #100]	; (800303c <I2C_all+0x184>)
 8002fd6:	212a      	movs	r1, #42	; 0x2a
 8002fd8:	4819      	ldr	r0, [pc, #100]	; (8003040 <I2C_all+0x188>)
 8002fda:	f003 ff3f 	bl	8006e5c <HAL_I2C_Master_Transmit>
            break;
 8002fde:	e026      	b.n	800302e <I2C_all+0x176>
        // I2C_gripper_pick
        case 8:
            data_2[0] = 0x10;
 8002fe0:	4b16      	ldr	r3, [pc, #88]	; (800303c <I2C_all+0x184>)
 8002fe2:	2210      	movs	r2, #16
 8002fe4:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x5A;
 8002fe6:	4b15      	ldr	r3, [pc, #84]	; (800303c <I2C_all+0x184>)
 8002fe8:	225a      	movs	r2, #90	; 0x5a
 8002fea:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, 50);
 8002fec:	2332      	movs	r3, #50	; 0x32
 8002fee:	9300      	str	r3, [sp, #0]
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	4a12      	ldr	r2, [pc, #72]	; (800303c <I2C_all+0x184>)
 8002ff4:	212a      	movs	r1, #42	; 0x2a
 8002ff6:	4812      	ldr	r0, [pc, #72]	; (8003040 <I2C_all+0x188>)
 8002ff8:	f003 ff30 	bl	8006e5c <HAL_I2C_Master_Transmit>
            break;
 8002ffc:	e017      	b.n	800302e <I2C_all+0x176>
        // I2C_gripper_place
        case 9:
            data_2[0] = 0x10;
 8002ffe:	4b0f      	ldr	r3, [pc, #60]	; (800303c <I2C_all+0x184>)
 8003000:	2210      	movs	r2, #16
 8003002:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x69;
 8003004:	4b0d      	ldr	r3, [pc, #52]	; (800303c <I2C_all+0x184>)
 8003006:	2269      	movs	r2, #105	; 0x69
 8003008:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, 50);
 800300a:	2332      	movs	r3, #50	; 0x32
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	2302      	movs	r3, #2
 8003010:	4a0a      	ldr	r2, [pc, #40]	; (800303c <I2C_all+0x184>)
 8003012:	212a      	movs	r1, #42	; 0x2a
 8003014:	480a      	ldr	r0, [pc, #40]	; (8003040 <I2C_all+0x188>)
 8003016:	f003 ff21 	bl	8006e5c <HAL_I2C_Master_Transmit>
            break;
 800301a:	e008      	b.n	800302e <I2C_all+0x176>
        // I2C_read_status
        case 10:
        	HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, Rdata, 1, 50);
 800301c:	2332      	movs	r3, #50	; 0x32
 800301e:	9300      	str	r3, [sp, #0]
 8003020:	2301      	movs	r3, #1
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	212a      	movs	r1, #42	; 0x2a
 8003026:	4806      	ldr	r0, [pc, #24]	; (8003040 <I2C_all+0x188>)
 8003028:	f004 f816 	bl	8007058 <HAL_I2C_Master_Receive>
        	break;
 800302c:	bf00      	nop
    }
}
 800302e:	bf00      	nop
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	200009c0 	.word	0x200009c0
 800303c:	20001378 	.word	0x20001378
 8003040:	200004e8 	.word	0x200004e8
 8003044:	2000137c 	.word	0x2000137c
 8003048:	20001380 	.word	0x20001380

0800304c <limitsensor>:
void limitsensor() {
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
	if (Joystick_AND_Sensor[2] > 3000)
 8003050:	4b17      	ldr	r3, [pc, #92]	; (80030b0 <limitsensor+0x64>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003058:	4293      	cmp	r3, r2
 800305a:	d90c      	bls.n	8003076 <limitsensor+0x2a>
	{
		s=0;
 800305c:	4b15      	ldr	r3, [pc, #84]	; (80030b4 <limitsensor+0x68>)
 800305e:	f04f 0200 	mov.w	r2, #0
 8003062:	601a      	str	r2, [r3, #0]
		s2=0;
 8003064:	4b14      	ldr	r3, [pc, #80]	; (80030b8 <limitsensor+0x6c>)
 8003066:	f04f 0200 	mov.w	r2, #0
 800306a:	601a      	str	r2, [r3, #0]
		TIM2->CNT = 0;
 800306c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003070:	2200      	movs	r2, #0
 8003072:	625a      	str	r2, [r3, #36]	; 0x24
		s=0;
		s2=0;
		abc++;
	}

}
 8003074:	e016      	b.n	80030a4 <limitsensor+0x58>
	else if (Joystick_AND_Sensor[3] > 3000)
 8003076:	4b0e      	ldr	r3, [pc, #56]	; (80030b0 <limitsensor+0x64>)
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800307e:	4293      	cmp	r3, r2
 8003080:	d910      	bls.n	80030a4 <limitsensor+0x58>
		s=0;
 8003082:	4b0c      	ldr	r3, [pc, #48]	; (80030b4 <limitsensor+0x68>)
 8003084:	f04f 0200 	mov.w	r2, #0
 8003088:	601a      	str	r2, [r3, #0]
		s2=0;
 800308a:	4b0b      	ldr	r3, [pc, #44]	; (80030b8 <limitsensor+0x6c>)
 800308c:	f04f 0200 	mov.w	r2, #0
 8003090:	601a      	str	r2, [r3, #0]
		abc++;
 8003092:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <limitsensor+0x70>)
 8003094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003098:	1c50      	adds	r0, r2, #1
 800309a:	f143 0100 	adc.w	r1, r3, #0
 800309e:	4b07      	ldr	r3, [pc, #28]	; (80030bc <limitsensor+0x70>)
 80030a0:	e9c3 0100 	strd	r0, r1, [r3]
}
 80030a4:	bf00      	nop
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	200012c4 	.word	0x200012c4
 80030b4:	20001328 	.word	0x20001328
 80030b8:	20001334 	.word	0x20001334
 80030bc:	200009b8 	.word	0x200009b8

080030c0 <transformRectangleAndPointsPick>:
void transformRectangleAndPointsPick() {
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b08a      	sub	sp, #40	; 0x28
 80030c4:	af00      	add	r7, sp, #0

	translation[0] = bottom_left_jog[0];
 80030c6:	4bac      	ldr	r3, [pc, #688]	; (8003378 <transformRectangleAndPointsPick+0x2b8>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4aac      	ldr	r2, [pc, #688]	; (800337c <transformRectangleAndPointsPick+0x2bc>)
 80030cc:	6013      	str	r3, [r2, #0]
	translation[1] = bottom_left_jog[1];
 80030ce:	4baa      	ldr	r3, [pc, #680]	; (8003378 <transformRectangleAndPointsPick+0x2b8>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	4aaa      	ldr	r2, [pc, #680]	; (800337c <transformRectangleAndPointsPick+0x2bc>)
 80030d4:	6053      	str	r3, [r2, #4]

	bottom_right_jog[0] = bottom_right_jog[0] - translation[0];
 80030d6:	4baa      	ldr	r3, [pc, #680]	; (8003380 <transformRectangleAndPointsPick+0x2c0>)
 80030d8:	ed93 7a00 	vldr	s14, [r3]
 80030dc:	4ba7      	ldr	r3, [pc, #668]	; (800337c <transformRectangleAndPointsPick+0x2bc>)
 80030de:	edd3 7a00 	vldr	s15, [r3]
 80030e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030e6:	4ba6      	ldr	r3, [pc, #664]	; (8003380 <transformRectangleAndPointsPick+0x2c0>)
 80030e8:	edc3 7a00 	vstr	s15, [r3]
	bottom_right_jog[1] = bottom_right_jog[1] - translation[1];
 80030ec:	4ba4      	ldr	r3, [pc, #656]	; (8003380 <transformRectangleAndPointsPick+0x2c0>)
 80030ee:	ed93 7a01 	vldr	s14, [r3, #4]
 80030f2:	4ba2      	ldr	r3, [pc, #648]	; (800337c <transformRectangleAndPointsPick+0x2bc>)
 80030f4:	edd3 7a01 	vldr	s15, [r3, #4]
 80030f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030fc:	4ba0      	ldr	r3, [pc, #640]	; (8003380 <transformRectangleAndPointsPick+0x2c0>)
 80030fe:	edc3 7a01 	vstr	s15, [r3, #4]

	dot_product = 60 * bottom_right_jog[0] + bottom_right_jog[1] * 0;
 8003102:	4b9f      	ldr	r3, [pc, #636]	; (8003380 <transformRectangleAndPointsPick+0x2c0>)
 8003104:	edd3 7a00 	vldr	s15, [r3]
 8003108:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8003384 <transformRectangleAndPointsPick+0x2c4>
 800310c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003110:	4b9b      	ldr	r3, [pc, #620]	; (8003380 <transformRectangleAndPointsPick+0x2c0>)
 8003112:	edd3 7a01 	vldr	s15, [r3, #4]
 8003116:	eddf 6a9c 	vldr	s13, [pc, #624]	; 8003388 <transformRectangleAndPointsPick+0x2c8>
 800311a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800311e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003122:	4b9a      	ldr	r3, [pc, #616]	; (800338c <transformRectangleAndPointsPick+0x2cc>)
 8003124:	edc3 7a00 	vstr	s15, [r3]
	in_theta = dot_product / vectorsize;
 8003128:	4b98      	ldr	r3, [pc, #608]	; (800338c <transformRectangleAndPointsPick+0x2cc>)
 800312a:	edd3 6a00 	vldr	s13, [r3]
 800312e:	4b98      	ldr	r3, [pc, #608]	; (8003390 <transformRectangleAndPointsPick+0x2d0>)
 8003130:	ed93 7a00 	vldr	s14, [r3]
 8003134:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003138:	4b96      	ldr	r3, [pc, #600]	; (8003394 <transformRectangleAndPointsPick+0x2d4>)
 800313a:	edc3 7a00 	vstr	s15, [r3]
	theta = -acos(in_theta);
 800313e:	4b95      	ldr	r3, [pc, #596]	; (8003394 <transformRectangleAndPointsPick+0x2d4>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4618      	mov	r0, r3
 8003144:	f7fd f9ac 	bl	80004a0 <__aeabi_f2d>
 8003148:	4602      	mov	r2, r0
 800314a:	460b      	mov	r3, r1
 800314c:	ec43 2b10 	vmov	d0, r2, r3
 8003150:	f008 fba6 	bl	800b8a0 <acos>
 8003154:	ec53 2b10 	vmov	r2, r3, d0
 8003158:	4610      	mov	r0, r2
 800315a:	4619      	mov	r1, r3
 800315c:	f7fd fcd0 	bl	8000b00 <__aeabi_d2f>
 8003160:	4603      	mov	r3, r0
 8003162:	ee07 3a90 	vmov	s15, r3
 8003166:	eef1 7a67 	vneg.f32	s15, s15
 800316a:	4b8b      	ldr	r3, [pc, #556]	; (8003398 <transformRectangleAndPointsPick+0x2d8>)
 800316c:	edc3 7a00 	vstr	s15, [r3]

	T_rotation[0][0] = cos(theta);
 8003170:	4b89      	ldr	r3, [pc, #548]	; (8003398 <transformRectangleAndPointsPick+0x2d8>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4618      	mov	r0, r3
 8003176:	f7fd f993 	bl	80004a0 <__aeabi_f2d>
 800317a:	4602      	mov	r2, r0
 800317c:	460b      	mov	r3, r1
 800317e:	ec43 2b10 	vmov	d0, r2, r3
 8003182:	f008 fa61 	bl	800b648 <cos>
 8003186:	ec53 2b10 	vmov	r2, r3, d0
 800318a:	4610      	mov	r0, r2
 800318c:	4619      	mov	r1, r3
 800318e:	f7fd fcb7 	bl	8000b00 <__aeabi_d2f>
 8003192:	4603      	mov	r3, r0
 8003194:	4a81      	ldr	r2, [pc, #516]	; (800339c <transformRectangleAndPointsPick+0x2dc>)
 8003196:	6013      	str	r3, [r2, #0]
	T_rotation[0][1] = -sin(theta);
 8003198:	4b7f      	ldr	r3, [pc, #508]	; (8003398 <transformRectangleAndPointsPick+0x2d8>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4618      	mov	r0, r3
 800319e:	f7fd f97f 	bl	80004a0 <__aeabi_f2d>
 80031a2:	4602      	mov	r2, r0
 80031a4:	460b      	mov	r3, r1
 80031a6:	ec43 2b10 	vmov	d0, r2, r3
 80031aa:	f008 fb21 	bl	800b7f0 <sin>
 80031ae:	ec53 2b10 	vmov	r2, r3, d0
 80031b2:	4610      	mov	r0, r2
 80031b4:	4619      	mov	r1, r3
 80031b6:	f7fd fca3 	bl	8000b00 <__aeabi_d2f>
 80031ba:	4603      	mov	r3, r0
 80031bc:	ee07 3a90 	vmov	s15, r3
 80031c0:	eef1 7a67 	vneg.f32	s15, s15
 80031c4:	4b75      	ldr	r3, [pc, #468]	; (800339c <transformRectangleAndPointsPick+0x2dc>)
 80031c6:	edc3 7a01 	vstr	s15, [r3, #4]
	T_rotation[1][0] = sin(theta);
 80031ca:	4b73      	ldr	r3, [pc, #460]	; (8003398 <transformRectangleAndPointsPick+0x2d8>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7fd f966 	bl	80004a0 <__aeabi_f2d>
 80031d4:	4602      	mov	r2, r0
 80031d6:	460b      	mov	r3, r1
 80031d8:	ec43 2b10 	vmov	d0, r2, r3
 80031dc:	f008 fb08 	bl	800b7f0 <sin>
 80031e0:	ec53 2b10 	vmov	r2, r3, d0
 80031e4:	4610      	mov	r0, r2
 80031e6:	4619      	mov	r1, r3
 80031e8:	f7fd fc8a 	bl	8000b00 <__aeabi_d2f>
 80031ec:	4603      	mov	r3, r0
 80031ee:	4a6b      	ldr	r2, [pc, #428]	; (800339c <transformRectangleAndPointsPick+0x2dc>)
 80031f0:	6093      	str	r3, [r2, #8]
	T_rotation[1][1] = cos(theta);
 80031f2:	4b69      	ldr	r3, [pc, #420]	; (8003398 <transformRectangleAndPointsPick+0x2d8>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fd f952 	bl	80004a0 <__aeabi_f2d>
 80031fc:	4602      	mov	r2, r0
 80031fe:	460b      	mov	r3, r1
 8003200:	ec43 2b10 	vmov	d0, r2, r3
 8003204:	f008 fa20 	bl	800b648 <cos>
 8003208:	ec53 2b10 	vmov	r2, r3, d0
 800320c:	4610      	mov	r0, r2
 800320e:	4619      	mov	r1, r3
 8003210:	f7fd fc76 	bl	8000b00 <__aeabi_d2f>
 8003214:	4603      	mov	r3, r0
 8003216:	4a61      	ldr	r2, [pc, #388]	; (800339c <transformRectangleAndPointsPick+0x2dc>)
 8003218:	60d3      	str	r3, [r2, #12]

	T[0][0] = T_rotation[0][0];
 800321a:	4b60      	ldr	r3, [pc, #384]	; (800339c <transformRectangleAndPointsPick+0x2dc>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a60      	ldr	r2, [pc, #384]	; (80033a0 <transformRectangleAndPointsPick+0x2e0>)
 8003220:	6013      	str	r3, [r2, #0]
	T[0][1] = T_rotation[0][1];
 8003222:	4b5e      	ldr	r3, [pc, #376]	; (800339c <transformRectangleAndPointsPick+0x2dc>)
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	4a5e      	ldr	r2, [pc, #376]	; (80033a0 <transformRectangleAndPointsPick+0x2e0>)
 8003228:	6053      	str	r3, [r2, #4]
	T[0][2] = translation[0];
 800322a:	4b54      	ldr	r3, [pc, #336]	; (800337c <transformRectangleAndPointsPick+0x2bc>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a5c      	ldr	r2, [pc, #368]	; (80033a0 <transformRectangleAndPointsPick+0x2e0>)
 8003230:	6093      	str	r3, [r2, #8]
	T[1][0] = T_rotation[1][0];
 8003232:	4b5a      	ldr	r3, [pc, #360]	; (800339c <transformRectangleAndPointsPick+0x2dc>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	4a5a      	ldr	r2, [pc, #360]	; (80033a0 <transformRectangleAndPointsPick+0x2e0>)
 8003238:	60d3      	str	r3, [r2, #12]
	T[1][1] = T_rotation[1][1];
 800323a:	4b58      	ldr	r3, [pc, #352]	; (800339c <transformRectangleAndPointsPick+0x2dc>)
 800323c:	68db      	ldr	r3, [r3, #12]
 800323e:	4a58      	ldr	r2, [pc, #352]	; (80033a0 <transformRectangleAndPointsPick+0x2e0>)
 8003240:	6113      	str	r3, [r2, #16]
	T[1][2] = translation[1];
 8003242:	4b4e      	ldr	r3, [pc, #312]	; (800337c <transformRectangleAndPointsPick+0x2bc>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	4a56      	ldr	r2, [pc, #344]	; (80033a0 <transformRectangleAndPointsPick+0x2e0>)
 8003248:	6153      	str	r3, [r2, #20]
	T[2][0] = 0;
 800324a:	4b55      	ldr	r3, [pc, #340]	; (80033a0 <transformRectangleAndPointsPick+0x2e0>)
 800324c:	f04f 0200 	mov.w	r2, #0
 8003250:	619a      	str	r2, [r3, #24]
	T[2][1] = 0;
 8003252:	4b53      	ldr	r3, [pc, #332]	; (80033a0 <transformRectangleAndPointsPick+0x2e0>)
 8003254:	f04f 0200 	mov.w	r2, #0
 8003258:	61da      	str	r2, [r3, #28]
	T[2][2] = 1;
 800325a:	4b51      	ldr	r3, [pc, #324]	; (80033a0 <transformRectangleAndPointsPick+0x2e0>)
 800325c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003260:	621a      	str	r2, [r3, #32]

	// Transform the rectangle
	for (int i = 0; i < 5; i++) {
 8003262:	2300      	movs	r3, #0
 8003264:	627b      	str	r3, [r7, #36]	; 0x24
 8003266:	e029      	b.n	80032bc <transformRectangleAndPointsPick+0x1fc>
		homogeneousRectangle[i][0] = rectangle[i][0];
 8003268:	4a4e      	ldr	r2, [pc, #312]	; (80033a4 <transformRectangleAndPointsPick+0x2e4>)
 800326a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326c:	00db      	lsls	r3, r3, #3
 800326e:	4413      	add	r3, r2
 8003270:	6819      	ldr	r1, [r3, #0]
 8003272:	484d      	ldr	r0, [pc, #308]	; (80033a8 <transformRectangleAndPointsPick+0x2e8>)
 8003274:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003276:	4613      	mov	r3, r2
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	4413      	add	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4403      	add	r3, r0
 8003280:	6019      	str	r1, [r3, #0]
		homogeneousRectangle[i][1] = rectangle[i][1];
 8003282:	4a48      	ldr	r2, [pc, #288]	; (80033a4 <transformRectangleAndPointsPick+0x2e4>)
 8003284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003286:	00db      	lsls	r3, r3, #3
 8003288:	4413      	add	r3, r2
 800328a:	3304      	adds	r3, #4
 800328c:	6819      	ldr	r1, [r3, #0]
 800328e:	4846      	ldr	r0, [pc, #280]	; (80033a8 <transformRectangleAndPointsPick+0x2e8>)
 8003290:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003292:	4613      	mov	r3, r2
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	4413      	add	r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	4403      	add	r3, r0
 800329c:	3304      	adds	r3, #4
 800329e:	6019      	str	r1, [r3, #0]
		homogeneousRectangle[i][2] = 1;
 80032a0:	4941      	ldr	r1, [pc, #260]	; (80033a8 <transformRectangleAndPointsPick+0x2e8>)
 80032a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032a4:	4613      	mov	r3, r2
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	4413      	add	r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	440b      	add	r3, r1
 80032ae:	3308      	adds	r3, #8
 80032b0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80032b4:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 5; i++) {
 80032b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b8:	3301      	adds	r3, #1
 80032ba:	627b      	str	r3, [r7, #36]	; 0x24
 80032bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032be:	2b04      	cmp	r3, #4
 80032c0:	ddd2      	ble.n	8003268 <transformRectangleAndPointsPick+0x1a8>
	}

	for (int i = 0; i < 5; i++) {
 80032c2:	2300      	movs	r3, #0
 80032c4:	623b      	str	r3, [r7, #32]
 80032c6:	e050      	b.n	800336a <transformRectangleAndPointsPick+0x2aa>
		for (int j = 0; j < 3; j++) {
 80032c8:	2300      	movs	r3, #0
 80032ca:	61fb      	str	r3, [r7, #28]
 80032cc:	e047      	b.n	800335e <transformRectangleAndPointsPick+0x29e>
			transformedRectangle[i][j] = 0;
 80032ce:	4937      	ldr	r1, [pc, #220]	; (80033ac <transformRectangleAndPointsPick+0x2ec>)
 80032d0:	6a3a      	ldr	r2, [r7, #32]
 80032d2:	4613      	mov	r3, r2
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	4413      	add	r3, r2
 80032d8:	69fa      	ldr	r2, [r7, #28]
 80032da:	4413      	add	r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	440b      	add	r3, r1
 80032e0:	f04f 0200 	mov.w	r2, #0
 80032e4:	601a      	str	r2, [r3, #0]
			for (int k = 0; k < 3; k++) {
 80032e6:	2300      	movs	r3, #0
 80032e8:	61bb      	str	r3, [r7, #24]
 80032ea:	e032      	b.n	8003352 <transformRectangleAndPointsPick+0x292>
				transformedRectangle[i][j] += homogeneousRectangle[i][k]
 80032ec:	492f      	ldr	r1, [pc, #188]	; (80033ac <transformRectangleAndPointsPick+0x2ec>)
 80032ee:	6a3a      	ldr	r2, [r7, #32]
 80032f0:	4613      	mov	r3, r2
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	4413      	add	r3, r2
 80032f6:	69fa      	ldr	r2, [r7, #28]
 80032f8:	4413      	add	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	ed93 7a00 	vldr	s14, [r3]
 8003302:	4929      	ldr	r1, [pc, #164]	; (80033a8 <transformRectangleAndPointsPick+0x2e8>)
 8003304:	6a3a      	ldr	r2, [r7, #32]
 8003306:	4613      	mov	r3, r2
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	4413      	add	r3, r2
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	4413      	add	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	440b      	add	r3, r1
 8003314:	edd3 6a00 	vldr	s13, [r3]
						* T[k][j];
 8003318:	4921      	ldr	r1, [pc, #132]	; (80033a0 <transformRectangleAndPointsPick+0x2e0>)
 800331a:	69ba      	ldr	r2, [r7, #24]
 800331c:	4613      	mov	r3, r2
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	4413      	add	r3, r2
 8003322:	69fa      	ldr	r2, [r7, #28]
 8003324:	4413      	add	r3, r2
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	440b      	add	r3, r1
 800332a:	edd3 7a00 	vldr	s15, [r3]
 800332e:	ee66 7aa7 	vmul.f32	s15, s13, s15
				transformedRectangle[i][j] += homogeneousRectangle[i][k]
 8003332:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003336:	491d      	ldr	r1, [pc, #116]	; (80033ac <transformRectangleAndPointsPick+0x2ec>)
 8003338:	6a3a      	ldr	r2, [r7, #32]
 800333a:	4613      	mov	r3, r2
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	4413      	add	r3, r2
 8003340:	69fa      	ldr	r2, [r7, #28]
 8003342:	4413      	add	r3, r2
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	440b      	add	r3, r1
 8003348:	edc3 7a00 	vstr	s15, [r3]
			for (int k = 0; k < 3; k++) {
 800334c:	69bb      	ldr	r3, [r7, #24]
 800334e:	3301      	adds	r3, #1
 8003350:	61bb      	str	r3, [r7, #24]
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	2b02      	cmp	r3, #2
 8003356:	ddc9      	ble.n	80032ec <transformRectangleAndPointsPick+0x22c>
		for (int j = 0; j < 3; j++) {
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	3301      	adds	r3, #1
 800335c:	61fb      	str	r3, [r7, #28]
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	2b02      	cmp	r3, #2
 8003362:	ddb4      	ble.n	80032ce <transformRectangleAndPointsPick+0x20e>
	for (int i = 0; i < 5; i++) {
 8003364:	6a3b      	ldr	r3, [r7, #32]
 8003366:	3301      	adds	r3, #1
 8003368:	623b      	str	r3, [r7, #32]
 800336a:	6a3b      	ldr	r3, [r7, #32]
 800336c:	2b04      	cmp	r3, #4
 800336e:	ddab      	ble.n	80032c8 <transformRectangleAndPointsPick+0x208>
			}
		}
	}

	// Transform the points
	for (int i = 0; i < 9; i++) {
 8003370:	2300      	movs	r3, #0
 8003372:	617b      	str	r3, [r7, #20]
 8003374:	e046      	b.n	8003404 <transformRectangleAndPointsPick+0x344>
 8003376:	bf00      	nop
 8003378:	20000b7c 	.word	0x20000b7c
 800337c:	200009f4 	.word	0x200009f4
 8003380:	20000b84 	.word	0x20000b84
 8003384:	42700000 	.word	0x42700000
 8003388:	00000000 	.word	0x00000000
 800338c:	20000b70 	.word	0x20000b70
 8003390:	20000304 	.word	0x20000304
 8003394:	20000b78 	.word	0x20000b78
 8003398:	20000b74 	.word	0x20000b74
 800339c:	200009e4 	.word	0x200009e4
 80033a0:	200009fc 	.word	0x200009fc
 80033a4:	20000294 	.word	0x20000294
 80033a8:	20000a20 	.word	0x20000a20
 80033ac:	20000a5c 	.word	0x20000a5c
		homogeneousPoints[i][0] = points[i][0];
 80033b0:	4a7d      	ldr	r2, [pc, #500]	; (80035a8 <transformRectangleAndPointsPick+0x4e8>)
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	00db      	lsls	r3, r3, #3
 80033b6:	4413      	add	r3, r2
 80033b8:	6819      	ldr	r1, [r3, #0]
 80033ba:	487c      	ldr	r0, [pc, #496]	; (80035ac <transformRectangleAndPointsPick+0x4ec>)
 80033bc:	697a      	ldr	r2, [r7, #20]
 80033be:	4613      	mov	r3, r2
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	4413      	add	r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	4403      	add	r3, r0
 80033c8:	6019      	str	r1, [r3, #0]
		homogeneousPoints[i][1] = points[i][1];
 80033ca:	4a77      	ldr	r2, [pc, #476]	; (80035a8 <transformRectangleAndPointsPick+0x4e8>)
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	00db      	lsls	r3, r3, #3
 80033d0:	4413      	add	r3, r2
 80033d2:	3304      	adds	r3, #4
 80033d4:	6819      	ldr	r1, [r3, #0]
 80033d6:	4875      	ldr	r0, [pc, #468]	; (80035ac <transformRectangleAndPointsPick+0x4ec>)
 80033d8:	697a      	ldr	r2, [r7, #20]
 80033da:	4613      	mov	r3, r2
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	4413      	add	r3, r2
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	4403      	add	r3, r0
 80033e4:	3304      	adds	r3, #4
 80033e6:	6019      	str	r1, [r3, #0]
		homogeneousPoints[i][2] = 1;
 80033e8:	4970      	ldr	r1, [pc, #448]	; (80035ac <transformRectangleAndPointsPick+0x4ec>)
 80033ea:	697a      	ldr	r2, [r7, #20]
 80033ec:	4613      	mov	r3, r2
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	4413      	add	r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	440b      	add	r3, r1
 80033f6:	3308      	adds	r3, #8
 80033f8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80033fc:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 9; i++) {
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	3301      	adds	r3, #1
 8003402:	617b      	str	r3, [r7, #20]
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	2b08      	cmp	r3, #8
 8003408:	ddd2      	ble.n	80033b0 <transformRectangleAndPointsPick+0x2f0>
	}

	for (int i = 0; i < 9; i++) {
 800340a:	2300      	movs	r3, #0
 800340c:	613b      	str	r3, [r7, #16]
 800340e:	e050      	b.n	80034b2 <transformRectangleAndPointsPick+0x3f2>
		for (int j = 0; j < 3; j++) {
 8003410:	2300      	movs	r3, #0
 8003412:	60fb      	str	r3, [r7, #12]
 8003414:	e047      	b.n	80034a6 <transformRectangleAndPointsPick+0x3e6>
			transformedPoints[i][j] = 0;
 8003416:	4966      	ldr	r1, [pc, #408]	; (80035b0 <transformRectangleAndPointsPick+0x4f0>)
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	4613      	mov	r3, r2
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	4413      	add	r3, r2
 8003420:	68fa      	ldr	r2, [r7, #12]
 8003422:	4413      	add	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	440b      	add	r3, r1
 8003428:	f04f 0200 	mov.w	r2, #0
 800342c:	601a      	str	r2, [r3, #0]
			for (int k = 0; k < 3; k++) {
 800342e:	2300      	movs	r3, #0
 8003430:	60bb      	str	r3, [r7, #8]
 8003432:	e032      	b.n	800349a <transformRectangleAndPointsPick+0x3da>

				transformedPoints[i][j] += homogeneousPoints[i][k] * T[k][j];
 8003434:	495e      	ldr	r1, [pc, #376]	; (80035b0 <transformRectangleAndPointsPick+0x4f0>)
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	4613      	mov	r3, r2
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	4413      	add	r3, r2
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	4413      	add	r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	440b      	add	r3, r1
 8003446:	ed93 7a00 	vldr	s14, [r3]
 800344a:	4958      	ldr	r1, [pc, #352]	; (80035ac <transformRectangleAndPointsPick+0x4ec>)
 800344c:	693a      	ldr	r2, [r7, #16]
 800344e:	4613      	mov	r3, r2
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	4413      	add	r3, r2
 8003454:	68ba      	ldr	r2, [r7, #8]
 8003456:	4413      	add	r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	440b      	add	r3, r1
 800345c:	edd3 6a00 	vldr	s13, [r3]
 8003460:	4954      	ldr	r1, [pc, #336]	; (80035b4 <transformRectangleAndPointsPick+0x4f4>)
 8003462:	68ba      	ldr	r2, [r7, #8]
 8003464:	4613      	mov	r3, r2
 8003466:	005b      	lsls	r3, r3, #1
 8003468:	4413      	add	r3, r2
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	4413      	add	r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	edd3 7a00 	vldr	s15, [r3]
 8003476:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800347a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800347e:	494c      	ldr	r1, [pc, #304]	; (80035b0 <transformRectangleAndPointsPick+0x4f0>)
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	4613      	mov	r3, r2
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	4413      	add	r3, r2
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	4413      	add	r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	440b      	add	r3, r1
 8003490:	edc3 7a00 	vstr	s15, [r3]
			for (int k = 0; k < 3; k++) {
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	3301      	adds	r3, #1
 8003498:	60bb      	str	r3, [r7, #8]
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	2b02      	cmp	r3, #2
 800349e:	ddc9      	ble.n	8003434 <transformRectangleAndPointsPick+0x374>
		for (int j = 0; j < 3; j++) {
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	3301      	adds	r3, #1
 80034a4:	60fb      	str	r3, [r7, #12]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	ddb4      	ble.n	8003416 <transformRectangleAndPointsPick+0x356>
	for (int i = 0; i < 9; i++) {
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	3301      	adds	r3, #1
 80034b0:	613b      	str	r3, [r7, #16]
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	2b08      	cmp	r3, #8
 80034b6:	ddab      	ble.n	8003410 <transformRectangleAndPointsPick+0x350>
			}
		}
	}

	// Translation points
	for (int i = 0; i < 9; i++) {
 80034b8:	2300      	movs	r3, #0
 80034ba:	607b      	str	r3, [r7, #4]
 80034bc:	e032      	b.n	8003524 <transformRectangleAndPointsPick+0x464>
		transformedPoints[i][0] = transformedPoints[i][0] + translation[0];
 80034be:	493c      	ldr	r1, [pc, #240]	; (80035b0 <transformRectangleAndPointsPick+0x4f0>)
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	4613      	mov	r3, r2
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	4413      	add	r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	440b      	add	r3, r1
 80034cc:	ed93 7a00 	vldr	s14, [r3]
 80034d0:	4b39      	ldr	r3, [pc, #228]	; (80035b8 <transformRectangleAndPointsPick+0x4f8>)
 80034d2:	edd3 7a00 	vldr	s15, [r3]
 80034d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034da:	4935      	ldr	r1, [pc, #212]	; (80035b0 <transformRectangleAndPointsPick+0x4f0>)
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	4613      	mov	r3, r2
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	4413      	add	r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	440b      	add	r3, r1
 80034e8:	edc3 7a00 	vstr	s15, [r3]
		transformedPoints[i][1] = transformedPoints[i][1] + translation[1];
 80034ec:	4930      	ldr	r1, [pc, #192]	; (80035b0 <transformRectangleAndPointsPick+0x4f0>)
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	4413      	add	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	3304      	adds	r3, #4
 80034fc:	ed93 7a00 	vldr	s14, [r3]
 8003500:	4b2d      	ldr	r3, [pc, #180]	; (80035b8 <transformRectangleAndPointsPick+0x4f8>)
 8003502:	edd3 7a01 	vldr	s15, [r3, #4]
 8003506:	ee77 7a27 	vadd.f32	s15, s14, s15
 800350a:	4929      	ldr	r1, [pc, #164]	; (80035b0 <transformRectangleAndPointsPick+0x4f0>)
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	4613      	mov	r3, r2
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	4413      	add	r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	440b      	add	r3, r1
 8003518:	3304      	adds	r3, #4
 800351a:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 9; i++) {
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	3301      	adds	r3, #1
 8003522:	607b      	str	r3, [r7, #4]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2b08      	cmp	r3, #8
 8003528:	ddc9      	ble.n	80034be <transformRectangleAndPointsPick+0x3fe>
		//transformedPoints[i][0] = transformedPoints[i][0] *(-1);

	}

	// Translation rectangle
	for (int i = 0; i < 5; i++) {
 800352a:	2300      	movs	r3, #0
 800352c:	603b      	str	r3, [r7, #0]
 800352e:	e032      	b.n	8003596 <transformRectangleAndPointsPick+0x4d6>
		transformedRectangle[i][0] = transformedRectangle[i][0]
 8003530:	4922      	ldr	r1, [pc, #136]	; (80035bc <transformRectangleAndPointsPick+0x4fc>)
 8003532:	683a      	ldr	r2, [r7, #0]
 8003534:	4613      	mov	r3, r2
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	4413      	add	r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	440b      	add	r3, r1
 800353e:	ed93 7a00 	vldr	s14, [r3]
				+ +translation[0];
 8003542:	4b1d      	ldr	r3, [pc, #116]	; (80035b8 <transformRectangleAndPointsPick+0x4f8>)
 8003544:	edd3 7a00 	vldr	s15, [r3]
 8003548:	ee77 7a27 	vadd.f32	s15, s14, s15
		transformedRectangle[i][0] = transformedRectangle[i][0]
 800354c:	491b      	ldr	r1, [pc, #108]	; (80035bc <transformRectangleAndPointsPick+0x4fc>)
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	4613      	mov	r3, r2
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	4413      	add	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	440b      	add	r3, r1
 800355a:	edc3 7a00 	vstr	s15, [r3]
		transformedRectangle[i][1] = transformedRectangle[i][1]
 800355e:	4917      	ldr	r1, [pc, #92]	; (80035bc <transformRectangleAndPointsPick+0x4fc>)
 8003560:	683a      	ldr	r2, [r7, #0]
 8003562:	4613      	mov	r3, r2
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	4413      	add	r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	440b      	add	r3, r1
 800356c:	3304      	adds	r3, #4
 800356e:	ed93 7a00 	vldr	s14, [r3]
				+ translation[1];
 8003572:	4b11      	ldr	r3, [pc, #68]	; (80035b8 <transformRectangleAndPointsPick+0x4f8>)
 8003574:	edd3 7a01 	vldr	s15, [r3, #4]
 8003578:	ee77 7a27 	vadd.f32	s15, s14, s15
		transformedRectangle[i][1] = transformedRectangle[i][1]
 800357c:	490f      	ldr	r1, [pc, #60]	; (80035bc <transformRectangleAndPointsPick+0x4fc>)
 800357e:	683a      	ldr	r2, [r7, #0]
 8003580:	4613      	mov	r3, r2
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	4413      	add	r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	440b      	add	r3, r1
 800358a:	3304      	adds	r3, #4
 800358c:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 5; i++) {
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	3301      	adds	r3, #1
 8003594:	603b      	str	r3, [r7, #0]
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	2b04      	cmp	r3, #4
 800359a:	ddc9      	ble.n	8003530 <transformRectangleAndPointsPick+0x470>
	}

}
 800359c:	bf00      	nop
 800359e:	bf00      	nop
 80035a0:	3728      	adds	r7, #40	; 0x28
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	200002bc 	.word	0x200002bc
 80035ac:	20000a98 	.word	0x20000a98
 80035b0:	20000b04 	.word	0x20000b04
 80035b4:	200009fc 	.word	0x200009fc
 80035b8:	200009f4 	.word	0x200009f4
 80035bc:	20000a5c 	.word	0x20000a5c

080035c0 <transformRectangleAndPointsPlace>:
void transformRectangleAndPointsPlace() {
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b08a      	sub	sp, #40	; 0x28
 80035c4:	af00      	add	r7, sp, #0

	translation2[0] = bottom_left_jog2[0];
 80035c6:	4bac      	ldr	r3, [pc, #688]	; (8003878 <transformRectangleAndPointsPlace+0x2b8>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4aac      	ldr	r2, [pc, #688]	; (800387c <transformRectangleAndPointsPlace+0x2bc>)
 80035cc:	6013      	str	r3, [r2, #0]
	translation2[1] = bottom_left_jog2[1];
 80035ce:	4baa      	ldr	r3, [pc, #680]	; (8003878 <transformRectangleAndPointsPlace+0x2b8>)
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	4aaa      	ldr	r2, [pc, #680]	; (800387c <transformRectangleAndPointsPlace+0x2bc>)
 80035d4:	6053      	str	r3, [r2, #4]

	bottom_right_jog2[0] = bottom_right_jog2[0] - translation2[0];
 80035d6:	4baa      	ldr	r3, [pc, #680]	; (8003880 <transformRectangleAndPointsPlace+0x2c0>)
 80035d8:	ed93 7a00 	vldr	s14, [r3]
 80035dc:	4ba7      	ldr	r3, [pc, #668]	; (800387c <transformRectangleAndPointsPlace+0x2bc>)
 80035de:	edd3 7a00 	vldr	s15, [r3]
 80035e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035e6:	4ba6      	ldr	r3, [pc, #664]	; (8003880 <transformRectangleAndPointsPlace+0x2c0>)
 80035e8:	edc3 7a00 	vstr	s15, [r3]
	bottom_right_jog2[1] = bottom_right_jog2[1] - translation2[1];
 80035ec:	4ba4      	ldr	r3, [pc, #656]	; (8003880 <transformRectangleAndPointsPlace+0x2c0>)
 80035ee:	ed93 7a01 	vldr	s14, [r3, #4]
 80035f2:	4ba2      	ldr	r3, [pc, #648]	; (800387c <transformRectangleAndPointsPlace+0x2bc>)
 80035f4:	edd3 7a01 	vldr	s15, [r3, #4]
 80035f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035fc:	4ba0      	ldr	r3, [pc, #640]	; (8003880 <transformRectangleAndPointsPlace+0x2c0>)
 80035fe:	edc3 7a01 	vstr	s15, [r3, #4]

	dot_product2 = 60 * bottom_right_jog2[0] + bottom_right_jog2[1] * 0;
 8003602:	4b9f      	ldr	r3, [pc, #636]	; (8003880 <transformRectangleAndPointsPlace+0x2c0>)
 8003604:	edd3 7a00 	vldr	s15, [r3]
 8003608:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8003884 <transformRectangleAndPointsPlace+0x2c4>
 800360c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003610:	4b9b      	ldr	r3, [pc, #620]	; (8003880 <transformRectangleAndPointsPlace+0x2c0>)
 8003612:	edd3 7a01 	vldr	s15, [r3, #4]
 8003616:	eddf 6a9c 	vldr	s13, [pc, #624]	; 8003888 <transformRectangleAndPointsPlace+0x2c8>
 800361a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800361e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003622:	4b9a      	ldr	r3, [pc, #616]	; (800388c <transformRectangleAndPointsPlace+0x2cc>)
 8003624:	edc3 7a00 	vstr	s15, [r3]
	in_theta2 = dot_product2 / vectorsize2;
 8003628:	4b98      	ldr	r3, [pc, #608]	; (800388c <transformRectangleAndPointsPlace+0x2cc>)
 800362a:	edd3 6a00 	vldr	s13, [r3]
 800362e:	4b98      	ldr	r3, [pc, #608]	; (8003890 <transformRectangleAndPointsPlace+0x2d0>)
 8003630:	ed93 7a00 	vldr	s14, [r3]
 8003634:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003638:	4b96      	ldr	r3, [pc, #600]	; (8003894 <transformRectangleAndPointsPlace+0x2d4>)
 800363a:	edc3 7a00 	vstr	s15, [r3]
	theta2 = -acos(in_theta2);
 800363e:	4b95      	ldr	r3, [pc, #596]	; (8003894 <transformRectangleAndPointsPlace+0x2d4>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4618      	mov	r0, r3
 8003644:	f7fc ff2c 	bl	80004a0 <__aeabi_f2d>
 8003648:	4602      	mov	r2, r0
 800364a:	460b      	mov	r3, r1
 800364c:	ec43 2b10 	vmov	d0, r2, r3
 8003650:	f008 f926 	bl	800b8a0 <acos>
 8003654:	ec53 2b10 	vmov	r2, r3, d0
 8003658:	4610      	mov	r0, r2
 800365a:	4619      	mov	r1, r3
 800365c:	f7fd fa50 	bl	8000b00 <__aeabi_d2f>
 8003660:	4603      	mov	r3, r0
 8003662:	ee07 3a90 	vmov	s15, r3
 8003666:	eef1 7a67 	vneg.f32	s15, s15
 800366a:	4b8b      	ldr	r3, [pc, #556]	; (8003898 <transformRectangleAndPointsPlace+0x2d8>)
 800366c:	edc3 7a00 	vstr	s15, [r3]

	T_rotation2[0][0] = cos(theta2);
 8003670:	4b89      	ldr	r3, [pc, #548]	; (8003898 <transformRectangleAndPointsPlace+0x2d8>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4618      	mov	r0, r3
 8003676:	f7fc ff13 	bl	80004a0 <__aeabi_f2d>
 800367a:	4602      	mov	r2, r0
 800367c:	460b      	mov	r3, r1
 800367e:	ec43 2b10 	vmov	d0, r2, r3
 8003682:	f007 ffe1 	bl	800b648 <cos>
 8003686:	ec53 2b10 	vmov	r2, r3, d0
 800368a:	4610      	mov	r0, r2
 800368c:	4619      	mov	r1, r3
 800368e:	f7fd fa37 	bl	8000b00 <__aeabi_d2f>
 8003692:	4603      	mov	r3, r0
 8003694:	4a81      	ldr	r2, [pc, #516]	; (800389c <transformRectangleAndPointsPlace+0x2dc>)
 8003696:	6013      	str	r3, [r2, #0]
	T_rotation2[0][1] = -sin(theta2);
 8003698:	4b7f      	ldr	r3, [pc, #508]	; (8003898 <transformRectangleAndPointsPlace+0x2d8>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4618      	mov	r0, r3
 800369e:	f7fc feff 	bl	80004a0 <__aeabi_f2d>
 80036a2:	4602      	mov	r2, r0
 80036a4:	460b      	mov	r3, r1
 80036a6:	ec43 2b10 	vmov	d0, r2, r3
 80036aa:	f008 f8a1 	bl	800b7f0 <sin>
 80036ae:	ec53 2b10 	vmov	r2, r3, d0
 80036b2:	4610      	mov	r0, r2
 80036b4:	4619      	mov	r1, r3
 80036b6:	f7fd fa23 	bl	8000b00 <__aeabi_d2f>
 80036ba:	4603      	mov	r3, r0
 80036bc:	ee07 3a90 	vmov	s15, r3
 80036c0:	eef1 7a67 	vneg.f32	s15, s15
 80036c4:	4b75      	ldr	r3, [pc, #468]	; (800389c <transformRectangleAndPointsPlace+0x2dc>)
 80036c6:	edc3 7a01 	vstr	s15, [r3, #4]
	T_rotation2[1][0] = sin(theta2);
 80036ca:	4b73      	ldr	r3, [pc, #460]	; (8003898 <transformRectangleAndPointsPlace+0x2d8>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7fc fee6 	bl	80004a0 <__aeabi_f2d>
 80036d4:	4602      	mov	r2, r0
 80036d6:	460b      	mov	r3, r1
 80036d8:	ec43 2b10 	vmov	d0, r2, r3
 80036dc:	f008 f888 	bl	800b7f0 <sin>
 80036e0:	ec53 2b10 	vmov	r2, r3, d0
 80036e4:	4610      	mov	r0, r2
 80036e6:	4619      	mov	r1, r3
 80036e8:	f7fd fa0a 	bl	8000b00 <__aeabi_d2f>
 80036ec:	4603      	mov	r3, r0
 80036ee:	4a6b      	ldr	r2, [pc, #428]	; (800389c <transformRectangleAndPointsPlace+0x2dc>)
 80036f0:	6093      	str	r3, [r2, #8]
	T_rotation2[1][1] = cos(theta2);
 80036f2:	4b69      	ldr	r3, [pc, #420]	; (8003898 <transformRectangleAndPointsPlace+0x2d8>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7fc fed2 	bl	80004a0 <__aeabi_f2d>
 80036fc:	4602      	mov	r2, r0
 80036fe:	460b      	mov	r3, r1
 8003700:	ec43 2b10 	vmov	d0, r2, r3
 8003704:	f007 ffa0 	bl	800b648 <cos>
 8003708:	ec53 2b10 	vmov	r2, r3, d0
 800370c:	4610      	mov	r0, r2
 800370e:	4619      	mov	r1, r3
 8003710:	f7fd f9f6 	bl	8000b00 <__aeabi_d2f>
 8003714:	4603      	mov	r3, r0
 8003716:	4a61      	ldr	r2, [pc, #388]	; (800389c <transformRectangleAndPointsPlace+0x2dc>)
 8003718:	60d3      	str	r3, [r2, #12]

	T2[0][0] = T_rotation2[0][0];
 800371a:	4b60      	ldr	r3, [pc, #384]	; (800389c <transformRectangleAndPointsPlace+0x2dc>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a60      	ldr	r2, [pc, #384]	; (80038a0 <transformRectangleAndPointsPlace+0x2e0>)
 8003720:	6013      	str	r3, [r2, #0]
	T2[0][1] = T_rotation2[0][1];
 8003722:	4b5e      	ldr	r3, [pc, #376]	; (800389c <transformRectangleAndPointsPlace+0x2dc>)
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	4a5e      	ldr	r2, [pc, #376]	; (80038a0 <transformRectangleAndPointsPlace+0x2e0>)
 8003728:	6053      	str	r3, [r2, #4]
	T2[0][2] = translation2[0];
 800372a:	4b54      	ldr	r3, [pc, #336]	; (800387c <transformRectangleAndPointsPlace+0x2bc>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a5c      	ldr	r2, [pc, #368]	; (80038a0 <transformRectangleAndPointsPlace+0x2e0>)
 8003730:	6093      	str	r3, [r2, #8]
	T2[1][0] = T_rotation2[1][0];
 8003732:	4b5a      	ldr	r3, [pc, #360]	; (800389c <transformRectangleAndPointsPlace+0x2dc>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	4a5a      	ldr	r2, [pc, #360]	; (80038a0 <transformRectangleAndPointsPlace+0x2e0>)
 8003738:	60d3      	str	r3, [r2, #12]
	T2[1][1] = T_rotation2[1][1];
 800373a:	4b58      	ldr	r3, [pc, #352]	; (800389c <transformRectangleAndPointsPlace+0x2dc>)
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	4a58      	ldr	r2, [pc, #352]	; (80038a0 <transformRectangleAndPointsPlace+0x2e0>)
 8003740:	6113      	str	r3, [r2, #16]
	T2[1][2] = translation2[1];
 8003742:	4b4e      	ldr	r3, [pc, #312]	; (800387c <transformRectangleAndPointsPlace+0x2bc>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	4a56      	ldr	r2, [pc, #344]	; (80038a0 <transformRectangleAndPointsPlace+0x2e0>)
 8003748:	6153      	str	r3, [r2, #20]
	T2[2][0] = 0;
 800374a:	4b55      	ldr	r3, [pc, #340]	; (80038a0 <transformRectangleAndPointsPlace+0x2e0>)
 800374c:	f04f 0200 	mov.w	r2, #0
 8003750:	619a      	str	r2, [r3, #24]
	T2[2][1] = 0;
 8003752:	4b53      	ldr	r3, [pc, #332]	; (80038a0 <transformRectangleAndPointsPlace+0x2e0>)
 8003754:	f04f 0200 	mov.w	r2, #0
 8003758:	61da      	str	r2, [r3, #28]
	T2[2][2] = 1;
 800375a:	4b51      	ldr	r3, [pc, #324]	; (80038a0 <transformRectangleAndPointsPlace+0x2e0>)
 800375c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003760:	621a      	str	r2, [r3, #32]

	// Transform the rectangle
	for (int i = 0; i < 5; i++) {
 8003762:	2300      	movs	r3, #0
 8003764:	627b      	str	r3, [r7, #36]	; 0x24
 8003766:	e029      	b.n	80037bc <transformRectangleAndPointsPlace+0x1fc>
		homogeneousRectangle2[i][0] = rectangle2[i][0];
 8003768:	4a4e      	ldr	r2, [pc, #312]	; (80038a4 <transformRectangleAndPointsPlace+0x2e4>)
 800376a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376c:	00db      	lsls	r3, r3, #3
 800376e:	4413      	add	r3, r2
 8003770:	6819      	ldr	r1, [r3, #0]
 8003772:	484d      	ldr	r0, [pc, #308]	; (80038a8 <transformRectangleAndPointsPlace+0x2e8>)
 8003774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003776:	4613      	mov	r3, r2
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	4413      	add	r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	4403      	add	r3, r0
 8003780:	6019      	str	r1, [r3, #0]
		homogeneousRectangle2[i][1] = rectangle2[i][1];
 8003782:	4a48      	ldr	r2, [pc, #288]	; (80038a4 <transformRectangleAndPointsPlace+0x2e4>)
 8003784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	4413      	add	r3, r2
 800378a:	3304      	adds	r3, #4
 800378c:	6819      	ldr	r1, [r3, #0]
 800378e:	4846      	ldr	r0, [pc, #280]	; (80038a8 <transformRectangleAndPointsPlace+0x2e8>)
 8003790:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003792:	4613      	mov	r3, r2
 8003794:	005b      	lsls	r3, r3, #1
 8003796:	4413      	add	r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	4403      	add	r3, r0
 800379c:	3304      	adds	r3, #4
 800379e:	6019      	str	r1, [r3, #0]
		homogeneousRectangle2[i][2] = 1;
 80037a0:	4941      	ldr	r1, [pc, #260]	; (80038a8 <transformRectangleAndPointsPlace+0x2e8>)
 80037a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037a4:	4613      	mov	r3, r2
 80037a6:	005b      	lsls	r3, r3, #1
 80037a8:	4413      	add	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	440b      	add	r3, r1
 80037ae:	3308      	adds	r3, #8
 80037b0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80037b4:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 5; i++) {
 80037b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b8:	3301      	adds	r3, #1
 80037ba:	627b      	str	r3, [r7, #36]	; 0x24
 80037bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037be:	2b04      	cmp	r3, #4
 80037c0:	ddd2      	ble.n	8003768 <transformRectangleAndPointsPlace+0x1a8>
	}

	for (int i = 0; i < 5; i++) {
 80037c2:	2300      	movs	r3, #0
 80037c4:	623b      	str	r3, [r7, #32]
 80037c6:	e050      	b.n	800386a <transformRectangleAndPointsPlace+0x2aa>
		for (int j = 0; j < 3; j++) {
 80037c8:	2300      	movs	r3, #0
 80037ca:	61fb      	str	r3, [r7, #28]
 80037cc:	e047      	b.n	800385e <transformRectangleAndPointsPlace+0x29e>
			transformedRectangle2[i][j] = 0;
 80037ce:	4937      	ldr	r1, [pc, #220]	; (80038ac <transformRectangleAndPointsPlace+0x2ec>)
 80037d0:	6a3a      	ldr	r2, [r7, #32]
 80037d2:	4613      	mov	r3, r2
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	4413      	add	r3, r2
 80037d8:	69fa      	ldr	r2, [r7, #28]
 80037da:	4413      	add	r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	440b      	add	r3, r1
 80037e0:	f04f 0200 	mov.w	r2, #0
 80037e4:	601a      	str	r2, [r3, #0]
			for (int k = 0; k < 3; k++) {
 80037e6:	2300      	movs	r3, #0
 80037e8:	61bb      	str	r3, [r7, #24]
 80037ea:	e032      	b.n	8003852 <transformRectangleAndPointsPlace+0x292>
				transformedRectangle2[i][j] += homogeneousRectangle2[i][k]
 80037ec:	492f      	ldr	r1, [pc, #188]	; (80038ac <transformRectangleAndPointsPlace+0x2ec>)
 80037ee:	6a3a      	ldr	r2, [r7, #32]
 80037f0:	4613      	mov	r3, r2
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	4413      	add	r3, r2
 80037f6:	69fa      	ldr	r2, [r7, #28]
 80037f8:	4413      	add	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	440b      	add	r3, r1
 80037fe:	ed93 7a00 	vldr	s14, [r3]
 8003802:	4929      	ldr	r1, [pc, #164]	; (80038a8 <transformRectangleAndPointsPlace+0x2e8>)
 8003804:	6a3a      	ldr	r2, [r7, #32]
 8003806:	4613      	mov	r3, r2
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	4413      	add	r3, r2
 800380c:	69ba      	ldr	r2, [r7, #24]
 800380e:	4413      	add	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	440b      	add	r3, r1
 8003814:	edd3 6a00 	vldr	s13, [r3]
						* T2[k][j];
 8003818:	4921      	ldr	r1, [pc, #132]	; (80038a0 <transformRectangleAndPointsPlace+0x2e0>)
 800381a:	69ba      	ldr	r2, [r7, #24]
 800381c:	4613      	mov	r3, r2
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	4413      	add	r3, r2
 8003822:	69fa      	ldr	r2, [r7, #28]
 8003824:	4413      	add	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	440b      	add	r3, r1
 800382a:	edd3 7a00 	vldr	s15, [r3]
 800382e:	ee66 7aa7 	vmul.f32	s15, s13, s15
				transformedRectangle2[i][j] += homogeneousRectangle2[i][k]
 8003832:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003836:	491d      	ldr	r1, [pc, #116]	; (80038ac <transformRectangleAndPointsPlace+0x2ec>)
 8003838:	6a3a      	ldr	r2, [r7, #32]
 800383a:	4613      	mov	r3, r2
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	4413      	add	r3, r2
 8003840:	69fa      	ldr	r2, [r7, #28]
 8003842:	4413      	add	r3, r2
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	440b      	add	r3, r1
 8003848:	edc3 7a00 	vstr	s15, [r3]
			for (int k = 0; k < 3; k++) {
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	3301      	adds	r3, #1
 8003850:	61bb      	str	r3, [r7, #24]
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	2b02      	cmp	r3, #2
 8003856:	ddc9      	ble.n	80037ec <transformRectangleAndPointsPlace+0x22c>
		for (int j = 0; j < 3; j++) {
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	3301      	adds	r3, #1
 800385c:	61fb      	str	r3, [r7, #28]
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	2b02      	cmp	r3, #2
 8003862:	ddb4      	ble.n	80037ce <transformRectangleAndPointsPlace+0x20e>
	for (int i = 0; i < 5; i++) {
 8003864:	6a3b      	ldr	r3, [r7, #32]
 8003866:	3301      	adds	r3, #1
 8003868:	623b      	str	r3, [r7, #32]
 800386a:	6a3b      	ldr	r3, [r7, #32]
 800386c:	2b04      	cmp	r3, #4
 800386e:	ddab      	ble.n	80037c8 <transformRectangleAndPointsPlace+0x208>
			}
		}
	}

	// Transform the points
	for (int i = 0; i < 9; i++) {
 8003870:	2300      	movs	r3, #0
 8003872:	617b      	str	r3, [r7, #20]
 8003874:	e046      	b.n	8003904 <transformRectangleAndPointsPlace+0x344>
 8003876:	bf00      	nop
 8003878:	20000d30 	.word	0x20000d30
 800387c:	20000ba8 	.word	0x20000ba8
 8003880:	20000d38 	.word	0x20000d38
 8003884:	42700000 	.word	0x42700000
 8003888:	00000000 	.word	0x00000000
 800388c:	20000d24 	.word	0x20000d24
 8003890:	20000378 	.word	0x20000378
 8003894:	20000d2c 	.word	0x20000d2c
 8003898:	20000d28 	.word	0x20000d28
 800389c:	20000b8c 	.word	0x20000b8c
 80038a0:	20000bb0 	.word	0x20000bb0
 80038a4:	20000308 	.word	0x20000308
 80038a8:	20000bd4 	.word	0x20000bd4
 80038ac:	20000c10 	.word	0x20000c10
		homogeneousPoints2[i][0] = points2[i][0];
 80038b0:	4a7d      	ldr	r2, [pc, #500]	; (8003aa8 <transformRectangleAndPointsPlace+0x4e8>)
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	00db      	lsls	r3, r3, #3
 80038b6:	4413      	add	r3, r2
 80038b8:	6819      	ldr	r1, [r3, #0]
 80038ba:	487c      	ldr	r0, [pc, #496]	; (8003aac <transformRectangleAndPointsPlace+0x4ec>)
 80038bc:	697a      	ldr	r2, [r7, #20]
 80038be:	4613      	mov	r3, r2
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	4413      	add	r3, r2
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	4403      	add	r3, r0
 80038c8:	6019      	str	r1, [r3, #0]
		homogeneousPoints2[i][1] = points2[i][1];
 80038ca:	4a77      	ldr	r2, [pc, #476]	; (8003aa8 <transformRectangleAndPointsPlace+0x4e8>)
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	4413      	add	r3, r2
 80038d2:	3304      	adds	r3, #4
 80038d4:	6819      	ldr	r1, [r3, #0]
 80038d6:	4875      	ldr	r0, [pc, #468]	; (8003aac <transformRectangleAndPointsPlace+0x4ec>)
 80038d8:	697a      	ldr	r2, [r7, #20]
 80038da:	4613      	mov	r3, r2
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	4413      	add	r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	4403      	add	r3, r0
 80038e4:	3304      	adds	r3, #4
 80038e6:	6019      	str	r1, [r3, #0]
		homogeneousPoints2[i][2] = 1;
 80038e8:	4970      	ldr	r1, [pc, #448]	; (8003aac <transformRectangleAndPointsPlace+0x4ec>)
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	4613      	mov	r3, r2
 80038ee:	005b      	lsls	r3, r3, #1
 80038f0:	4413      	add	r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	440b      	add	r3, r1
 80038f6:	3308      	adds	r3, #8
 80038f8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80038fc:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 9; i++) {
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	3301      	adds	r3, #1
 8003902:	617b      	str	r3, [r7, #20]
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	2b08      	cmp	r3, #8
 8003908:	ddd2      	ble.n	80038b0 <transformRectangleAndPointsPlace+0x2f0>
	}

	for (int i = 0; i < 9; i++) {
 800390a:	2300      	movs	r3, #0
 800390c:	613b      	str	r3, [r7, #16]
 800390e:	e050      	b.n	80039b2 <transformRectangleAndPointsPlace+0x3f2>
		for (int j = 0; j < 3; j++) {
 8003910:	2300      	movs	r3, #0
 8003912:	60fb      	str	r3, [r7, #12]
 8003914:	e047      	b.n	80039a6 <transformRectangleAndPointsPlace+0x3e6>
			transformedPoints2[i][j] = 0;
 8003916:	4966      	ldr	r1, [pc, #408]	; (8003ab0 <transformRectangleAndPointsPlace+0x4f0>)
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	4613      	mov	r3, r2
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	4413      	add	r3, r2
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	4413      	add	r3, r2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	440b      	add	r3, r1
 8003928:	f04f 0200 	mov.w	r2, #0
 800392c:	601a      	str	r2, [r3, #0]
			for (int k = 0; k < 3; k++) {
 800392e:	2300      	movs	r3, #0
 8003930:	60bb      	str	r3, [r7, #8]
 8003932:	e032      	b.n	800399a <transformRectangleAndPointsPlace+0x3da>

				transformedPoints2[i][j] += homogeneousPoints2[i][k] * T2[k][j];
 8003934:	495e      	ldr	r1, [pc, #376]	; (8003ab0 <transformRectangleAndPointsPlace+0x4f0>)
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	4613      	mov	r3, r2
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	4413      	add	r3, r2
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	4413      	add	r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	440b      	add	r3, r1
 8003946:	ed93 7a00 	vldr	s14, [r3]
 800394a:	4958      	ldr	r1, [pc, #352]	; (8003aac <transformRectangleAndPointsPlace+0x4ec>)
 800394c:	693a      	ldr	r2, [r7, #16]
 800394e:	4613      	mov	r3, r2
 8003950:	005b      	lsls	r3, r3, #1
 8003952:	4413      	add	r3, r2
 8003954:	68ba      	ldr	r2, [r7, #8]
 8003956:	4413      	add	r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	440b      	add	r3, r1
 800395c:	edd3 6a00 	vldr	s13, [r3]
 8003960:	4954      	ldr	r1, [pc, #336]	; (8003ab4 <transformRectangleAndPointsPlace+0x4f4>)
 8003962:	68ba      	ldr	r2, [r7, #8]
 8003964:	4613      	mov	r3, r2
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	4413      	add	r3, r2
 800396a:	68fa      	ldr	r2, [r7, #12]
 800396c:	4413      	add	r3, r2
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	440b      	add	r3, r1
 8003972:	edd3 7a00 	vldr	s15, [r3]
 8003976:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800397a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800397e:	494c      	ldr	r1, [pc, #304]	; (8003ab0 <transformRectangleAndPointsPlace+0x4f0>)
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	4613      	mov	r3, r2
 8003984:	005b      	lsls	r3, r3, #1
 8003986:	4413      	add	r3, r2
 8003988:	68fa      	ldr	r2, [r7, #12]
 800398a:	4413      	add	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	440b      	add	r3, r1
 8003990:	edc3 7a00 	vstr	s15, [r3]
			for (int k = 0; k < 3; k++) {
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	3301      	adds	r3, #1
 8003998:	60bb      	str	r3, [r7, #8]
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	2b02      	cmp	r3, #2
 800399e:	ddc9      	ble.n	8003934 <transformRectangleAndPointsPlace+0x374>
		for (int j = 0; j < 3; j++) {
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	3301      	adds	r3, #1
 80039a4:	60fb      	str	r3, [r7, #12]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	ddb4      	ble.n	8003916 <transformRectangleAndPointsPlace+0x356>
	for (int i = 0; i < 9; i++) {
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	3301      	adds	r3, #1
 80039b0:	613b      	str	r3, [r7, #16]
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	2b08      	cmp	r3, #8
 80039b6:	ddab      	ble.n	8003910 <transformRectangleAndPointsPlace+0x350>
			}
		}
	}

	// Translation points
	for (int i = 0; i < 9; i++) {
 80039b8:	2300      	movs	r3, #0
 80039ba:	607b      	str	r3, [r7, #4]
 80039bc:	e032      	b.n	8003a24 <transformRectangleAndPointsPlace+0x464>
		transformedPoints2[i][0] = transformedPoints2[i][0] + translation2[0];
 80039be:	493c      	ldr	r1, [pc, #240]	; (8003ab0 <transformRectangleAndPointsPlace+0x4f0>)
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	4613      	mov	r3, r2
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	4413      	add	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	440b      	add	r3, r1
 80039cc:	ed93 7a00 	vldr	s14, [r3]
 80039d0:	4b39      	ldr	r3, [pc, #228]	; (8003ab8 <transformRectangleAndPointsPlace+0x4f8>)
 80039d2:	edd3 7a00 	vldr	s15, [r3]
 80039d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039da:	4935      	ldr	r1, [pc, #212]	; (8003ab0 <transformRectangleAndPointsPlace+0x4f0>)
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	4613      	mov	r3, r2
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	4413      	add	r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	440b      	add	r3, r1
 80039e8:	edc3 7a00 	vstr	s15, [r3]
		transformedPoints2[i][1] = transformedPoints2[i][1] + translation2[1];
 80039ec:	4930      	ldr	r1, [pc, #192]	; (8003ab0 <transformRectangleAndPointsPlace+0x4f0>)
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	4613      	mov	r3, r2
 80039f2:	005b      	lsls	r3, r3, #1
 80039f4:	4413      	add	r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	3304      	adds	r3, #4
 80039fc:	ed93 7a00 	vldr	s14, [r3]
 8003a00:	4b2d      	ldr	r3, [pc, #180]	; (8003ab8 <transformRectangleAndPointsPlace+0x4f8>)
 8003a02:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a0a:	4929      	ldr	r1, [pc, #164]	; (8003ab0 <transformRectangleAndPointsPlace+0x4f0>)
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	4413      	add	r3, r2
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	440b      	add	r3, r1
 8003a18:	3304      	adds	r3, #4
 8003a1a:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 9; i++) {
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	3301      	adds	r3, #1
 8003a22:	607b      	str	r3, [r7, #4]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2b08      	cmp	r3, #8
 8003a28:	ddc9      	ble.n	80039be <transformRectangleAndPointsPlace+0x3fe>
		//transformedPoints2[i][0] = transformedPoints2[i][0] *(-1);

	}

	// Translation rectangle
	for (int i = 0; i < 5; i++) {
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	603b      	str	r3, [r7, #0]
 8003a2e:	e032      	b.n	8003a96 <transformRectangleAndPointsPlace+0x4d6>
		transformedRectangle2[i][0] = transformedRectangle2[i][0]
 8003a30:	4922      	ldr	r1, [pc, #136]	; (8003abc <transformRectangleAndPointsPlace+0x4fc>)
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	4613      	mov	r3, r2
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	4413      	add	r3, r2
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	440b      	add	r3, r1
 8003a3e:	ed93 7a00 	vldr	s14, [r3]
				+ +translation2[0];
 8003a42:	4b1d      	ldr	r3, [pc, #116]	; (8003ab8 <transformRectangleAndPointsPlace+0x4f8>)
 8003a44:	edd3 7a00 	vldr	s15, [r3]
 8003a48:	ee77 7a27 	vadd.f32	s15, s14, s15
		transformedRectangle2[i][0] = transformedRectangle2[i][0]
 8003a4c:	491b      	ldr	r1, [pc, #108]	; (8003abc <transformRectangleAndPointsPlace+0x4fc>)
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	4613      	mov	r3, r2
 8003a52:	005b      	lsls	r3, r3, #1
 8003a54:	4413      	add	r3, r2
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	440b      	add	r3, r1
 8003a5a:	edc3 7a00 	vstr	s15, [r3]
		transformedRectangle2[i][1] = transformedRectangle2[i][1]
 8003a5e:	4917      	ldr	r1, [pc, #92]	; (8003abc <transformRectangleAndPointsPlace+0x4fc>)
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	4613      	mov	r3, r2
 8003a64:	005b      	lsls	r3, r3, #1
 8003a66:	4413      	add	r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	440b      	add	r3, r1
 8003a6c:	3304      	adds	r3, #4
 8003a6e:	ed93 7a00 	vldr	s14, [r3]
				+ translation2[1];
 8003a72:	4b11      	ldr	r3, [pc, #68]	; (8003ab8 <transformRectangleAndPointsPlace+0x4f8>)
 8003a74:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a78:	ee77 7a27 	vadd.f32	s15, s14, s15
		transformedRectangle2[i][1] = transformedRectangle2[i][1]
 8003a7c:	490f      	ldr	r1, [pc, #60]	; (8003abc <transformRectangleAndPointsPlace+0x4fc>)
 8003a7e:	683a      	ldr	r2, [r7, #0]
 8003a80:	4613      	mov	r3, r2
 8003a82:	005b      	lsls	r3, r3, #1
 8003a84:	4413      	add	r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	440b      	add	r3, r1
 8003a8a:	3304      	adds	r3, #4
 8003a8c:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 5; i++) {
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	3301      	adds	r3, #1
 8003a94:	603b      	str	r3, [r7, #0]
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	2b04      	cmp	r3, #4
 8003a9a:	ddc9      	ble.n	8003a30 <transformRectangleAndPointsPlace+0x470>
	}

}
 8003a9c:	bf00      	nop
 8003a9e:	bf00      	nop
 8003aa0:	3728      	adds	r7, #40	; 0x28
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	20000330 	.word	0x20000330
 8003aac:	20000c4c 	.word	0x20000c4c
 8003ab0:	20000cb8 	.word	0x20000cb8
 8003ab4:	20000bb0 	.word	0x20000bb0
 8003ab8:	20000ba8 	.word	0x20000ba8
 8003abc:	20000c10 	.word	0x20000c10

08003ac0 <home_yaxis>:
void home_yaxis(){
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
	if(homeflag == 0){
 8003ac4:	4b22      	ldr	r3, [pc, #136]	; (8003b50 <home_yaxis+0x90>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10c      	bne.n	8003ae6 <home_yaxis+0x26>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 16383); // 20 %
 8003acc:	4b21      	ldr	r3, [pc, #132]	; (8003b54 <home_yaxis+0x94>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f643 72ff 	movw	r2, #16383	; 0x3fff
 8003ad4:	635a      	str	r2, [r3, #52]	; 0x34
		path = 0;
 8003ad6:	4b20      	ldr	r3, [pc, #128]	; (8003b58 <home_yaxis+0x98>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8003adc:	2201      	movs	r2, #1
 8003ade:	2180      	movs	r1, #128	; 0x80
 8003ae0:	481e      	ldr	r0, [pc, #120]	; (8003b5c <home_yaxis+0x9c>)
 8003ae2:	f003 f839 	bl	8006b58 <HAL_GPIO_WritePin>
	}
	if (Joystick_AND_Sensor[2] > 3000)
 8003ae6:	4b1e      	ldr	r3, [pc, #120]	; (8003b60 <home_yaxis+0xa0>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d92c      	bls.n	8003b4c <home_yaxis+0x8c>
	{
		Joystick_Control = 0;
 8003af2:	4b1c      	ldr	r3, [pc, #112]	; (8003b64 <home_yaxis+0xa4>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	601a      	str	r2, [r3, #0]
		homeflag = 1;
 8003af8:	4b15      	ldr	r3, [pc, #84]	; (8003b50 <home_yaxis+0x90>)
 8003afa:	2201      	movs	r2, #1
 8003afc:	601a      	str	r2, [r3, #0]
		s=0;
 8003afe:	4b1a      	ldr	r3, [pc, #104]	; (8003b68 <home_yaxis+0xa8>)
 8003b00:	f04f 0200 	mov.w	r2, #0
 8003b04:	601a      	str	r2, [r3, #0]
		s2=0;
 8003b06:	4b19      	ldr	r3, [pc, #100]	; (8003b6c <home_yaxis+0xac>)
 8003b08:	f04f 0200 	mov.w	r2, #0
 8003b0c:	601a      	str	r2, [r3, #0]
		TIM2->CNT = 0;
 8003b0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003b12:	2200      	movs	r2, #0
 8003b14:	625a      	str	r2, [r3, #36]	; 0x24
		start_p = 0;
 8003b16:	4b16      	ldr	r3, [pc, #88]	; (8003b70 <home_yaxis+0xb0>)
 8003b18:	f04f 0200 	mov.w	r2, #0
 8003b1c:	601a      	str	r2, [r3, #0]
		stop_p = 350;
 8003b1e:	4b15      	ldr	r3, [pc, #84]	; (8003b74 <home_yaxis+0xb4>)
 8003b20:	4a15      	ldr	r2, [pc, #84]	; (8003b78 <home_yaxis+0xb8>)
 8003b22:	601a      	str	r2, [r3, #0]
		start_v = 0; // qk
 8003b24:	4b15      	ldr	r3, [pc, #84]	; (8003b7c <home_yaxis+0xbc>)
 8003b26:	f04f 0200 	mov.w	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]
		stop_v = 0; // q_dotk+1
 8003b2c:	4b14      	ldr	r3, [pc, #80]	; (8003b80 <home_yaxis+0xc0>)
 8003b2e:	f04f 0200 	mov.w	r2, #0
 8003b32:	601a      	str	r2, [r3, #0]
		timecycle = 1.5;
 8003b34:	4b13      	ldr	r3, [pc, #76]	; (8003b84 <home_yaxis+0xc4>)
 8003b36:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8003b3a:	601a      	str	r2, [r3, #0]
		main_Qubic();
 8003b3c:	f001 f8ac 	bl	8004c98 <main_Qubic>
		path = 1;
 8003b40:	4b05      	ldr	r3, [pc, #20]	; (8003b58 <home_yaxis+0x98>)
 8003b42:	2201      	movs	r2, #1
 8003b44:	601a      	str	r2, [r3, #0]
		Mobus = Initial;
 8003b46:	4b10      	ldr	r3, [pc, #64]	; (8003b88 <home_yaxis+0xc8>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	701a      	strb	r2, [r3, #0]
	}
}
 8003b4c:	bf00      	nop
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	20000994 	.word	0x20000994
 8003b54:	200006a4 	.word	0x200006a4
 8003b58:	200012b4 	.word	0x200012b4
 8003b5c:	40020000 	.word	0x40020000
 8003b60:	200012c4 	.word	0x200012c4
 8003b64:	2000037c 	.word	0x2000037c
 8003b68:	20001328 	.word	0x20001328
 8003b6c:	20001334 	.word	0x20001334
 8003b70:	200009c8 	.word	0x200009c8
 8003b74:	200009cc 	.word	0x200009cc
 8003b78:	43af0000 	.word	0x43af0000
 8003b7c:	200009d0 	.word	0x200009d0
 8003b80:	200009d4 	.word	0x200009d4
 8003b84:	200009d8 	.word	0x200009d8
 8003b88:	20000d40 	.word	0x20000d40
 8003b8c:	00000000 	.word	0x00000000

08003b90 <flowmodbus>:
void flowmodbus() {
 8003b90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b94:	b086      	sub	sp, #24
 8003b96:	af00      	add	r7, sp, #0
	switch (Mobus) {
 8003b98:	4ba9      	ldr	r3, [pc, #676]	; (8003e40 <flowmodbus+0x2b0>)
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	2b06      	cmp	r3, #6
 8003b9e:	f200 86a0 	bhi.w	80048e2 <flowmodbus+0xd52>
 8003ba2:	a201      	add	r2, pc, #4	; (adr r2, 8003ba8 <flowmodbus+0x18>)
 8003ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba8:	08003bc5 	.word	0x08003bc5
 8003bac:	08003dff 	.word	0x08003dff
 8003bb0:	080040e5 	.word	0x080040e5
 8003bb4:	0800438d 	.word	0x0800438d
 8003bb8:	0800439b 	.word	0x0800439b
 8003bbc:	08004503 	.word	0x08004503
 8003bc0:	080044c1 	.word	0x080044c1
	case Initial:
		if (registerFrame[1].U16 == 0b00010) { // Set Place
 8003bc4:	4b9f      	ldr	r3, [pc, #636]	; (8003e44 <flowmodbus+0x2b4>)
 8003bc6:	885b      	ldrh	r3, [r3, #2]
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d110      	bne.n	8003bee <flowmodbus+0x5e>
			registerFrame[1].U16 = 0; // 0x01 base system reset place tray
 8003bcc:	4b9d      	ldr	r3, [pc, #628]	; (8003e44 <flowmodbus+0x2b4>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 2; // 0x10 y-axis Set Place
 8003bd2:	4b9c      	ldr	r3, [pc, #624]	; (8003e44 <flowmodbus+0x2b4>)
 8003bd4:	2202      	movs	r2, #2
 8003bd6:	841a      	strh	r2, [r3, #32]
			Joystick_Control = 1;
 8003bd8:	4b9b      	ldr	r3, [pc, #620]	; (8003e48 <flowmodbus+0x2b8>)
 8003bda:	2201      	movs	r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]
			choice = 1;
 8003bde:	4b9b      	ldr	r3, [pc, #620]	; (8003e4c <flowmodbus+0x2bc>)
 8003be0:	2201      	movs	r2, #1
 8003be2:	601a      	str	r2, [r3, #0]
			//I2C_all();
			Mobus = Jogging_Place;
 8003be4:	4b96      	ldr	r3, [pc, #600]	; (8003e40 <flowmodbus+0x2b0>)
 8003be6:	2201      	movs	r2, #1
 8003be8:	701a      	strb	r2, [r3, #0]
				point_x[b++] = transformedPoints[j][0];
				point_x[b++] = transformedPoints2[j][0];
			}
			Mobus = Run_TrayMode;
		}
		break;
 8003bea:	f000 be73 	b.w	80048d4 <flowmodbus+0xd44>
		} else if (registerFrame[1].U16 == 0b00001) { //Set Pick
 8003bee:	4b95      	ldr	r3, [pc, #596]	; (8003e44 <flowmodbus+0x2b4>)
 8003bf0:	885b      	ldrh	r3, [r3, #2]
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d110      	bne.n	8003c18 <flowmodbus+0x88>
			registerFrame[1].U16 = 0; // 0x01 base system reset place tray
 8003bf6:	4b93      	ldr	r3, [pc, #588]	; (8003e44 <flowmodbus+0x2b4>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 1; // 0x10 y-axis Set Pick
 8003bfc:	4b91      	ldr	r3, [pc, #580]	; (8003e44 <flowmodbus+0x2b4>)
 8003bfe:	2201      	movs	r2, #1
 8003c00:	841a      	strh	r2, [r3, #32]
			Joystick_Control = 1;
 8003c02:	4b91      	ldr	r3, [pc, #580]	; (8003e48 <flowmodbus+0x2b8>)
 8003c04:	2201      	movs	r2, #1
 8003c06:	601a      	str	r2, [r3, #0]
			choice = 1;
 8003c08:	4b90      	ldr	r3, [pc, #576]	; (8003e4c <flowmodbus+0x2bc>)
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	601a      	str	r2, [r3, #0]
			Mobus = Jogging_Pick;
 8003c0e:	4b8c      	ldr	r3, [pc, #560]	; (8003e40 <flowmodbus+0x2b0>)
 8003c10:	2202      	movs	r2, #2
 8003c12:	701a      	strb	r2, [r3, #0]
		break;
 8003c14:	f000 be5e 	b.w	80048d4 <flowmodbus+0xd44>
		} else if (registerFrame[1].U16 == 0b10000) { // Run point Mode
 8003c18:	4b8a      	ldr	r3, [pc, #552]	; (8003e44 <flowmodbus+0x2b4>)
 8003c1a:	885b      	ldrh	r3, [r3, #2]
 8003c1c:	2b10      	cmp	r3, #16
 8003c1e:	d16e      	bne.n	8003cfe <flowmodbus+0x16e>
			registerFrame[1].U16 = 0; // base system run point mode reset
 8003c20:	4b88      	ldr	r3, [pc, #544]	; (8003e44 <flowmodbus+0x2b4>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 32; // y-axis moving status go point x
 8003c26:	4b87      	ldr	r3, [pc, #540]	; (8003e44 <flowmodbus+0x2b4>)
 8003c28:	2220      	movs	r2, #32
 8003c2a:	841a      	strh	r2, [r3, #32]
			Joystick_Control = 0;
 8003c2c:	4b86      	ldr	r3, [pc, #536]	; (8003e48 <flowmodbus+0x2b8>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	601a      	str	r2, [r3, #0]
			indexposition = 0;
 8003c32:	4b87      	ldr	r3, [pc, #540]	; (8003e50 <flowmodbus+0x2c0>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	601a      	str	r2, [r3, #0]
			if (registerFrame[49].U16 > 60000)
 8003c38:	4b82      	ldr	r3, [pc, #520]	; (8003e44 <flowmodbus+0x2b4>)
 8003c3a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8003c3e:	f64e 2260 	movw	r2, #60000	; 0xea60
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d91c      	bls.n	8003c80 <flowmodbus+0xf0>
				posy_point = -((UINT16_MAX - registerFrame[49].U16) / 10.0);
 8003c46:	4b7f      	ldr	r3, [pc, #508]	; (8003e44 <flowmodbus+0x2b4>)
 8003c48:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8003c4c:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003c50:	33ff      	adds	r3, #255	; 0xff
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7fc fc12 	bl	800047c <__aeabi_i2d>
 8003c58:	f04f 0200 	mov.w	r2, #0
 8003c5c:	4b7d      	ldr	r3, [pc, #500]	; (8003e54 <flowmodbus+0x2c4>)
 8003c5e:	f7fc fda1 	bl	80007a4 <__aeabi_ddiv>
 8003c62:	4602      	mov	r2, r0
 8003c64:	460b      	mov	r3, r1
 8003c66:	4610      	mov	r0, r2
 8003c68:	4619      	mov	r1, r3
 8003c6a:	f7fc ff49 	bl	8000b00 <__aeabi_d2f>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	ee07 3a90 	vmov	s15, r3
 8003c74:	eef1 7a67 	vneg.f32	s15, s15
 8003c78:	4b77      	ldr	r3, [pc, #476]	; (8003e58 <flowmodbus+0x2c8>)
 8003c7a:	edc3 7a00 	vstr	s15, [r3]
 8003c7e:	e01a      	b.n	8003cb6 <flowmodbus+0x126>
			else if (registerFrame[49].U16 <= 3500) {
 8003c80:	4b70      	ldr	r3, [pc, #448]	; (8003e44 <flowmodbus+0x2b4>)
 8003c82:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8003c86:	f640 52ac 	movw	r2, #3500	; 0xdac
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d813      	bhi.n	8003cb6 <flowmodbus+0x126>
				posy_point = (registerFrame[49].U16 / 10.0);
 8003c8e:	4b6d      	ldr	r3, [pc, #436]	; (8003e44 <flowmodbus+0x2b4>)
 8003c90:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7fc fbf1 	bl	800047c <__aeabi_i2d>
 8003c9a:	f04f 0200 	mov.w	r2, #0
 8003c9e:	4b6d      	ldr	r3, [pc, #436]	; (8003e54 <flowmodbus+0x2c4>)
 8003ca0:	f7fc fd80 	bl	80007a4 <__aeabi_ddiv>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	460b      	mov	r3, r1
 8003ca8:	4610      	mov	r0, r2
 8003caa:	4619      	mov	r1, r3
 8003cac:	f7fc ff28 	bl	8000b00 <__aeabi_d2f>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	4a69      	ldr	r2, [pc, #420]	; (8003e58 <flowmodbus+0x2c8>)
 8003cb4:	6013      	str	r3, [r2, #0]
			start_p = ReadDegree;
 8003cb6:	4b69      	ldr	r3, [pc, #420]	; (8003e5c <flowmodbus+0x2cc>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a69      	ldr	r2, [pc, #420]	; (8003e60 <flowmodbus+0x2d0>)
 8003cbc:	6013      	str	r3, [r2, #0]
			stop_p = posy_point+350;
 8003cbe:	4b66      	ldr	r3, [pc, #408]	; (8003e58 <flowmodbus+0x2c8>)
 8003cc0:	edd3 7a00 	vldr	s15, [r3]
 8003cc4:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8003e64 <flowmodbus+0x2d4>
 8003cc8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ccc:	4b66      	ldr	r3, [pc, #408]	; (8003e68 <flowmodbus+0x2d8>)
 8003cce:	edc3 7a00 	vstr	s15, [r3]
			start_v = 0; // qk
 8003cd2:	4b66      	ldr	r3, [pc, #408]	; (8003e6c <flowmodbus+0x2dc>)
 8003cd4:	f04f 0200 	mov.w	r2, #0
 8003cd8:	601a      	str	r2, [r3, #0]
			stop_v = 0; // q_dotk+1
 8003cda:	4b65      	ldr	r3, [pc, #404]	; (8003e70 <flowmodbus+0x2e0>)
 8003cdc:	f04f 0200 	mov.w	r2, #0
 8003ce0:	601a      	str	r2, [r3, #0]
			timecycle = 1.5;
 8003ce2:	4b64      	ldr	r3, [pc, #400]	; (8003e74 <flowmodbus+0x2e4>)
 8003ce4:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8003ce8:	601a      	str	r2, [r3, #0]
			main_Qubic();
 8003cea:	f000 ffd5 	bl	8004c98 <main_Qubic>
			path = 1;
 8003cee:	4b62      	ldr	r3, [pc, #392]	; (8003e78 <flowmodbus+0x2e8>)
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]
			Mobus = Run_PointMode;
 8003cf4:	4b52      	ldr	r3, [pc, #328]	; (8003e40 <flowmodbus+0x2b0>)
 8003cf6:	2204      	movs	r2, #4
 8003cf8:	701a      	strb	r2, [r3, #0]
		break;
 8003cfa:	f000 bdeb 	b.w	80048d4 <flowmodbus+0xd44>
		} else if (registerFrame[1].U16 == 0b00100) { // Set Home
 8003cfe:	4b51      	ldr	r3, [pc, #324]	; (8003e44 <flowmodbus+0x2b4>)
 8003d00:	885b      	ldrh	r3, [r3, #2]
 8003d02:	2b04      	cmp	r3, #4
 8003d04:	d110      	bne.n	8003d28 <flowmodbus+0x198>
			registerFrame[1].U16 = 0;
 8003d06:	4b4f      	ldr	r3, [pc, #316]	; (8003e44 <flowmodbus+0x2b4>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	805a      	strh	r2, [r3, #2]
			homeflag = 0;
 8003d0c:	4b5b      	ldr	r3, [pc, #364]	; (8003e7c <flowmodbus+0x2ec>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	601a      	str	r2, [r3, #0]
			path = 0;
 8003d12:	4b59      	ldr	r3, [pc, #356]	; (8003e78 <flowmodbus+0x2e8>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]
			indexposition = 0;
 8003d18:	4b4d      	ldr	r3, [pc, #308]	; (8003e50 <flowmodbus+0x2c0>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	601a      	str	r2, [r3, #0]
			Mobus = Home;
 8003d1e:	4b48      	ldr	r3, [pc, #288]	; (8003e40 <flowmodbus+0x2b0>)
 8003d20:	2203      	movs	r2, #3
 8003d22:	701a      	strb	r2, [r3, #0]
		break;
 8003d24:	f000 bdd6 	b.w	80048d4 <flowmodbus+0xd44>
		} else if (registerFrame[1].U16 == 0b01000) {
 8003d28:	4b46      	ldr	r3, [pc, #280]	; (8003e44 <flowmodbus+0x2b4>)
 8003d2a:	885b      	ldrh	r3, [r3, #2]
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	f040 85d1 	bne.w	80048d4 <flowmodbus+0xd44>
			choice = 2;
 8003d32:	4b46      	ldr	r3, [pc, #280]	; (8003e4c <flowmodbus+0x2bc>)
 8003d34:	2202      	movs	r2, #2
 8003d36:	601a      	str	r2, [r3, #0]
			plustray = -1;
 8003d38:	4b51      	ldr	r3, [pc, #324]	; (8003e80 <flowmodbus+0x2f0>)
 8003d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d3e:	601a      	str	r2, [r3, #0]
			CaseTray = 0;
 8003d40:	4b50      	ldr	r3, [pc, #320]	; (8003e84 <flowmodbus+0x2f4>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	601a      	str	r2, [r3, #0]
			registerFrame[1].U16 = 0;
 8003d46:	4b3f      	ldr	r3, [pc, #252]	; (8003e44 <flowmodbus+0x2b4>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	805a      	strh	r2, [r3, #2]
			k = 0;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	60fb      	str	r3, [r7, #12]
			b = 0;
 8003d50:	2300      	movs	r3, #0
 8003d52:	60bb      	str	r3, [r7, #8]
			for (i = 0; i < 9; i++) {
 8003d54:	2300      	movs	r3, #0
 8003d56:	617b      	str	r3, [r7, #20]
 8003d58:	e022      	b.n	8003da0 <flowmodbus+0x210>
				point_y[k++] = transformedPoints[i][1];
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	1c53      	adds	r3, r2, #1
 8003d5e:	60fb      	str	r3, [r7, #12]
 8003d60:	4849      	ldr	r0, [pc, #292]	; (8003e88 <flowmodbus+0x2f8>)
 8003d62:	6979      	ldr	r1, [r7, #20]
 8003d64:	460b      	mov	r3, r1
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	440b      	add	r3, r1
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4403      	add	r3, r0
 8003d6e:	3304      	adds	r3, #4
 8003d70:	6819      	ldr	r1, [r3, #0]
 8003d72:	4846      	ldr	r0, [pc, #280]	; (8003e8c <flowmodbus+0x2fc>)
 8003d74:	0093      	lsls	r3, r2, #2
 8003d76:	4403      	add	r3, r0
 8003d78:	6019      	str	r1, [r3, #0]
				point_y[k++] = transformedPoints2[i][1];
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	1c53      	adds	r3, r2, #1
 8003d7e:	60fb      	str	r3, [r7, #12]
 8003d80:	4843      	ldr	r0, [pc, #268]	; (8003e90 <flowmodbus+0x300>)
 8003d82:	6979      	ldr	r1, [r7, #20]
 8003d84:	460b      	mov	r3, r1
 8003d86:	005b      	lsls	r3, r3, #1
 8003d88:	440b      	add	r3, r1
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	4403      	add	r3, r0
 8003d8e:	3304      	adds	r3, #4
 8003d90:	6819      	ldr	r1, [r3, #0]
 8003d92:	483e      	ldr	r0, [pc, #248]	; (8003e8c <flowmodbus+0x2fc>)
 8003d94:	0093      	lsls	r3, r2, #2
 8003d96:	4403      	add	r3, r0
 8003d98:	6019      	str	r1, [r3, #0]
			for (i = 0; i < 9; i++) {
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	3301      	adds	r3, #1
 8003d9e:	617b      	str	r3, [r7, #20]
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	2b08      	cmp	r3, #8
 8003da4:	ddd9      	ble.n	8003d5a <flowmodbus+0x1ca>
			for (j = 0; j < 9; j++) {
 8003da6:	2300      	movs	r3, #0
 8003da8:	613b      	str	r3, [r7, #16]
 8003daa:	e020      	b.n	8003dee <flowmodbus+0x25e>
				point_x[b++] = transformedPoints[j][0];
 8003dac:	68ba      	ldr	r2, [r7, #8]
 8003dae:	1c53      	adds	r3, r2, #1
 8003db0:	60bb      	str	r3, [r7, #8]
 8003db2:	4835      	ldr	r0, [pc, #212]	; (8003e88 <flowmodbus+0x2f8>)
 8003db4:	6939      	ldr	r1, [r7, #16]
 8003db6:	460b      	mov	r3, r1
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	440b      	add	r3, r1
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	4403      	add	r3, r0
 8003dc0:	6819      	ldr	r1, [r3, #0]
 8003dc2:	4834      	ldr	r0, [pc, #208]	; (8003e94 <flowmodbus+0x304>)
 8003dc4:	0093      	lsls	r3, r2, #2
 8003dc6:	4403      	add	r3, r0
 8003dc8:	6019      	str	r1, [r3, #0]
				point_x[b++] = transformedPoints2[j][0];
 8003dca:	68ba      	ldr	r2, [r7, #8]
 8003dcc:	1c53      	adds	r3, r2, #1
 8003dce:	60bb      	str	r3, [r7, #8]
 8003dd0:	482f      	ldr	r0, [pc, #188]	; (8003e90 <flowmodbus+0x300>)
 8003dd2:	6939      	ldr	r1, [r7, #16]
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	005b      	lsls	r3, r3, #1
 8003dd8:	440b      	add	r3, r1
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	4403      	add	r3, r0
 8003dde:	6819      	ldr	r1, [r3, #0]
 8003de0:	482c      	ldr	r0, [pc, #176]	; (8003e94 <flowmodbus+0x304>)
 8003de2:	0093      	lsls	r3, r2, #2
 8003de4:	4403      	add	r3, r0
 8003de6:	6019      	str	r1, [r3, #0]
			for (j = 0; j < 9; j++) {
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	3301      	adds	r3, #1
 8003dec:	613b      	str	r3, [r7, #16]
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	dddb      	ble.n	8003dac <flowmodbus+0x21c>
			Mobus = Run_TrayMode;
 8003df4:	4b12      	ldr	r3, [pc, #72]	; (8003e40 <flowmodbus+0x2b0>)
 8003df6:	2205      	movs	r2, #5
 8003df8:	701a      	strb	r2, [r3, #0]
		break;
 8003dfa:	f000 bd6b 	b.w	80048d4 <flowmodbus+0xd44>
	case Jogging_Place:
		//y-axis jogging
		if (Joystick_AND_Sensor[1] >= 3150) {
 8003dfe:	4b26      	ldr	r3, [pc, #152]	; (8003e98 <flowmodbus+0x308>)
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f640 424d 	movw	r2, #3149	; 0xc4d
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d90a      	bls.n	8003e20 <flowmodbus+0x290>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, JoystickSpeed);
 8003e0a:	4b24      	ldr	r3, [pc, #144]	; (8003e9c <flowmodbus+0x30c>)
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	4b24      	ldr	r3, [pc, #144]	; (8003ea0 <flowmodbus+0x310>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8003e14:	2200      	movs	r2, #0
 8003e16:	2180      	movs	r1, #128	; 0x80
 8003e18:	4822      	ldr	r0, [pc, #136]	; (8003ea4 <flowmodbus+0x314>)
 8003e1a:	f002 fe9d 	bl	8006b58 <HAL_GPIO_WritePin>
 8003e1e:	e04c      	b.n	8003eba <flowmodbus+0x32a>
		} else if (Joystick_AND_Sensor[1] <= 100) {
 8003e20:	4b1d      	ldr	r3, [pc, #116]	; (8003e98 <flowmodbus+0x308>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	2b64      	cmp	r3, #100	; 0x64
 8003e26:	d83f      	bhi.n	8003ea8 <flowmodbus+0x318>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, JoystickSpeed);
 8003e28:	4b1c      	ldr	r3, [pc, #112]	; (8003e9c <flowmodbus+0x30c>)
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	4b1c      	ldr	r3, [pc, #112]	; (8003ea0 <flowmodbus+0x310>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8003e32:	2201      	movs	r2, #1
 8003e34:	2180      	movs	r1, #128	; 0x80
 8003e36:	481b      	ldr	r0, [pc, #108]	; (8003ea4 <flowmodbus+0x314>)
 8003e38:	f002 fe8e 	bl	8006b58 <HAL_GPIO_WritePin>
 8003e3c:	e03d      	b.n	8003eba <flowmodbus+0x32a>
 8003e3e:	bf00      	nop
 8003e40:	20000d40 	.word	0x20000d40
 8003e44:	2000121c 	.word	0x2000121c
 8003e48:	2000037c 	.word	0x2000037c
 8003e4c:	200009c0 	.word	0x200009c0
 8003e50:	2000131c 	.word	0x2000131c
 8003e54:	40240000 	.word	0x40240000
 8003e58:	20000998 	.word	0x20000998
 8003e5c:	20001348 	.word	0x20001348
 8003e60:	200009c8 	.word	0x200009c8
 8003e64:	43af0000 	.word	0x43af0000
 8003e68:	200009cc 	.word	0x200009cc
 8003e6c:	200009d0 	.word	0x200009d0
 8003e70:	200009d4 	.word	0x200009d4
 8003e74:	200009d8 	.word	0x200009d8
 8003e78:	200012b4 	.word	0x200012b4
 8003e7c:	20000994 	.word	0x20000994
 8003e80:	20000200 	.word	0x20000200
 8003e84:	200009b0 	.word	0x200009b0
 8003e88:	20000b04 	.word	0x20000b04
 8003e8c:	2000024c 	.word	0x2000024c
 8003e90:	20000cb8 	.word	0x20000cb8
 8003e94:	20000204 	.word	0x20000204
 8003e98:	200012c4 	.word	0x200012c4
 8003e9c:	20000380 	.word	0x20000380
 8003ea0:	200006a4 	.word	0x200006a4
 8003ea4:	40020000 	.word	0x40020000
		} else {
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8003ea8:	4baf      	ldr	r3, [pc, #700]	; (8004168 <flowmodbus+0x5d8>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2200      	movs	r2, #0
 8003eae:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	2180      	movs	r1, #128	; 0x80
 8003eb4:	48ad      	ldr	r0, [pc, #692]	; (800416c <flowmodbus+0x5dc>)
 8003eb6:	f002 fe4f 	bl	8006b58 <HAL_GPIO_WritePin>
		}
		//x-axis jogging
		if (Joystick_AND_Sensor[0] >= 3150) {
 8003eba:	4bad      	ldr	r3, [pc, #692]	; (8004170 <flowmodbus+0x5e0>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f640 424d 	movw	r2, #3149	; 0xc4d
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d904      	bls.n	8003ed0 <flowmodbus+0x340>
			registerFrame[64].U16 = 8;
 8003ec6:	4bab      	ldr	r3, [pc, #684]	; (8004174 <flowmodbus+0x5e4>)
 8003ec8:	2208      	movs	r2, #8
 8003eca:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8003ece:	e00c      	b.n	8003eea <flowmodbus+0x35a>
		} else if (Joystick_AND_Sensor[0] <= 100) {
 8003ed0:	4ba7      	ldr	r3, [pc, #668]	; (8004170 <flowmodbus+0x5e0>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2b64      	cmp	r3, #100	; 0x64
 8003ed6:	d804      	bhi.n	8003ee2 <flowmodbus+0x352>
			registerFrame[64].U16 = 4;
 8003ed8:	4ba6      	ldr	r3, [pc, #664]	; (8004174 <flowmodbus+0x5e4>)
 8003eda:	2204      	movs	r2, #4
 8003edc:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8003ee0:	e003      	b.n	8003eea <flowmodbus+0x35a>
		} else {
			registerFrame[64].U16 = 0;
 8003ee2:	4ba4      	ldr	r3, [pc, #656]	; (8004174 <flowmodbus+0x5e4>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		}

		// Set position
		buttonState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 8003eea:	2120      	movs	r1, #32
 8003eec:	48a2      	ldr	r0, [pc, #648]	; (8004178 <flowmodbus+0x5e8>)
 8003eee:	f002 fe1b 	bl	8006b28 <HAL_GPIO_ReadPin>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	4ba1      	ldr	r3, [pc, #644]	; (800417c <flowmodbus+0x5ec>)
 8003ef8:	701a      	strb	r2, [r3, #0]
		if (buttonState != lastButtonState) {
 8003efa:	4ba0      	ldr	r3, [pc, #640]	; (800417c <flowmodbus+0x5ec>)
 8003efc:	781a      	ldrb	r2, [r3, #0]
 8003efe:	4ba0      	ldr	r3, [pc, #640]	; (8004180 <flowmodbus+0x5f0>)
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	f000 80e9 	beq.w	80040da <flowmodbus+0x54a>
			// Button press is valid, perform desired action
			if (CheckTray == 0) {
 8003f08:	4b9e      	ldr	r3, [pc, #632]	; (8004184 <flowmodbus+0x5f4>)
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d159      	bne.n	8003fc4 <flowmodbus+0x434>
				if (registerFrame[68].U16 > 60000) {
 8003f10:	4b98      	ldr	r3, [pc, #608]	; (8004174 <flowmodbus+0x5e4>)
 8003f12:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003f16:	f64e 2260 	movw	r2, #60000	; 0xea60
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d914      	bls.n	8003f48 <flowmodbus+0x3b8>
					posx = registerFrame[68].U16 - UINT16_MAX - 1;
 8003f1e:	4b95      	ldr	r3, [pc, #596]	; (8004174 <flowmodbus+0x5e4>)
 8003f20:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003f24:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8003f28:	4a97      	ldr	r2, [pc, #604]	; (8004188 <flowmodbus+0x5f8>)
 8003f2a:	6013      	str	r3, [r2, #0]
					bottom_left_jog2[0] = (float) (posx) / 10;
 8003f2c:	4b96      	ldr	r3, [pc, #600]	; (8004188 <flowmodbus+0x5f8>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	ee07 3a90 	vmov	s15, r3
 8003f34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f38:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003f3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f40:	4b92      	ldr	r3, [pc, #584]	; (800418c <flowmodbus+0x5fc>)
 8003f42:	edc3 7a00 	vstr	s15, [r3]
 8003f46:	e012      	b.n	8003f6e <flowmodbus+0x3de>
				} else {
					posx = registerFrame[68].U16;
 8003f48:	4b8a      	ldr	r3, [pc, #552]	; (8004174 <flowmodbus+0x5e4>)
 8003f4a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003f4e:	461a      	mov	r2, r3
 8003f50:	4b8d      	ldr	r3, [pc, #564]	; (8004188 <flowmodbus+0x5f8>)
 8003f52:	601a      	str	r2, [r3, #0]
					bottom_left_jog2[0] = (float) (posx) / 10;
 8003f54:	4b8c      	ldr	r3, [pc, #560]	; (8004188 <flowmodbus+0x5f8>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	ee07 3a90 	vmov	s15, r3
 8003f5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f60:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003f64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f68:	4b88      	ldr	r3, [pc, #544]	; (800418c <flowmodbus+0x5fc>)
 8003f6a:	edc3 7a00 	vstr	s15, [r3]
				} // Calculate Point x-axis
				bottom_left_jog2[1] = (float) (ReadDegree - 350); // Calulate Point y-axis
 8003f6e:	4b88      	ldr	r3, [pc, #544]	; (8004190 <flowmodbus+0x600>)
 8003f70:	edd3 7a00 	vldr	s15, [r3]
 8003f74:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8004194 <flowmodbus+0x604>
 8003f78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f7c:	4b83      	ldr	r3, [pc, #524]	; (800418c <flowmodbus+0x5fc>)
 8003f7e:	edc3 7a01 	vstr	s15, [r3, #4]
				registerFrame[35].U16 = (int) posx; // Place Tray Origin x
 8003f82:	4b81      	ldr	r3, [pc, #516]	; (8004188 <flowmodbus+0x5f8>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	b29a      	uxth	r2, r3
 8003f88:	4b7a      	ldr	r3, [pc, #488]	; (8004174 <flowmodbus+0x5e4>)
 8003f8a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
				registerFrame[36].U16 = (int) (ReadDegree - 350) * 10; // Place Tray Origin y
 8003f8e:	4b80      	ldr	r3, [pc, #512]	; (8004190 <flowmodbus+0x600>)
 8003f90:	edd3 7a00 	vldr	s15, [r3]
 8003f94:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8004194 <flowmodbus+0x604>
 8003f98:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fa0:	ee17 3a90 	vmov	r3, s15
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	0092      	lsls	r2, r2, #2
 8003faa:	4413      	add	r3, r2
 8003fac:	005b      	lsls	r3, r3, #1
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	4b70      	ldr	r3, [pc, #448]	; (8004174 <flowmodbus+0x5e4>)
 8003fb2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
				CheckTray++;
 8003fb6:	4b73      	ldr	r3, [pc, #460]	; (8004184 <flowmodbus+0x5f4>)
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	3301      	adds	r3, #1
 8003fbc:	b2da      	uxtb	r2, r3
 8003fbe:	4b71      	ldr	r3, [pc, #452]	; (8004184 <flowmodbus+0x5f4>)
 8003fc0:	701a      	strb	r2, [r3, #0]
 8003fc2:	e08a      	b.n	80040da <flowmodbus+0x54a>
			} else if (CheckTray == 1) {
 8003fc4:	4b6f      	ldr	r3, [pc, #444]	; (8004184 <flowmodbus+0x5f4>)
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d152      	bne.n	8004072 <flowmodbus+0x4e2>
				if (registerFrame[68].U16 > 60000) {
 8003fcc:	4b69      	ldr	r3, [pc, #420]	; (8004174 <flowmodbus+0x5e4>)
 8003fce:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003fd2:	f64e 2260 	movw	r2, #60000	; 0xea60
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d914      	bls.n	8004004 <flowmodbus+0x474>
					posx = registerFrame[68].U16 - UINT16_MAX - 1;
 8003fda:	4b66      	ldr	r3, [pc, #408]	; (8004174 <flowmodbus+0x5e4>)
 8003fdc:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003fe0:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8003fe4:	4a68      	ldr	r2, [pc, #416]	; (8004188 <flowmodbus+0x5f8>)
 8003fe6:	6013      	str	r3, [r2, #0]
					bottom_right_jog2[0] = (float) (posx) / 10;
 8003fe8:	4b67      	ldr	r3, [pc, #412]	; (8004188 <flowmodbus+0x5f8>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	ee07 3a90 	vmov	s15, r3
 8003ff0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ff4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003ff8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ffc:	4b66      	ldr	r3, [pc, #408]	; (8004198 <flowmodbus+0x608>)
 8003ffe:	edc3 7a00 	vstr	s15, [r3]
 8004002:	e012      	b.n	800402a <flowmodbus+0x49a>
				} else {
					posx = registerFrame[68].U16;
 8004004:	4b5b      	ldr	r3, [pc, #364]	; (8004174 <flowmodbus+0x5e4>)
 8004006:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800400a:	461a      	mov	r2, r3
 800400c:	4b5e      	ldr	r3, [pc, #376]	; (8004188 <flowmodbus+0x5f8>)
 800400e:	601a      	str	r2, [r3, #0]
					bottom_right_jog2[0] = (float) (posx) / 10;
 8004010:	4b5d      	ldr	r3, [pc, #372]	; (8004188 <flowmodbus+0x5f8>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	ee07 3a90 	vmov	s15, r3
 8004018:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800401c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004020:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004024:	4b5c      	ldr	r3, [pc, #368]	; (8004198 <flowmodbus+0x608>)
 8004026:	edc3 7a00 	vstr	s15, [r3]
				}
				posx = registerFrame[68].U16;
 800402a:	4b52      	ldr	r3, [pc, #328]	; (8004174 <flowmodbus+0x5e4>)
 800402c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8004030:	461a      	mov	r2, r3
 8004032:	4b55      	ldr	r3, [pc, #340]	; (8004188 <flowmodbus+0x5f8>)
 8004034:	601a      	str	r2, [r3, #0]
				bottom_right_jog2[0] = (float) (posx) / 10;
 8004036:	4b54      	ldr	r3, [pc, #336]	; (8004188 <flowmodbus+0x5f8>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	ee07 3a90 	vmov	s15, r3
 800403e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004042:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004046:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800404a:	4b53      	ldr	r3, [pc, #332]	; (8004198 <flowmodbus+0x608>)
 800404c:	edc3 7a00 	vstr	s15, [r3]
				bottom_right_jog2[1] = (float) (ReadDegree - 350); // Calculate Point y-axis
 8004050:	4b4f      	ldr	r3, [pc, #316]	; (8004190 <flowmodbus+0x600>)
 8004052:	edd3 7a00 	vldr	s15, [r3]
 8004056:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8004194 <flowmodbus+0x604>
 800405a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800405e:	4b4e      	ldr	r3, [pc, #312]	; (8004198 <flowmodbus+0x608>)
 8004060:	edc3 7a01 	vstr	s15, [r3, #4]
				CheckTray++;
 8004064:	4b47      	ldr	r3, [pc, #284]	; (8004184 <flowmodbus+0x5f4>)
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	3301      	adds	r3, #1
 800406a:	b2da      	uxtb	r2, r3
 800406c:	4b45      	ldr	r3, [pc, #276]	; (8004184 <flowmodbus+0x5f4>)
 800406e:	701a      	strb	r2, [r3, #0]
 8004070:	e033      	b.n	80040da <flowmodbus+0x54a>
			} else if (CheckTray == 2) {
 8004072:	4b44      	ldr	r3, [pc, #272]	; (8004184 <flowmodbus+0x5f4>)
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	2b02      	cmp	r3, #2
 8004078:	d12f      	bne.n	80040da <flowmodbus+0x54a>
				transformRectangleAndPointsPlace();
 800407a:	f7ff faa1 	bl	80035c0 <transformRectangleAndPointsPlace>
				orenationtray = abs((theta2) * 57.2958 * 100);
 800407e:	4b47      	ldr	r3, [pc, #284]	; (800419c <flowmodbus+0x60c>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4618      	mov	r0, r3
 8004084:	f7fc fa0c 	bl	80004a0 <__aeabi_f2d>
 8004088:	a335      	add	r3, pc, #212	; (adr r3, 8004160 <flowmodbus+0x5d0>)
 800408a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800408e:	f7fc fa5f 	bl	8000550 <__aeabi_dmul>
 8004092:	4602      	mov	r2, r0
 8004094:	460b      	mov	r3, r1
 8004096:	4610      	mov	r0, r2
 8004098:	4619      	mov	r1, r3
 800409a:	f04f 0200 	mov.w	r2, #0
 800409e:	4b40      	ldr	r3, [pc, #256]	; (80041a0 <flowmodbus+0x610>)
 80040a0:	f7fc fa56 	bl	8000550 <__aeabi_dmul>
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	4610      	mov	r0, r2
 80040aa:	4619      	mov	r1, r3
 80040ac:	f7fc fd00 	bl	8000ab0 <__aeabi_d2iz>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	bfb8      	it	lt
 80040b6:	425b      	neglt	r3, r3
 80040b8:	4a3a      	ldr	r2, [pc, #232]	; (80041a4 <flowmodbus+0x614>)
 80040ba:	6013      	str	r3, [r2, #0]
				registerFrame[37].U16 = orenationtray;
 80040bc:	4b39      	ldr	r3, [pc, #228]	; (80041a4 <flowmodbus+0x614>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	b29a      	uxth	r2, r3
 80040c2:	4b2c      	ldr	r3, [pc, #176]	; (8004174 <flowmodbus+0x5e4>)
 80040c4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
				registerFrame[16].U16 = 0; //0x10 y-status jogging fisnish reset to 0
 80040c8:	4b2a      	ldr	r3, [pc, #168]	; (8004174 <flowmodbus+0x5e4>)
 80040ca:	2200      	movs	r2, #0
 80040cc:	841a      	strh	r2, [r3, #32]
				CheckTray = 0;
 80040ce:	4b2d      	ldr	r3, [pc, #180]	; (8004184 <flowmodbus+0x5f4>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	701a      	strb	r2, [r3, #0]
				Mobus = Initial;
 80040d4:	4b34      	ldr	r3, [pc, #208]	; (80041a8 <flowmodbus+0x618>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	701a      	strb	r2, [r3, #0]
			}
		}

		// Update the previous state
		lastButtonState = buttonState;
 80040da:	4b28      	ldr	r3, [pc, #160]	; (800417c <flowmodbus+0x5ec>)
 80040dc:	781a      	ldrb	r2, [r3, #0]
 80040de:	4b28      	ldr	r3, [pc, #160]	; (8004180 <flowmodbus+0x5f0>)
 80040e0:	701a      	strb	r2, [r3, #0]
		break;
 80040e2:	e3fe      	b.n	80048e2 <flowmodbus+0xd52>
	case Jogging_Pick:
		//y-axis jogging
		if (Joystick_AND_Sensor[1] >= 3150) {
 80040e4:	4b22      	ldr	r3, [pc, #136]	; (8004170 <flowmodbus+0x5e0>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f640 424d 	movw	r2, #3149	; 0xc4d
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d90a      	bls.n	8004106 <flowmodbus+0x576>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, JoystickSpeed);
 80040f0:	4b2e      	ldr	r3, [pc, #184]	; (80041ac <flowmodbus+0x61c>)
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	4b1c      	ldr	r3, [pc, #112]	; (8004168 <flowmodbus+0x5d8>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80040fa:	2200      	movs	r2, #0
 80040fc:	2180      	movs	r1, #128	; 0x80
 80040fe:	481b      	ldr	r0, [pc, #108]	; (800416c <flowmodbus+0x5dc>)
 8004100:	f002 fd2a 	bl	8006b58 <HAL_GPIO_WritePin>
 8004104:	e017      	b.n	8004136 <flowmodbus+0x5a6>
		} else if (Joystick_AND_Sensor[1] <= 100) {
 8004106:	4b1a      	ldr	r3, [pc, #104]	; (8004170 <flowmodbus+0x5e0>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	2b64      	cmp	r3, #100	; 0x64
 800410c:	d80a      	bhi.n	8004124 <flowmodbus+0x594>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, JoystickSpeed);
 800410e:	4b27      	ldr	r3, [pc, #156]	; (80041ac <flowmodbus+0x61c>)
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	4b15      	ldr	r3, [pc, #84]	; (8004168 <flowmodbus+0x5d8>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8004118:	2201      	movs	r2, #1
 800411a:	2180      	movs	r1, #128	; 0x80
 800411c:	4813      	ldr	r0, [pc, #76]	; (800416c <flowmodbus+0x5dc>)
 800411e:	f002 fd1b 	bl	8006b58 <HAL_GPIO_WritePin>
 8004122:	e008      	b.n	8004136 <flowmodbus+0x5a6>
		} else {
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8004124:	4b10      	ldr	r3, [pc, #64]	; (8004168 <flowmodbus+0x5d8>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2200      	movs	r2, #0
 800412a:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800412c:	2200      	movs	r2, #0
 800412e:	2180      	movs	r1, #128	; 0x80
 8004130:	480e      	ldr	r0, [pc, #56]	; (800416c <flowmodbus+0x5dc>)
 8004132:	f002 fd11 	bl	8006b58 <HAL_GPIO_WritePin>
		}
		//x-axis jogging
		if (Joystick_AND_Sensor[0] >= 3150) {
 8004136:	4b0e      	ldr	r3, [pc, #56]	; (8004170 <flowmodbus+0x5e0>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f640 424d 	movw	r2, #3149	; 0xc4d
 800413e:	4293      	cmp	r3, r2
 8004140:	d904      	bls.n	800414c <flowmodbus+0x5bc>
			registerFrame[64].U16 = 8;
 8004142:	4b0c      	ldr	r3, [pc, #48]	; (8004174 <flowmodbus+0x5e4>)
 8004144:	2208      	movs	r2, #8
 8004146:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 800414a:	e035      	b.n	80041b8 <flowmodbus+0x628>
		} else if (Joystick_AND_Sensor[0] <= 100) {
 800414c:	4b08      	ldr	r3, [pc, #32]	; (8004170 <flowmodbus+0x5e0>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2b64      	cmp	r3, #100	; 0x64
 8004152:	d82d      	bhi.n	80041b0 <flowmodbus+0x620>
			registerFrame[64].U16 = 4;
 8004154:	4b07      	ldr	r3, [pc, #28]	; (8004174 <flowmodbus+0x5e4>)
 8004156:	2204      	movs	r2, #4
 8004158:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 800415c:	e02c      	b.n	80041b8 <flowmodbus+0x628>
 800415e:	bf00      	nop
 8004160:	c63f1412 	.word	0xc63f1412
 8004164:	404ca5dc 	.word	0x404ca5dc
 8004168:	200006a4 	.word	0x200006a4
 800416c:	40020000 	.word	0x40020000
 8004170:	200012c4 	.word	0x200012c4
 8004174:	2000121c 	.word	0x2000121c
 8004178:	40020800 	.word	0x40020800
 800417c:	200009c7 	.word	0x200009c7
 8004180:	200009c6 	.word	0x200009c6
 8004184:	200012d4 	.word	0x200012d4
 8004188:	200009dc 	.word	0x200009dc
 800418c:	20000d30 	.word	0x20000d30
 8004190:	20001348 	.word	0x20001348
 8004194:	43af0000 	.word	0x43af0000
 8004198:	20000d38 	.word	0x20000d38
 800419c:	20000d28 	.word	0x20000d28
 80041a0:	40590000 	.word	0x40590000
 80041a4:	200009e0 	.word	0x200009e0
 80041a8:	20000d40 	.word	0x20000d40
 80041ac:	20000380 	.word	0x20000380
		} else {
			registerFrame[64].U16 = 0;
 80041b0:	4bab      	ldr	r3, [pc, #684]	; (8004460 <flowmodbus+0x8d0>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		}

		// Set position
		buttonState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 80041b8:	2120      	movs	r1, #32
 80041ba:	48aa      	ldr	r0, [pc, #680]	; (8004464 <flowmodbus+0x8d4>)
 80041bc:	f002 fcb4 	bl	8006b28 <HAL_GPIO_ReadPin>
 80041c0:	4603      	mov	r3, r0
 80041c2:	461a      	mov	r2, r3
 80041c4:	4ba8      	ldr	r3, [pc, #672]	; (8004468 <flowmodbus+0x8d8>)
 80041c6:	701a      	strb	r2, [r3, #0]
		if (buttonState != lastButtonState) {
 80041c8:	4ba7      	ldr	r3, [pc, #668]	; (8004468 <flowmodbus+0x8d8>)
 80041ca:	781a      	ldrb	r2, [r3, #0]
 80041cc:	4ba7      	ldr	r3, [pc, #668]	; (800446c <flowmodbus+0x8dc>)
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	f000 80d6 	beq.w	8004382 <flowmodbus+0x7f2>
			// Button press is valid, perform desired action
			if (CheckTray == 0) {
 80041d6:	4ba6      	ldr	r3, [pc, #664]	; (8004470 <flowmodbus+0x8e0>)
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d159      	bne.n	8004292 <flowmodbus+0x702>
				if (registerFrame[68].U16 > 60000) {
 80041de:	4ba0      	ldr	r3, [pc, #640]	; (8004460 <flowmodbus+0x8d0>)
 80041e0:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80041e4:	f64e 2260 	movw	r2, #60000	; 0xea60
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d914      	bls.n	8004216 <flowmodbus+0x686>
					posx = registerFrame[68].U16 - UINT16_MAX - 1;
 80041ec:	4b9c      	ldr	r3, [pc, #624]	; (8004460 <flowmodbus+0x8d0>)
 80041ee:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80041f2:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80041f6:	4a9f      	ldr	r2, [pc, #636]	; (8004474 <flowmodbus+0x8e4>)
 80041f8:	6013      	str	r3, [r2, #0]
					bottom_left_jog[0] = (float) (posx) / 10;
 80041fa:	4b9e      	ldr	r3, [pc, #632]	; (8004474 <flowmodbus+0x8e4>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	ee07 3a90 	vmov	s15, r3
 8004202:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004206:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800420a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800420e:	4b9a      	ldr	r3, [pc, #616]	; (8004478 <flowmodbus+0x8e8>)
 8004210:	edc3 7a00 	vstr	s15, [r3]
 8004214:	e012      	b.n	800423c <flowmodbus+0x6ac>
				} else {
					posx = registerFrame[68].U16;
 8004216:	4b92      	ldr	r3, [pc, #584]	; (8004460 <flowmodbus+0x8d0>)
 8004218:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800421c:	461a      	mov	r2, r3
 800421e:	4b95      	ldr	r3, [pc, #596]	; (8004474 <flowmodbus+0x8e4>)
 8004220:	601a      	str	r2, [r3, #0]
					bottom_left_jog[0] = (float) (posx) / 10;
 8004222:	4b94      	ldr	r3, [pc, #592]	; (8004474 <flowmodbus+0x8e4>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	ee07 3a90 	vmov	s15, r3
 800422a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800422e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004232:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004236:	4b90      	ldr	r3, [pc, #576]	; (8004478 <flowmodbus+0x8e8>)
 8004238:	edc3 7a00 	vstr	s15, [r3]
				}
				bottom_left_jog[1] = ((float) ReadDegree - 350); // Calulate Point y-axis
 800423c:	4b8f      	ldr	r3, [pc, #572]	; (800447c <flowmodbus+0x8ec>)
 800423e:	edd3 7a00 	vldr	s15, [r3]
 8004242:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8004480 <flowmodbus+0x8f0>
 8004246:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800424a:	4b8b      	ldr	r3, [pc, #556]	; (8004478 <flowmodbus+0x8e8>)
 800424c:	edc3 7a01 	vstr	s15, [r3, #4]
				registerFrame[32].U16 = (int) posx; // Place Tray Origin x
 8004250:	4b88      	ldr	r3, [pc, #544]	; (8004474 <flowmodbus+0x8e4>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	b29a      	uxth	r2, r3
 8004256:	4b82      	ldr	r3, [pc, #520]	; (8004460 <flowmodbus+0x8d0>)
 8004258:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
				registerFrame[33].U16 = (int) (ReadDegree - 350) * 10; // Place Tray Origin y
 800425c:	4b87      	ldr	r3, [pc, #540]	; (800447c <flowmodbus+0x8ec>)
 800425e:	edd3 7a00 	vldr	s15, [r3]
 8004262:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8004480 <flowmodbus+0x8f0>
 8004266:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800426a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800426e:	ee17 3a90 	vmov	r3, s15
 8004272:	b29b      	uxth	r3, r3
 8004274:	461a      	mov	r2, r3
 8004276:	0092      	lsls	r2, r2, #2
 8004278:	4413      	add	r3, r2
 800427a:	005b      	lsls	r3, r3, #1
 800427c:	b29a      	uxth	r2, r3
 800427e:	4b78      	ldr	r3, [pc, #480]	; (8004460 <flowmodbus+0x8d0>)
 8004280:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
				CheckTray++;
 8004284:	4b7a      	ldr	r3, [pc, #488]	; (8004470 <flowmodbus+0x8e0>)
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	3301      	adds	r3, #1
 800428a:	b2da      	uxtb	r2, r3
 800428c:	4b78      	ldr	r3, [pc, #480]	; (8004470 <flowmodbus+0x8e0>)
 800428e:	701a      	strb	r2, [r3, #0]
 8004290:	e077      	b.n	8004382 <flowmodbus+0x7f2>
			} else if (CheckTray == 1) {
 8004292:	4b77      	ldr	r3, [pc, #476]	; (8004470 <flowmodbus+0x8e0>)
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d13f      	bne.n	800431a <flowmodbus+0x78a>
				if (registerFrame[68].U16 > 60000) {
 800429a:	4b71      	ldr	r3, [pc, #452]	; (8004460 <flowmodbus+0x8d0>)
 800429c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80042a0:	f64e 2260 	movw	r2, #60000	; 0xea60
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d914      	bls.n	80042d2 <flowmodbus+0x742>
					posx = registerFrame[68].U16 - UINT16_MAX - 1;
 80042a8:	4b6d      	ldr	r3, [pc, #436]	; (8004460 <flowmodbus+0x8d0>)
 80042aa:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80042ae:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80042b2:	4a70      	ldr	r2, [pc, #448]	; (8004474 <flowmodbus+0x8e4>)
 80042b4:	6013      	str	r3, [r2, #0]
					bottom_right_jog[0] = (float) (posx) / 10;
 80042b6:	4b6f      	ldr	r3, [pc, #444]	; (8004474 <flowmodbus+0x8e4>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	ee07 3a90 	vmov	s15, r3
 80042be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80042c2:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80042c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80042ca:	4b6e      	ldr	r3, [pc, #440]	; (8004484 <flowmodbus+0x8f4>)
 80042cc:	edc3 7a00 	vstr	s15, [r3]
 80042d0:	e012      	b.n	80042f8 <flowmodbus+0x768>
				} else {
					posx = registerFrame[68].U16;
 80042d2:	4b63      	ldr	r3, [pc, #396]	; (8004460 <flowmodbus+0x8d0>)
 80042d4:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80042d8:	461a      	mov	r2, r3
 80042da:	4b66      	ldr	r3, [pc, #408]	; (8004474 <flowmodbus+0x8e4>)
 80042dc:	601a      	str	r2, [r3, #0]
					bottom_right_jog[0] = (float) (posx) / 10;
 80042de:	4b65      	ldr	r3, [pc, #404]	; (8004474 <flowmodbus+0x8e4>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	ee07 3a90 	vmov	s15, r3
 80042e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80042ea:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80042ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80042f2:	4b64      	ldr	r3, [pc, #400]	; (8004484 <flowmodbus+0x8f4>)
 80042f4:	edc3 7a00 	vstr	s15, [r3]
				}
				bottom_right_jog[1] = (float) (ReadDegree - (float) 350); // Calculate Point y-axis
 80042f8:	4b60      	ldr	r3, [pc, #384]	; (800447c <flowmodbus+0x8ec>)
 80042fa:	edd3 7a00 	vldr	s15, [r3]
 80042fe:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8004480 <flowmodbus+0x8f0>
 8004302:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004306:	4b5f      	ldr	r3, [pc, #380]	; (8004484 <flowmodbus+0x8f4>)
 8004308:	edc3 7a01 	vstr	s15, [r3, #4]
				CheckTray++;
 800430c:	4b58      	ldr	r3, [pc, #352]	; (8004470 <flowmodbus+0x8e0>)
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	3301      	adds	r3, #1
 8004312:	b2da      	uxtb	r2, r3
 8004314:	4b56      	ldr	r3, [pc, #344]	; (8004470 <flowmodbus+0x8e0>)
 8004316:	701a      	strb	r2, [r3, #0]
 8004318:	e033      	b.n	8004382 <flowmodbus+0x7f2>
			} else if (CheckTray == 2) {
 800431a:	4b55      	ldr	r3, [pc, #340]	; (8004470 <flowmodbus+0x8e0>)
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	2b02      	cmp	r3, #2
 8004320:	d12f      	bne.n	8004382 <flowmodbus+0x7f2>
				transformRectangleAndPointsPick();
 8004322:	f7fe fecd 	bl	80030c0 <transformRectangleAndPointsPick>
				orenationtray = abs((theta) * 57.2958 * 100);
 8004326:	4b58      	ldr	r3, [pc, #352]	; (8004488 <flowmodbus+0x8f8>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4618      	mov	r0, r3
 800432c:	f7fc f8b8 	bl	80004a0 <__aeabi_f2d>
 8004330:	a349      	add	r3, pc, #292	; (adr r3, 8004458 <flowmodbus+0x8c8>)
 8004332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004336:	f7fc f90b 	bl	8000550 <__aeabi_dmul>
 800433a:	4602      	mov	r2, r0
 800433c:	460b      	mov	r3, r1
 800433e:	4610      	mov	r0, r2
 8004340:	4619      	mov	r1, r3
 8004342:	f04f 0200 	mov.w	r2, #0
 8004346:	4b51      	ldr	r3, [pc, #324]	; (800448c <flowmodbus+0x8fc>)
 8004348:	f7fc f902 	bl	8000550 <__aeabi_dmul>
 800434c:	4602      	mov	r2, r0
 800434e:	460b      	mov	r3, r1
 8004350:	4610      	mov	r0, r2
 8004352:	4619      	mov	r1, r3
 8004354:	f7fc fbac 	bl	8000ab0 <__aeabi_d2iz>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	bfb8      	it	lt
 800435e:	425b      	neglt	r3, r3
 8004360:	4a4b      	ldr	r2, [pc, #300]	; (8004490 <flowmodbus+0x900>)
 8004362:	6013      	str	r3, [r2, #0]
				registerFrame[34].U16 = orenationtray;
 8004364:	4b4a      	ldr	r3, [pc, #296]	; (8004490 <flowmodbus+0x900>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	b29a      	uxth	r2, r3
 800436a:	4b3d      	ldr	r3, [pc, #244]	; (8004460 <flowmodbus+0x8d0>)
 800436c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
				registerFrame[16].U16 = 0; // 0x10 y-status jogging finish reset to 0
 8004370:	4b3b      	ldr	r3, [pc, #236]	; (8004460 <flowmodbus+0x8d0>)
 8004372:	2200      	movs	r2, #0
 8004374:	841a      	strh	r2, [r3, #32]
				CheckTray = 0;
 8004376:	4b3e      	ldr	r3, [pc, #248]	; (8004470 <flowmodbus+0x8e0>)
 8004378:	2200      	movs	r2, #0
 800437a:	701a      	strb	r2, [r3, #0]
				Mobus = Initial;
 800437c:	4b45      	ldr	r3, [pc, #276]	; (8004494 <flowmodbus+0x904>)
 800437e:	2200      	movs	r2, #0
 8004380:	701a      	strb	r2, [r3, #0]
			}
		}
		// Update the previous state
		lastButtonState = buttonState;
 8004382:	4b39      	ldr	r3, [pc, #228]	; (8004468 <flowmodbus+0x8d8>)
 8004384:	781a      	ldrb	r2, [r3, #0]
 8004386:	4b39      	ldr	r3, [pc, #228]	; (800446c <flowmodbus+0x8dc>)
 8004388:	701a      	strb	r2, [r3, #0]
		break;
 800438a:	e2aa      	b.n	80048e2 <flowmodbus+0xd52>
	case Home:
		// x axis
		registerFrame[64].U16 = 1; // 0x40 Moving Status x-axis - Home
 800438c:	4b34      	ldr	r3, [pc, #208]	; (8004460 <flowmodbus+0x8d0>)
 800438e:	2201      	movs	r2, #1
 8004390:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		home_yaxis();
 8004394:	f7ff fb94 	bl	8003ac0 <home_yaxis>
		// y axis
		break;
 8004398:	e2a3      	b.n	80048e2 <flowmodbus+0xd52>
	case Run_PointMode:
		// x axis
		registerFrame[65].U16 = registerFrame[48].U16; // position Tray pick/place
 800439a:	4b31      	ldr	r3, [pc, #196]	; (8004460 <flowmodbus+0x8d0>)
 800439c:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80043a0:	4b2f      	ldr	r3, [pc, #188]	; (8004460 <flowmodbus+0x8d0>)
 80043a2:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		registerFrame[66].U16 = 3000; // speed x-axis 300mm
 80043a6:	4b2e      	ldr	r3, [pc, #184]	; (8004460 <flowmodbus+0x8d0>)
 80043a8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80043ac:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		registerFrame[67].U16 = 1; // Acc time 1mms
 80043b0:	4b2b      	ldr	r3, [pc, #172]	; (8004460 <flowmodbus+0x8d0>)
 80043b2:	2201      	movs	r2, #1
 80043b4:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		registerFrame[64].U16 = 2; //0x40 Moving Status x-axis - run mode
 80043b8:	4b29      	ldr	r3, [pc, #164]	; (8004460 <flowmodbus+0x8d0>)
 80043ba:	2202      	movs	r2, #2
 80043bc:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		// y axis
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == 1){ // if Emergency Point mode on
 80043c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80043c4:	4834      	ldr	r0, [pc, #208]	; (8004498 <flowmodbus+0x908>)
 80043c6:	f002 fbaf 	bl	8006b28 <HAL_GPIO_ReadPin>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d113      	bne.n	80043f8 <flowmodbus+0x868>
			choice = 4;
 80043d0:	4b32      	ldr	r3, [pc, #200]	; (800449c <flowmodbus+0x90c>)
 80043d2:	2204      	movs	r2, #4
 80043d4:	601a      	str	r2, [r3, #0]
			I2C_all(&data_read);
 80043d6:	4832      	ldr	r0, [pc, #200]	; (80044a0 <flowmodbus+0x910>)
 80043d8:	f7fe fd6e 	bl	8002eb8 <I2C_all>
			path = 0;
 80043dc:	4b31      	ldr	r3, [pc, #196]	; (80044a4 <flowmodbus+0x914>)
 80043de:	2200      	movs	r2, #0
 80043e0:	601a      	str	r2, [r3, #0]
			s = 0;
 80043e2:	4b31      	ldr	r3, [pc, #196]	; (80044a8 <flowmodbus+0x918>)
 80043e4:	f04f 0200 	mov.w	r2, #0
 80043e8:	601a      	str	r2, [r3, #0]
			s2 = 0;
 80043ea:	4b30      	ldr	r3, [pc, #192]	; (80044ac <flowmodbus+0x91c>)
 80043ec:	f04f 0200 	mov.w	r2, #0
 80043f0:	601a      	str	r2, [r3, #0]
			Mobus = EM_Run_PointMode;
 80043f2:	4b28      	ldr	r3, [pc, #160]	; (8004494 <flowmodbus+0x904>)
 80043f4:	2206      	movs	r2, #6
 80043f6:	701a      	strb	r2, [r3, #0]
		}
		if(abs(error) < 0.2 && indexposition == (timecycle*100)){
 80043f8:	4b2d      	ldr	r3, [pc, #180]	; (80044b0 <flowmodbus+0x920>)
 80043fa:	edd3 7a00 	vldr	s15, [r3]
 80043fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004402:	ee17 3a90 	vmov	r3, s15
 8004406:	2b00      	cmp	r3, #0
 8004408:	f2c0 8266 	blt.w	80048d8 <flowmodbus+0xd48>
 800440c:	4b28      	ldr	r3, [pc, #160]	; (80044b0 <flowmodbus+0x920>)
 800440e:	edd3 7a00 	vldr	s15, [r3]
 8004412:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004416:	ee17 3a90 	vmov	r3, s15
 800441a:	2b00      	cmp	r3, #0
 800441c:	f300 825c 	bgt.w	80048d8 <flowmodbus+0xd48>
 8004420:	4b24      	ldr	r3, [pc, #144]	; (80044b4 <flowmodbus+0x924>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	ee07 3a90 	vmov	s15, r3
 8004428:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800442c:	4b22      	ldr	r3, [pc, #136]	; (80044b8 <flowmodbus+0x928>)
 800442e:	edd3 7a00 	vldr	s15, [r3]
 8004432:	eddf 6a22 	vldr	s13, [pc, #136]	; 80044bc <flowmodbus+0x92c>
 8004436:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800443a:	eeb4 7a67 	vcmp.f32	s14, s15
 800443e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004442:	f040 8249 	bne.w	80048d8 <flowmodbus+0xd48>
				Mobus = Initial;
 8004446:	4b13      	ldr	r3, [pc, #76]	; (8004494 <flowmodbus+0x904>)
 8004448:	2200      	movs	r2, #0
 800444a:	701a      	strb	r2, [r3, #0]
				registerFrame[16].U16 = 0;
 800444c:	4b04      	ldr	r3, [pc, #16]	; (8004460 <flowmodbus+0x8d0>)
 800444e:	2200      	movs	r2, #0
 8004450:	841a      	strh	r2, [r3, #32]
		}
		break;
 8004452:	e241      	b.n	80048d8 <flowmodbus+0xd48>
 8004454:	f3af 8000 	nop.w
 8004458:	c63f1412 	.word	0xc63f1412
 800445c:	404ca5dc 	.word	0x404ca5dc
 8004460:	2000121c 	.word	0x2000121c
 8004464:	40020800 	.word	0x40020800
 8004468:	200009c7 	.word	0x200009c7
 800446c:	200009c6 	.word	0x200009c6
 8004470:	200012d4 	.word	0x200012d4
 8004474:	200009dc 	.word	0x200009dc
 8004478:	20000b7c 	.word	0x20000b7c
 800447c:	20001348 	.word	0x20001348
 8004480:	43af0000 	.word	0x43af0000
 8004484:	20000b84 	.word	0x20000b84
 8004488:	20000b74 	.word	0x20000b74
 800448c:	40590000 	.word	0x40590000
 8004490:	200009e0 	.word	0x200009e0
 8004494:	20000d40 	.word	0x20000d40
 8004498:	40020000 	.word	0x40020000
 800449c:	200009c0 	.word	0x200009c0
 80044a0:	200009c4 	.word	0x200009c4
 80044a4:	200012b4 	.word	0x200012b4
 80044a8:	20001328 	.word	0x20001328
 80044ac:	20001334 	.word	0x20001334
 80044b0:	20001354 	.word	0x20001354
 80044b4:	2000131c 	.word	0x2000131c
 80044b8:	200009d8 	.word	0x200009d8
 80044bc:	42c80000 	.word	0x42c80000
	case EM_Run_PointMode:
		path = 0;
 80044c0:	4b92      	ldr	r3, [pc, #584]	; (800470c <flowmodbus+0xb7c>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	601a      	str	r2, [r3, #0]
		s = 0;
 80044c6:	4b92      	ldr	r3, [pc, #584]	; (8004710 <flowmodbus+0xb80>)
 80044c8:	f04f 0200 	mov.w	r2, #0
 80044cc:	601a      	str	r2, [r3, #0]
		s2 = 0;
 80044ce:	4b91      	ldr	r3, [pc, #580]	; (8004714 <flowmodbus+0xb84>)
 80044d0:	f04f 0200 	mov.w	r2, #0
 80044d4:	601a      	str	r2, [r3, #0]
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == 0){ // if Emergency Point mode off
 80044d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80044da:	488f      	ldr	r0, [pc, #572]	; (8004718 <flowmodbus+0xb88>)
 80044dc:	f002 fb24 	bl	8006b28 <HAL_GPIO_ReadPin>
 80044e0:	4603      	mov	r3, r0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f040 81fa 	bne.w	80048dc <flowmodbus+0xd4c>
			choice = 5;
 80044e8:	4b8c      	ldr	r3, [pc, #560]	; (800471c <flowmodbus+0xb8c>)
 80044ea:	2205      	movs	r2, #5
 80044ec:	601a      	str	r2, [r3, #0]
			I2C_all(&data_read);
 80044ee:	488c      	ldr	r0, [pc, #560]	; (8004720 <flowmodbus+0xb90>)
 80044f0:	f7fe fce2 	bl	8002eb8 <I2C_all>
			path = 1;
 80044f4:	4b85      	ldr	r3, [pc, #532]	; (800470c <flowmodbus+0xb7c>)
 80044f6:	2201      	movs	r2, #1
 80044f8:	601a      	str	r2, [r3, #0]
			Mobus = Run_PointMode;
 80044fa:	4b8a      	ldr	r3, [pc, #552]	; (8004724 <flowmodbus+0xb94>)
 80044fc:	2204      	movs	r2, #4
 80044fe:	701a      	strb	r2, [r3, #0]
		}
		break;
 8004500:	e1ec      	b.n	80048dc <flowmodbus+0xd4c>
	case Run_TrayMode:
		switch (CaseTray) {
 8004502:	4b89      	ldr	r3, [pc, #548]	; (8004728 <flowmodbus+0xb98>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2b04      	cmp	r3, #4
 8004508:	f200 81ea 	bhi.w	80048e0 <flowmodbus+0xd50>
 800450c:	a201      	add	r2, pc, #4	; (adr r2, 8004514 <flowmodbus+0x984>)
 800450e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004512:	bf00      	nop
 8004514:	08004529 	.word	0x08004529
 8004518:	0800468b 	.word	0x0800468b
 800451c:	080046dd 	.word	0x080046dd
 8004520:	0800482d 	.word	0x0800482d
 8004524:	08004885 	.word	0x08004885
			case 0:
				registerFrame[1].U16 = 4; // Basesystem reset position
 8004528:	4b80      	ldr	r3, [pc, #512]	; (800472c <flowmodbus+0xb9c>)
 800452a:	2204      	movs	r2, #4
 800452c:	805a      	strh	r2, [r3, #2]
				path = 1;
 800452e:	4b77      	ldr	r3, [pc, #476]	; (800470c <flowmodbus+0xb7c>)
 8004530:	2201      	movs	r2, #1
 8004532:	601a      	str	r2, [r3, #0]
				indexposition = 0;
 8004534:	4b7e      	ldr	r3, [pc, #504]	; (8004730 <flowmodbus+0xba0>)
 8004536:	2200      	movs	r2, #0
 8004538:	601a      	str	r2, [r3, #0]
				choice = 6;
 800453a:	4b78      	ldr	r3, [pc, #480]	; (800471c <flowmodbus+0xb8c>)
 800453c:	2206      	movs	r2, #6
 800453e:	601a      	str	r2, [r3, #0]
				I2C_all(&data_read);
 8004540:	4877      	ldr	r0, [pc, #476]	; (8004720 <flowmodbus+0xb90>)
 8004542:	f7fe fcb9 	bl	8002eb8 <I2C_all>
				// y axis
				if(plustray == -1){ // home
 8004546:	4b7b      	ldr	r3, [pc, #492]	; (8004734 <flowmodbus+0xba4>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800454e:	d14a      	bne.n	80045e6 <flowmodbus+0xa56>
					// y-axis
					start_p = 0+350;
 8004550:	4b79      	ldr	r3, [pc, #484]	; (8004738 <flowmodbus+0xba8>)
 8004552:	4a7a      	ldr	r2, [pc, #488]	; (800473c <flowmodbus+0xbac>)
 8004554:	601a      	str	r2, [r3, #0]
					stop_p = point_y[plustray+1]+350;
 8004556:	4b77      	ldr	r3, [pc, #476]	; (8004734 <flowmodbus+0xba4>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	3301      	adds	r3, #1
 800455c:	4a78      	ldr	r2, [pc, #480]	; (8004740 <flowmodbus+0xbb0>)
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	4413      	add	r3, r2
 8004562:	edd3 7a00 	vldr	s15, [r3]
 8004566:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8004744 <flowmodbus+0xbb4>
 800456a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800456e:	4b76      	ldr	r3, [pc, #472]	; (8004748 <flowmodbus+0xbb8>)
 8004570:	edc3 7a00 	vstr	s15, [r3]
					start_v = 0; // qk
 8004574:	4b75      	ldr	r3, [pc, #468]	; (800474c <flowmodbus+0xbbc>)
 8004576:	f04f 0200 	mov.w	r2, #0
 800457a:	601a      	str	r2, [r3, #0]
					stop_v = 0; // q_dotk+1
 800457c:	4b74      	ldr	r3, [pc, #464]	; (8004750 <flowmodbus+0xbc0>)
 800457e:	f04f 0200 	mov.w	r2, #0
 8004582:	601a      	str	r2, [r3, #0]
					timecycle = 1.5;
 8004584:	4b73      	ldr	r3, [pc, #460]	; (8004754 <flowmodbus+0xbc4>)
 8004586:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 800458a:	601a      	str	r2, [r3, #0]
					main_Qubic();
 800458c:	f000 fb84 	bl	8004c98 <main_Qubic>
					// x axis
					if(registerFrame[64].U16 == 0){
 8004590:	4b66      	ldr	r3, [pc, #408]	; (800472c <flowmodbus+0xb9c>)
 8004592:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8004596:	2b00      	cmp	r3, #0
 8004598:	d121      	bne.n	80045de <flowmodbus+0xa4e>
					 registerFrame[65].U16 = (int16_t)(point_x[plustray+1]*10); // position Tray pick/place
 800459a:	4b66      	ldr	r3, [pc, #408]	; (8004734 <flowmodbus+0xba4>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	3301      	adds	r3, #1
 80045a0:	4a6d      	ldr	r2, [pc, #436]	; (8004758 <flowmodbus+0xbc8>)
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	4413      	add	r3, r2
 80045a6:	edd3 7a00 	vldr	s15, [r3]
 80045aa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80045ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80045b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80045b6:	ee17 3a90 	vmov	r3, s15
 80045ba:	b21b      	sxth	r3, r3
 80045bc:	b29a      	uxth	r2, r3
 80045be:	4b5b      	ldr	r3, [pc, #364]	; (800472c <flowmodbus+0xb9c>)
 80045c0:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
					 registerFrame[66].U16 = 3000; // speed x-axis 300mm
 80045c4:	4b59      	ldr	r3, [pc, #356]	; (800472c <flowmodbus+0xb9c>)
 80045c6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80045ca:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
					 registerFrame[67].U16 = 1; // Acc time 1mms
 80045ce:	4b57      	ldr	r3, [pc, #348]	; (800472c <flowmodbus+0xb9c>)
 80045d0:	2201      	movs	r2, #1
 80045d2:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
					 registerFrame[64].U16 = 2; //0x40 Moving Status x-axis - run mode
 80045d6:	4b55      	ldr	r3, [pc, #340]	; (800472c <flowmodbus+0xb9c>)
 80045d8:	2202      	movs	r2, #2
 80045da:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
					}
					 CaseTray = 1;
 80045de:	4b52      	ldr	r3, [pc, #328]	; (8004728 <flowmodbus+0xb98>)
 80045e0:	2201      	movs	r2, #1
 80045e2:	601a      	str	r2, [r3, #0]
				 registerFrame[66].U16 = 3000; // speed x-axis 300mm
				 registerFrame[67].U16 = 1; // Acc time 1mms
				 registerFrame[64].U16 = 2; //0x40 Moving Status x-axis - run mode
				 CaseTray = 1;
				}
				break;
 80045e4:	e175      	b.n	80048d2 <flowmodbus+0xd42>
				start_p = point_y[plustray]+350 ;
 80045e6:	4b53      	ldr	r3, [pc, #332]	; (8004734 <flowmodbus+0xba4>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a55      	ldr	r2, [pc, #340]	; (8004740 <flowmodbus+0xbb0>)
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	4413      	add	r3, r2
 80045f0:	edd3 7a00 	vldr	s15, [r3]
 80045f4:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8004744 <flowmodbus+0xbb4>
 80045f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80045fc:	4b4e      	ldr	r3, [pc, #312]	; (8004738 <flowmodbus+0xba8>)
 80045fe:	edc3 7a00 	vstr	s15, [r3]
				stop_p = point_y[plustray + 1]+350 ;
 8004602:	4b4c      	ldr	r3, [pc, #304]	; (8004734 <flowmodbus+0xba4>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	3301      	adds	r3, #1
 8004608:	4a4d      	ldr	r2, [pc, #308]	; (8004740 <flowmodbus+0xbb0>)
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	4413      	add	r3, r2
 800460e:	edd3 7a00 	vldr	s15, [r3]
 8004612:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8004744 <flowmodbus+0xbb4>
 8004616:	ee77 7a87 	vadd.f32	s15, s15, s14
 800461a:	4b4b      	ldr	r3, [pc, #300]	; (8004748 <flowmodbus+0xbb8>)
 800461c:	edc3 7a00 	vstr	s15, [r3]
				start_v = 0; // qk
 8004620:	4b4a      	ldr	r3, [pc, #296]	; (800474c <flowmodbus+0xbbc>)
 8004622:	f04f 0200 	mov.w	r2, #0
 8004626:	601a      	str	r2, [r3, #0]
				stop_v = 0; // q_dotk+1
 8004628:	4b49      	ldr	r3, [pc, #292]	; (8004750 <flowmodbus+0xbc0>)
 800462a:	f04f 0200 	mov.w	r2, #0
 800462e:	601a      	str	r2, [r3, #0]
				timecycle = 1.5;
 8004630:	4b48      	ldr	r3, [pc, #288]	; (8004754 <flowmodbus+0xbc4>)
 8004632:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8004636:	601a      	str	r2, [r3, #0]
				main_Qubic();
 8004638:	f000 fb2e 	bl	8004c98 <main_Qubic>
				 registerFrame[65].U16 = (int16_t)point_x[plustray+1]*10; // position Tray pick/place
 800463c:	4b3d      	ldr	r3, [pc, #244]	; (8004734 <flowmodbus+0xba4>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	3301      	adds	r3, #1
 8004642:	4a45      	ldr	r2, [pc, #276]	; (8004758 <flowmodbus+0xbc8>)
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	4413      	add	r3, r2
 8004648:	edd3 7a00 	vldr	s15, [r3]
 800464c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004650:	ee17 3a90 	vmov	r3, s15
 8004654:	b21b      	sxth	r3, r3
 8004656:	b29b      	uxth	r3, r3
 8004658:	461a      	mov	r2, r3
 800465a:	0092      	lsls	r2, r2, #2
 800465c:	4413      	add	r3, r2
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	b29a      	uxth	r2, r3
 8004662:	4b32      	ldr	r3, [pc, #200]	; (800472c <flowmodbus+0xb9c>)
 8004664:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
				 registerFrame[66].U16 = 3000; // speed x-axis 300mm
 8004668:	4b30      	ldr	r3, [pc, #192]	; (800472c <flowmodbus+0xb9c>)
 800466a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800466e:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
				 registerFrame[67].U16 = 1; // Acc time 1mms
 8004672:	4b2e      	ldr	r3, [pc, #184]	; (800472c <flowmodbus+0xb9c>)
 8004674:	2201      	movs	r2, #1
 8004676:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
				 registerFrame[64].U16 = 2; //0x40 Moving Status x-axis - run mode
 800467a:	4b2c      	ldr	r3, [pc, #176]	; (800472c <flowmodbus+0xb9c>)
 800467c:	2202      	movs	r2, #2
 800467e:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
				 CaseTray = 1;
 8004682:	4b29      	ldr	r3, [pc, #164]	; (8004728 <flowmodbus+0xb98>)
 8004684:	2201      	movs	r2, #1
 8004686:	601a      	str	r2, [r3, #0]
				break;
 8004688:	e123      	b.n	80048d2 <flowmodbus+0xd42>
			case 1:
				if(done == 0){
 800468a:	4b34      	ldr	r3, [pc, #208]	; (800475c <flowmodbus+0xbcc>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10f      	bne.n	80046b2 <flowmodbus+0xb22>
				timestamptray = HAL_GetTick() + 2000;
 8004692:	f000 ff97 	bl	80055c4 <HAL_GetTick>
 8004696:	4603      	mov	r3, r0
 8004698:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800469c:	2200      	movs	r2, #0
 800469e:	603b      	str	r3, [r7, #0]
 80046a0:	607a      	str	r2, [r7, #4]
 80046a2:	4b2f      	ldr	r3, [pc, #188]	; (8004760 <flowmodbus+0xbd0>)
 80046a4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80046a8:	e9c3 1200 	strd	r1, r2, [r3]
				done = 1;
 80046ac:	4b2b      	ldr	r3, [pc, #172]	; (800475c <flowmodbus+0xbcc>)
 80046ae:	2201      	movs	r2, #1
 80046b0:	601a      	str	r2, [r3, #0]
				}
				if(HAL_GetTick() >= timestamptray){
 80046b2:	f000 ff87 	bl	80055c4 <HAL_GetTick>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2200      	movs	r2, #0
 80046ba:	4698      	mov	r8, r3
 80046bc:	4691      	mov	r9, r2
 80046be:	4b28      	ldr	r3, [pc, #160]	; (8004760 <flowmodbus+0xbd0>)
 80046c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c4:	4590      	cmp	r8, r2
 80046c6:	eb79 0303 	sbcs.w	r3, r9, r3
 80046ca:	f0c0 80fb 	bcc.w	80048c4 <flowmodbus+0xd34>
					CaseTray = 2;
 80046ce:	4b16      	ldr	r3, [pc, #88]	; (8004728 <flowmodbus+0xb98>)
 80046d0:	2202      	movs	r2, #2
 80046d2:	601a      	str	r2, [r3, #0]
					done = 0;
 80046d4:	4b21      	ldr	r3, [pc, #132]	; (800475c <flowmodbus+0xbcc>)
 80046d6:	2200      	movs	r2, #0
 80046d8:	601a      	str	r2, [r3, #0]
				}
			break;
 80046da:	e0f3      	b.n	80048c4 <flowmodbus+0xd34>
			case 2:
				 if(plustray == 17){
 80046dc:	4b15      	ldr	r3, [pc, #84]	; (8004734 <flowmodbus+0xba4>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2b11      	cmp	r3, #17
 80046e2:	d13f      	bne.n	8004764 <flowmodbus+0xbd4>
					Mobus = Initial;
 80046e4:	4b0f      	ldr	r3, [pc, #60]	; (8004724 <flowmodbus+0xb94>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	701a      	strb	r2, [r3, #0]
					plustray = -1;
 80046ea:	4b12      	ldr	r3, [pc, #72]	; (8004734 <flowmodbus+0xba4>)
 80046ec:	f04f 32ff 	mov.w	r2, #4294967295
 80046f0:	601a      	str	r2, [r3, #0]
					CaseTray = 0;
 80046f2:	4b0d      	ldr	r3, [pc, #52]	; (8004728 <flowmodbus+0xb98>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]
					data_read = 0;
 80046f8:	4b09      	ldr	r3, [pc, #36]	; (8004720 <flowmodbus+0xb90>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	701a      	strb	r2, [r3, #0]
					choice = 3;
 80046fe:	4b07      	ldr	r3, [pc, #28]	; (800471c <flowmodbus+0xb8c>)
 8004700:	2203      	movs	r2, #3
 8004702:	601a      	str	r2, [r3, #0]
					I2C_all(&data_read);
 8004704:	4806      	ldr	r0, [pc, #24]	; (8004720 <flowmodbus+0xb90>)
 8004706:	f7fe fbd7 	bl	8002eb8 <I2C_all>
						 I2C_all(&data_read);
						 CaseTray = 3;
					 	 }
				 	 }
				 }
				break;
 800470a:	e0dd      	b.n	80048c8 <flowmodbus+0xd38>
 800470c:	200012b4 	.word	0x200012b4
 8004710:	20001328 	.word	0x20001328
 8004714:	20001334 	.word	0x20001334
 8004718:	40020000 	.word	0x40020000
 800471c:	200009c0 	.word	0x200009c0
 8004720:	200009c4 	.word	0x200009c4
 8004724:	20000d40 	.word	0x20000d40
 8004728:	200009b0 	.word	0x200009b0
 800472c:	2000121c 	.word	0x2000121c
 8004730:	2000131c 	.word	0x2000131c
 8004734:	20000200 	.word	0x20000200
 8004738:	200009c8 	.word	0x200009c8
 800473c:	43af0000 	.word	0x43af0000
 8004740:	2000024c 	.word	0x2000024c
 8004744:	43af0000 	.word	0x43af0000
 8004748:	200009cc 	.word	0x200009cc
 800474c:	200009d0 	.word	0x200009d0
 8004750:	200009d4 	.word	0x200009d4
 8004754:	200009d8 	.word	0x200009d8
 8004758:	20000204 	.word	0x20000204
 800475c:	200009ac 	.word	0x200009ac
 8004760:	20000398 	.word	0x20000398
				if(indexposition >= (timecycle*100)){
 8004764:	4b61      	ldr	r3, [pc, #388]	; (80048ec <flowmodbus+0xd5c>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	ee07 3a90 	vmov	s15, r3
 800476c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004770:	4b5f      	ldr	r3, [pc, #380]	; (80048f0 <flowmodbus+0xd60>)
 8004772:	edd3 7a00 	vldr	s15, [r3]
 8004776:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80048f4 <flowmodbus+0xd64>
 800477a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800477e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004786:	db09      	blt.n	800479c <flowmodbus+0xc0c>
						s2 = 0;
 8004788:	4b5b      	ldr	r3, [pc, #364]	; (80048f8 <flowmodbus+0xd68>)
 800478a:	f04f 0200 	mov.w	r2, #0
 800478e:	601a      	str	r2, [r3, #0]
						indexposition = 0;
 8004790:	4b56      	ldr	r3, [pc, #344]	; (80048ec <flowmodbus+0xd5c>)
 8004792:	2200      	movs	r2, #0
 8004794:	601a      	str	r2, [r3, #0]
						path = 0;
 8004796:	4b59      	ldr	r3, [pc, #356]	; (80048fc <flowmodbus+0xd6c>)
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]
				 if(abs(error) < 0.2){
 800479c:	4b58      	ldr	r3, [pc, #352]	; (8004900 <flowmodbus+0xd70>)
 800479e:	edd3 7a00 	vldr	s15, [r3]
 80047a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80047a6:	ee17 3a90 	vmov	r3, s15
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	f2c0 808c 	blt.w	80048c8 <flowmodbus+0xd38>
 80047b0:	4b53      	ldr	r3, [pc, #332]	; (8004900 <flowmodbus+0xd70>)
 80047b2:	edd3 7a00 	vldr	s15, [r3]
 80047b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80047ba:	ee17 3a90 	vmov	r3, s15
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f300 8082 	bgt.w	80048c8 <flowmodbus+0xd38>
					 if((plustray%2) != 0 || plustray == -1){ // Pick Case
 80047c4:	4b4f      	ldr	r3, [pc, #316]	; (8004904 <flowmodbus+0xd74>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d104      	bne.n	80047da <flowmodbus+0xc4a>
 80047d0:	4b4c      	ldr	r3, [pc, #304]	; (8004904 <flowmodbus+0xd74>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d8:	d110      	bne.n	80047fc <flowmodbus+0xc6c>
						s2 = 0;
 80047da:	4b47      	ldr	r3, [pc, #284]	; (80048f8 <flowmodbus+0xd68>)
 80047dc:	f04f 0200 	mov.w	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]
						s = 0;
 80047e2:	4b49      	ldr	r3, [pc, #292]	; (8004908 <flowmodbus+0xd78>)
 80047e4:	f04f 0200 	mov.w	r2, #0
 80047e8:	601a      	str	r2, [r3, #0]
						 choice = 8;
 80047ea:	4b48      	ldr	r3, [pc, #288]	; (800490c <flowmodbus+0xd7c>)
 80047ec:	2208      	movs	r2, #8
 80047ee:	601a      	str	r2, [r3, #0]
						 I2C_all(&data_read);
 80047f0:	4847      	ldr	r0, [pc, #284]	; (8004910 <flowmodbus+0xd80>)
 80047f2:	f7fe fb61 	bl	8002eb8 <I2C_all>
						 CaseTray = 3;
 80047f6:	4b47      	ldr	r3, [pc, #284]	; (8004914 <flowmodbus+0xd84>)
 80047f8:	2203      	movs	r2, #3
 80047fa:	601a      	str	r2, [r3, #0]
					 if(plustray%2 == 0){ // Place Case
 80047fc:	4b41      	ldr	r3, [pc, #260]	; (8004904 <flowmodbus+0xd74>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	2b00      	cmp	r3, #0
 8004806:	d15f      	bne.n	80048c8 <flowmodbus+0xd38>
						s2 = 0;
 8004808:	4b3b      	ldr	r3, [pc, #236]	; (80048f8 <flowmodbus+0xd68>)
 800480a:	f04f 0200 	mov.w	r2, #0
 800480e:	601a      	str	r2, [r3, #0]
						s = 0;
 8004810:	4b3d      	ldr	r3, [pc, #244]	; (8004908 <flowmodbus+0xd78>)
 8004812:	f04f 0200 	mov.w	r2, #0
 8004816:	601a      	str	r2, [r3, #0]
						 choice = 9;
 8004818:	4b3c      	ldr	r3, [pc, #240]	; (800490c <flowmodbus+0xd7c>)
 800481a:	2209      	movs	r2, #9
 800481c:	601a      	str	r2, [r3, #0]
						 I2C_all(&data_read);
 800481e:	483c      	ldr	r0, [pc, #240]	; (8004910 <flowmodbus+0xd80>)
 8004820:	f7fe fb4a 	bl	8002eb8 <I2C_all>
						 CaseTray = 3;
 8004824:	4b3b      	ldr	r3, [pc, #236]	; (8004914 <flowmodbus+0xd84>)
 8004826:	2203      	movs	r2, #3
 8004828:	601a      	str	r2, [r3, #0]
				break;
 800482a:	e04d      	b.n	80048c8 <flowmodbus+0xd38>
			case 3:
				if(I2Cdone == 0){
 800482c:	4b3a      	ldr	r3, [pc, #232]	; (8004918 <flowmodbus+0xd88>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d10d      	bne.n	8004850 <flowmodbus+0xcc0>
					timestampI2Cdone = HAL_GetTick() + 2500;
 8004834:	f000 fec6 	bl	80055c4 <HAL_GetTick>
 8004838:	4603      	mov	r3, r0
 800483a:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 800483e:	2200      	movs	r2, #0
 8004840:	469a      	mov	sl, r3
 8004842:	4693      	mov	fp, r2
 8004844:	4b35      	ldr	r3, [pc, #212]	; (800491c <flowmodbus+0xd8c>)
 8004846:	e9c3 ab00 	strd	sl, fp, [r3]
				I2Cdone = 1;
 800484a:	4b33      	ldr	r3, [pc, #204]	; (8004918 <flowmodbus+0xd88>)
 800484c:	2201      	movs	r2, #1
 800484e:	601a      	str	r2, [r3, #0]
				}
				if(HAL_GetTick() >= timestampI2Cdone){
 8004850:	f000 feb8 	bl	80055c4 <HAL_GetTick>
 8004854:	4603      	mov	r3, r0
 8004856:	2200      	movs	r2, #0
 8004858:	461c      	mov	r4, r3
 800485a:	4615      	mov	r5, r2
 800485c:	4b2f      	ldr	r3, [pc, #188]	; (800491c <flowmodbus+0xd8c>)
 800485e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004862:	4294      	cmp	r4, r2
 8004864:	eb75 0303 	sbcs.w	r3, r5, r3
 8004868:	d330      	bcc.n	80048cc <flowmodbus+0xd3c>
					choice = 10;
 800486a:	4b28      	ldr	r3, [pc, #160]	; (800490c <flowmodbus+0xd7c>)
 800486c:	220a      	movs	r2, #10
 800486e:	601a      	str	r2, [r3, #0]
					I2C_all(&data_read);
 8004870:	4827      	ldr	r0, [pc, #156]	; (8004910 <flowmodbus+0xd80>)
 8004872:	f7fe fb21 	bl	8002eb8 <I2C_all>
					CaseTray = 4;
 8004876:	4b27      	ldr	r3, [pc, #156]	; (8004914 <flowmodbus+0xd84>)
 8004878:	2204      	movs	r2, #4
 800487a:	601a      	str	r2, [r3, #0]
					I2Cdone = 0;
 800487c:	4b26      	ldr	r3, [pc, #152]	; (8004918 <flowmodbus+0xd88>)
 800487e:	2200      	movs	r2, #0
 8004880:	601a      	str	r2, [r3, #0]
				}
				break;
 8004882:	e023      	b.n	80048cc <flowmodbus+0xd3c>
			case 4: // Pick Case
				if(data_read == 7 || data_read == 4){
 8004884:	4b22      	ldr	r3, [pc, #136]	; (8004910 <flowmodbus+0xd80>)
 8004886:	781b      	ldrb	r3, [r3, #0]
 8004888:	2b07      	cmp	r3, #7
 800488a:	d003      	beq.n	8004894 <flowmodbus+0xd04>
 800488c:	4b20      	ldr	r3, [pc, #128]	; (8004910 <flowmodbus+0xd80>)
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	2b04      	cmp	r3, #4
 8004892:	d11d      	bne.n	80048d0 <flowmodbus+0xd40>
					if(plustray < 17 || plustray == -1){
 8004894:	4b1b      	ldr	r3, [pc, #108]	; (8004904 <flowmodbus+0xd74>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2b10      	cmp	r3, #16
 800489a:	dd04      	ble.n	80048a6 <flowmodbus+0xd16>
 800489c:	4b19      	ldr	r3, [pc, #100]	; (8004904 <flowmodbus+0xd74>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a4:	d114      	bne.n	80048d0 <flowmodbus+0xd40>
					choice = 0;
 80048a6:	4b19      	ldr	r3, [pc, #100]	; (800490c <flowmodbus+0xd7c>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	601a      	str	r2, [r3, #0]
					plustray++;
 80048ac:	4b15      	ldr	r3, [pc, #84]	; (8004904 <flowmodbus+0xd74>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	3301      	adds	r3, #1
 80048b2:	4a14      	ldr	r2, [pc, #80]	; (8004904 <flowmodbus+0xd74>)
 80048b4:	6013      	str	r3, [r2, #0]
					CaseTray = 0;
 80048b6:	4b17      	ldr	r3, [pc, #92]	; (8004914 <flowmodbus+0xd84>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	601a      	str	r2, [r3, #0]
					done = 0;
 80048bc:	4b18      	ldr	r3, [pc, #96]	; (8004920 <flowmodbus+0xd90>)
 80048be:	2200      	movs	r2, #0
 80048c0:	601a      	str	r2, [r3, #0]
					}
				}
				break;
 80048c2:	e005      	b.n	80048d0 <flowmodbus+0xd40>
			break;
 80048c4:	bf00      	nop
 80048c6:	e00b      	b.n	80048e0 <flowmodbus+0xd50>
				break;
 80048c8:	bf00      	nop
 80048ca:	e009      	b.n	80048e0 <flowmodbus+0xd50>
				break;
 80048cc:	bf00      	nop
 80048ce:	e007      	b.n	80048e0 <flowmodbus+0xd50>
				break;
 80048d0:	bf00      	nop
		}
		break;
 80048d2:	e005      	b.n	80048e0 <flowmodbus+0xd50>
		break;
 80048d4:	bf00      	nop
 80048d6:	e004      	b.n	80048e2 <flowmodbus+0xd52>
		break;
 80048d8:	bf00      	nop
 80048da:	e002      	b.n	80048e2 <flowmodbus+0xd52>
		break;
 80048dc:	bf00      	nop
 80048de:	e000      	b.n	80048e2 <flowmodbus+0xd52>
		break;
 80048e0:	bf00      	nop
	}
}
 80048e2:	bf00      	nop
 80048e4:	3718      	adds	r7, #24
 80048e6:	46bd      	mov	sp, r7
 80048e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048ec:	2000131c 	.word	0x2000131c
 80048f0:	200009d8 	.word	0x200009d8
 80048f4:	42c80000 	.word	0x42c80000
 80048f8:	20001334 	.word	0x20001334
 80048fc:	200012b4 	.word	0x200012b4
 8004900:	20001354 	.word	0x20001354
 8004904:	20000200 	.word	0x20000200
 8004908:	20001328 	.word	0x20001328
 800490c:	200009c0 	.word	0x200009c0
 8004910:	200009c4 	.word	0x200009c4
 8004914:	200009b0 	.word	0x200009b0
 8004918:	200009a8 	.word	0x200009a8
 800491c:	200009a0 	.word	0x200009a0
 8004920:	200009ac 	.word	0x200009ac

08004924 <control_interrupt>:
float control_interrupt() {
 8004924:	b480      	push	{r7}
 8004926:	af00      	add	r7, sp, #0
//loop 1
	error = SetDegree - ReadDegree;
 8004928:	4b52      	ldr	r3, [pc, #328]	; (8004a74 <control_interrupt+0x150>)
 800492a:	ed93 7a00 	vldr	s14, [r3]
 800492e:	4b52      	ldr	r3, [pc, #328]	; (8004a78 <control_interrupt+0x154>)
 8004930:	edd3 7a00 	vldr	s15, [r3]
 8004934:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004938:	4b50      	ldr	r3, [pc, #320]	; (8004a7c <control_interrupt+0x158>)
 800493a:	edc3 7a00 	vstr	s15, [r3]
	s = s + error;
 800493e:	4b50      	ldr	r3, [pc, #320]	; (8004a80 <control_interrupt+0x15c>)
 8004940:	ed93 7a00 	vldr	s14, [r3]
 8004944:	4b4d      	ldr	r3, [pc, #308]	; (8004a7c <control_interrupt+0x158>)
 8004946:	edd3 7a00 	vldr	s15, [r3]
 800494a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800494e:	4b4c      	ldr	r3, [pc, #304]	; (8004a80 <control_interrupt+0x15c>)
 8004950:	edc3 7a00 	vstr	s15, [r3]
	u = K_P * error + K_I * s + K_D * (error - p);
 8004954:	4b4b      	ldr	r3, [pc, #300]	; (8004a84 <control_interrupt+0x160>)
 8004956:	ed93 7a00 	vldr	s14, [r3]
 800495a:	4b48      	ldr	r3, [pc, #288]	; (8004a7c <control_interrupt+0x158>)
 800495c:	edd3 7a00 	vldr	s15, [r3]
 8004960:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004964:	4b48      	ldr	r3, [pc, #288]	; (8004a88 <control_interrupt+0x164>)
 8004966:	edd3 6a00 	vldr	s13, [r3]
 800496a:	4b45      	ldr	r3, [pc, #276]	; (8004a80 <control_interrupt+0x15c>)
 800496c:	edd3 7a00 	vldr	s15, [r3]
 8004970:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004974:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004978:	4b40      	ldr	r3, [pc, #256]	; (8004a7c <control_interrupt+0x158>)
 800497a:	edd3 6a00 	vldr	s13, [r3]
 800497e:	4b43      	ldr	r3, [pc, #268]	; (8004a8c <control_interrupt+0x168>)
 8004980:	edd3 7a00 	vldr	s15, [r3]
 8004984:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004988:	4b41      	ldr	r3, [pc, #260]	; (8004a90 <control_interrupt+0x16c>)
 800498a:	edd3 7a00 	vldr	s15, [r3]
 800498e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004992:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004996:	4b3f      	ldr	r3, [pc, #252]	; (8004a94 <control_interrupt+0x170>)
 8004998:	edc3 7a00 	vstr	s15, [r3]
	p = error;
 800499c:	4b37      	ldr	r3, [pc, #220]	; (8004a7c <control_interrupt+0x158>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a3a      	ldr	r2, [pc, #232]	; (8004a8c <control_interrupt+0x168>)
 80049a2:	6013      	str	r3, [r2, #0]
// loop 2
	error2 = (u + SetVelocity) - speed;
 80049a4:	4b3b      	ldr	r3, [pc, #236]	; (8004a94 <control_interrupt+0x170>)
 80049a6:	ed93 7a00 	vldr	s14, [r3]
 80049aa:	4b3b      	ldr	r3, [pc, #236]	; (8004a98 <control_interrupt+0x174>)
 80049ac:	edd3 7a00 	vldr	s15, [r3]
 80049b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80049b4:	4b39      	ldr	r3, [pc, #228]	; (8004a9c <control_interrupt+0x178>)
 80049b6:	edd3 7a00 	vldr	s15, [r3]
 80049ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049be:	4b38      	ldr	r3, [pc, #224]	; (8004aa0 <control_interrupt+0x17c>)
 80049c0:	edc3 7a00 	vstr	s15, [r3]
	s2 = s2 + error2;
 80049c4:	4b37      	ldr	r3, [pc, #220]	; (8004aa4 <control_interrupt+0x180>)
 80049c6:	ed93 7a00 	vldr	s14, [r3]
 80049ca:	4b35      	ldr	r3, [pc, #212]	; (8004aa0 <control_interrupt+0x17c>)
 80049cc:	edd3 7a00 	vldr	s15, [r3]
 80049d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049d4:	4b33      	ldr	r3, [pc, #204]	; (8004aa4 <control_interrupt+0x180>)
 80049d6:	edc3 7a00 	vstr	s15, [r3]
	u2 = K_Pvelo * error2 + K_Ivelo * s2 + K_Dvelo * (error2 - p2);
 80049da:	4b33      	ldr	r3, [pc, #204]	; (8004aa8 <control_interrupt+0x184>)
 80049dc:	ed93 7a00 	vldr	s14, [r3]
 80049e0:	4b2f      	ldr	r3, [pc, #188]	; (8004aa0 <control_interrupt+0x17c>)
 80049e2:	edd3 7a00 	vldr	s15, [r3]
 80049e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80049ea:	4b30      	ldr	r3, [pc, #192]	; (8004aac <control_interrupt+0x188>)
 80049ec:	edd3 6a00 	vldr	s13, [r3]
 80049f0:	4b2c      	ldr	r3, [pc, #176]	; (8004aa4 <control_interrupt+0x180>)
 80049f2:	edd3 7a00 	vldr	s15, [r3]
 80049f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80049fe:	4b28      	ldr	r3, [pc, #160]	; (8004aa0 <control_interrupt+0x17c>)
 8004a00:	edd3 6a00 	vldr	s13, [r3]
 8004a04:	4b2a      	ldr	r3, [pc, #168]	; (8004ab0 <control_interrupt+0x18c>)
 8004a06:	edd3 7a00 	vldr	s15, [r3]
 8004a0a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004a0e:	4b29      	ldr	r3, [pc, #164]	; (8004ab4 <control_interrupt+0x190>)
 8004a10:	edd3 7a00 	vldr	s15, [r3]
 8004a14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a1c:	4b26      	ldr	r3, [pc, #152]	; (8004ab8 <control_interrupt+0x194>)
 8004a1e:	edc3 7a00 	vstr	s15, [r3]
	if (u2 > 65534)
 8004a22:	4b25      	ldr	r3, [pc, #148]	; (8004ab8 <control_interrupt+0x194>)
 8004a24:	edd3 7a00 	vldr	s15, [r3]
 8004a28:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8004abc <control_interrupt+0x198>
 8004a2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a34:	dd02      	ble.n	8004a3c <control_interrupt+0x118>
		u2 = 65535;
 8004a36:	4b20      	ldr	r3, [pc, #128]	; (8004ab8 <control_interrupt+0x194>)
 8004a38:	4a21      	ldr	r2, [pc, #132]	; (8004ac0 <control_interrupt+0x19c>)
 8004a3a:	601a      	str	r2, [r3, #0]
	if (u2 < -65534)
 8004a3c:	4b1e      	ldr	r3, [pc, #120]	; (8004ab8 <control_interrupt+0x194>)
 8004a3e:	edd3 7a00 	vldr	s15, [r3]
 8004a42:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8004ac4 <control_interrupt+0x1a0>
 8004a46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a4e:	d502      	bpl.n	8004a56 <control_interrupt+0x132>
		u2 = -65535;
 8004a50:	4b19      	ldr	r3, [pc, #100]	; (8004ab8 <control_interrupt+0x194>)
 8004a52:	4a1d      	ldr	r2, [pc, #116]	; (8004ac8 <control_interrupt+0x1a4>)
 8004a54:	601a      	str	r2, [r3, #0]
	p2 = error2;
 8004a56:	4b12      	ldr	r3, [pc, #72]	; (8004aa0 <control_interrupt+0x17c>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a15      	ldr	r2, [pc, #84]	; (8004ab0 <control_interrupt+0x18c>)
 8004a5c:	6013      	str	r3, [r2, #0]
	return u2;
 8004a5e:	4b16      	ldr	r3, [pc, #88]	; (8004ab8 <control_interrupt+0x194>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	ee07 3a90 	vmov	s15, r3
}
 8004a66:	eeb0 0a67 	vmov.f32	s0, s15
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	2000134c 	.word	0x2000134c
 8004a78:	20001348 	.word	0x20001348
 8004a7c:	20001354 	.word	0x20001354
 8004a80:	20001328 	.word	0x20001328
 8004a84:	2000133c 	.word	0x2000133c
 8004a88:	20000384 	.word	0x20000384
 8004a8c:	20001324 	.word	0x20001324
 8004a90:	20001340 	.word	0x20001340
 8004a94:	20001320 	.word	0x20001320
 8004a98:	20000390 	.word	0x20000390
 8004a9c:	200012ac 	.word	0x200012ac
 8004aa0:	20001338 	.word	0x20001338
 8004aa4:	20001334 	.word	0x20001334
 8004aa8:	20000388 	.word	0x20000388
 8004aac:	2000038c 	.word	0x2000038c
 8004ab0:	20001330 	.word	0x20001330
 8004ab4:	20001344 	.word	0x20001344
 8004ab8:	2000132c 	.word	0x2000132c
 8004abc:	477ffe00 	.word	0x477ffe00
 8004ac0:	477fff00 	.word	0x477fff00
 8004ac4:	c77ffe00 	.word	0xc77ffe00
 8004ac8:	c77fff00 	.word	0xc77fff00

08004acc <velocity>:
	if (u2 < -65535)
		u2 = -65535;
	p2 = error2;
	return u2;
}
void velocity() {
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
	QEIData.data[0] = __HAL_TIM_GET_COUNTER(&htim2);
 8004ad2:	4b2c      	ldr	r3, [pc, #176]	; (8004b84 <velocity+0xb8>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad8:	4a2b      	ldr	r2, [pc, #172]	; (8004b88 <velocity+0xbc>)
 8004ada:	6013      	str	r3, [r2, #0]
	QEIData.timestamp[0] = micros();
 8004adc:	f000 f8c2 	bl	8004c64 <micros>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	4b28      	ldr	r3, [pc, #160]	; (8004b88 <velocity+0xbc>)
 8004ae6:	609a      	str	r2, [r3, #8]

	int32_t diffposition = QEIData.data[0] - QEIData.data[1];
 8004ae8:	4b27      	ldr	r3, [pc, #156]	; (8004b88 <velocity+0xbc>)
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	4b26      	ldr	r3, [pc, #152]	; (8004b88 <velocity+0xbc>)
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	607b      	str	r3, [r7, #4]
	float difftime = QEIData.timestamp[0] - QEIData.timestamp[1];
 8004af4:	4b24      	ldr	r3, [pc, #144]	; (8004b88 <velocity+0xbc>)
 8004af6:	689a      	ldr	r2, [r3, #8]
 8004af8:	4b23      	ldr	r3, [pc, #140]	; (8004b88 <velocity+0xbc>)
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	ee07 3a90 	vmov	s15, r3
 8004b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b06:	edc7 7a00 	vstr	s15, [r7]

	if (ReadDegree > 750) {
 8004b0a:	4b20      	ldr	r3, [pc, #128]	; (8004b8c <velocity+0xc0>)
 8004b0c:	edd3 7a00 	vldr	s15, [r3]
 8004b10:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004b90 <velocity+0xc4>
 8004b14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b1c:	dd03      	ble.n	8004b26 <velocity+0x5a>
		SetDegree = 0;
 8004b1e:	4b1d      	ldr	r3, [pc, #116]	; (8004b94 <velocity+0xc8>)
 8004b20:	f04f 0200 	mov.w	r2, #0
 8004b24:	601a      	str	r2, [r3, #0]
	}
	if (diffposition < -(QEI_PERIOD >> 1)) {
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f513 4fa0 	cmn.w	r3, #20480	; 0x5000
 8004b2c:	da03      	bge.n	8004b36 <velocity+0x6a>
		diffposition += QEI_PERIOD;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
 8004b34:	607b      	str	r3, [r7, #4]
	}

	QEIData.QEIPosition = __HAL_TIM_GET_COUNTER(&htim2) % 8192;
 8004b36:	4b13      	ldr	r3, [pc, #76]	; (8004b84 <velocity+0xb8>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b40:	ee07 3a90 	vmov	s15, r3
 8004b44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b48:	4b0f      	ldr	r3, [pc, #60]	; (8004b88 <velocity+0xbc>)
 8004b4a:	edc3 7a04 	vstr	s15, [r3, #16]
	QEIData.QEIVelocity = (diffposition * 1000000) / difftime;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a11      	ldr	r2, [pc, #68]	; (8004b98 <velocity+0xcc>)
 8004b52:	fb02 f303 	mul.w	r3, r2, r3
 8004b56:	ee07 3a90 	vmov	s15, r3
 8004b5a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004b5e:	ed97 7a00 	vldr	s14, [r7]
 8004b62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b66:	4b08      	ldr	r3, [pc, #32]	; (8004b88 <velocity+0xbc>)
 8004b68:	edc3 7a05 	vstr	s15, [r3, #20]

	QEIData.data[1] = QEIData.data[0];
 8004b6c:	4b06      	ldr	r3, [pc, #24]	; (8004b88 <velocity+0xbc>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a05      	ldr	r2, [pc, #20]	; (8004b88 <velocity+0xbc>)
 8004b72:	6053      	str	r3, [r2, #4]
	QEIData.timestamp[1] = QEIData.timestamp[0];
 8004b74:	4b04      	ldr	r3, [pc, #16]	; (8004b88 <velocity+0xbc>)
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	4a03      	ldr	r2, [pc, #12]	; (8004b88 <velocity+0xbc>)
 8004b7a:	60d3      	str	r3, [r2, #12]

}
 8004b7c:	bf00      	nop
 8004b7e:	3708      	adds	r7, #8
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	2000053c 	.word	0x2000053c
 8004b88:	200012d8 	.word	0x200012d8
 8004b8c:	20001348 	.word	0x20001348
 8004b90:	443b8000 	.word	0x443b8000
 8004b94:	2000134c 	.word	0x2000134c
 8004b98:	000f4240 	.word	0x000f4240

08004b9c <accelerate>:
void accelerate() {
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b082      	sub	sp, #8
 8004ba0:	af00      	add	r7, sp, #0
	QEIAcc.data[0] = speed;
 8004ba2:	4b20      	ldr	r3, [pc, #128]	; (8004c24 <accelerate+0x88>)
 8004ba4:	edd3 7a00 	vldr	s15, [r3]
 8004ba8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bac:	ee17 2a90 	vmov	r2, s15
 8004bb0:	4b1d      	ldr	r3, [pc, #116]	; (8004c28 <accelerate+0x8c>)
 8004bb2:	601a      	str	r2, [r3, #0]
	QEIAcc.timestamp[0] = micros();
 8004bb4:	f000 f856 	bl	8004c64 <micros>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	460b      	mov	r3, r1
 8004bbc:	4b1a      	ldr	r3, [pc, #104]	; (8004c28 <accelerate+0x8c>)
 8004bbe:	609a      	str	r2, [r3, #8]

	int32_t diffposition = QEIAcc.data[0] - QEIAcc.data[1];
 8004bc0:	4b19      	ldr	r3, [pc, #100]	; (8004c28 <accelerate+0x8c>)
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	4b18      	ldr	r3, [pc, #96]	; (8004c28 <accelerate+0x8c>)
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	607b      	str	r3, [r7, #4]
	float difftime = QEIAcc.timestamp[0] - QEIAcc.timestamp[1];
 8004bcc:	4b16      	ldr	r3, [pc, #88]	; (8004c28 <accelerate+0x8c>)
 8004bce:	689a      	ldr	r2, [r3, #8]
 8004bd0:	4b15      	ldr	r3, [pc, #84]	; (8004c28 <accelerate+0x8c>)
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	ee07 3a90 	vmov	s15, r3
 8004bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bde:	edc7 7a00 	vstr	s15, [r7]
	difftime = difftime / 1000000;
 8004be2:	ed97 7a00 	vldr	s14, [r7]
 8004be6:	eddf 6a11 	vldr	s13, [pc, #68]	; 8004c2c <accelerate+0x90>
 8004bea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004bee:	edc7 7a00 	vstr	s15, [r7]

	QEIAcc.QEIVelocity = (diffposition / difftime);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	ee07 3a90 	vmov	s15, r3
 8004bf8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004bfc:	ed97 7a00 	vldr	s14, [r7]
 8004c00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c04:	4b08      	ldr	r3, [pc, #32]	; (8004c28 <accelerate+0x8c>)
 8004c06:	edc3 7a05 	vstr	s15, [r3, #20]

	QEIAcc.data[1] = QEIAcc.data[0];
 8004c0a:	4b07      	ldr	r3, [pc, #28]	; (8004c28 <accelerate+0x8c>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a06      	ldr	r2, [pc, #24]	; (8004c28 <accelerate+0x8c>)
 8004c10:	6053      	str	r3, [r2, #4]
	QEIAcc.timestamp[1] = QEIAcc.timestamp[0];
 8004c12:	4b05      	ldr	r3, [pc, #20]	; (8004c28 <accelerate+0x8c>)
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	4a04      	ldr	r2, [pc, #16]	; (8004c28 <accelerate+0x8c>)
 8004c18:	60d3      	str	r3, [r2, #12]
}
 8004c1a:	bf00      	nop
 8004c1c:	3708      	adds	r7, #8
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	200012ac 	.word	0x200012ac
 8004c28:	200012f0 	.word	0x200012f0
 8004c2c:	49742400 	.word	0x49742400

08004c30 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004c30:	b4b0      	push	{r4, r5, r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
	if (htim == &htim5) {
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a08      	ldr	r2, [pc, #32]	; (8004c5c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d108      	bne.n	8004c52 <HAL_TIM_PeriodElapsedCallback+0x22>
		_micros += UINT32_MAX;
 8004c40:	4b07      	ldr	r3, [pc, #28]	; (8004c60 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c46:	1e54      	subs	r4, r2, #1
 8004c48:	f143 0500 	adc.w	r5, r3, #0
 8004c4c:	4b04      	ldr	r3, [pc, #16]	; (8004c60 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004c4e:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8004c52:	bf00      	nop
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bcb0      	pop	{r4, r5, r7}
 8004c5a:	4770      	bx	lr
 8004c5c:	20000758 	.word	0x20000758
 8004c60:	20001308 	.word	0x20001308

08004c64 <micros>:
uint64_t micros() {
 8004c64:	b4b0      	push	{r4, r5, r7}
 8004c66:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5) + _micros;
 8004c68:	4b09      	ldr	r3, [pc, #36]	; (8004c90 <micros+0x2c>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6e:	2200      	movs	r2, #0
 8004c70:	4618      	mov	r0, r3
 8004c72:	4611      	mov	r1, r2
 8004c74:	4b07      	ldr	r3, [pc, #28]	; (8004c94 <micros+0x30>)
 8004c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7a:	1884      	adds	r4, r0, r2
 8004c7c:	eb41 0503 	adc.w	r5, r1, r3
 8004c80:	4622      	mov	r2, r4
 8004c82:	462b      	mov	r3, r5
}
 8004c84:	4610      	mov	r0, r2
 8004c86:	4619      	mov	r1, r3
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bcb0      	pop	{r4, r5, r7}
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	20000758 	.word	0x20000758
 8004c94:	20001308 	.word	0x20001308

08004c98 <main_Qubic>:
void main_Qubic() {
 8004c98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c9c:	ed2d 8b02 	vpush	{d8}
 8004ca0:	b084      	sub	sp, #16
 8004ca2:	af00      	add	r7, sp, #0
	emxArray_real_T *q_acc;
	emxArray_real_T *q_position;
	emxArray_real_T *q_velocity;
	/* Initialize function 'Qubic' input arguments. */
	q_k1_tmp = argInit_real_T();
 8004ca4:	f7fd fa36 	bl	8002114 <argInit_real_T>
 8004ca8:	eeb0 7a40 	vmov.f32	s14, s0
 8004cac:	eef0 7a60 	vmov.f32	s15, s1
 8004cb0:	4b33      	ldr	r3, [pc, #204]	; (8004d80 <main_Qubic+0xe8>)
 8004cb2:	ed83 7b00 	vstr	d7, [r3]
	/* Call the entry-point 'Qubic'. */
	emxInitArray_real_T(&q_position, 2);
 8004cb6:	f107 0308 	add.w	r3, r7, #8
 8004cba:	2102      	movs	r1, #2
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7fd f93b 	bl	8001f38 <emxInitArray_real_T>
	emxInitArray_real_T(&q_velocity, 2);
 8004cc2:	1d3b      	adds	r3, r7, #4
 8004cc4:	2102      	movs	r1, #2
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7fd f936 	bl	8001f38 <emxInitArray_real_T>
	emxInitArray_real_T(&q_acc, 2);
 8004ccc:	f107 030c 	add.w	r3, r7, #12
 8004cd0:	2102      	movs	r1, #2
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fd f930 	bl	8001f38 <emxInitArray_real_T>
	Qubic(start_p, stop_p, start_v, stop_v, timecycle, q_position, q_velocity,
 8004cd8:	4b2a      	ldr	r3, [pc, #168]	; (8004d84 <main_Qubic+0xec>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f7fb fbdf 	bl	80004a0 <__aeabi_f2d>
 8004ce2:	4604      	mov	r4, r0
 8004ce4:	460d      	mov	r5, r1
 8004ce6:	4b28      	ldr	r3, [pc, #160]	; (8004d88 <main_Qubic+0xf0>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7fb fbd8 	bl	80004a0 <__aeabi_f2d>
 8004cf0:	4680      	mov	r8, r0
 8004cf2:	4689      	mov	r9, r1
 8004cf4:	4b25      	ldr	r3, [pc, #148]	; (8004d8c <main_Qubic+0xf4>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f7fb fbd1 	bl	80004a0 <__aeabi_f2d>
 8004cfe:	4682      	mov	sl, r0
 8004d00:	468b      	mov	fp, r1
 8004d02:	4b23      	ldr	r3, [pc, #140]	; (8004d90 <main_Qubic+0xf8>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4618      	mov	r0, r3
 8004d08:	f7fb fbca 	bl	80004a0 <__aeabi_f2d>
 8004d0c:	ec41 0b18 	vmov	d8, r0, r1
 8004d10:	4b20      	ldr	r3, [pc, #128]	; (8004d94 <main_Qubic+0xfc>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4618      	mov	r0, r3
 8004d16:	f7fb fbc3 	bl	80004a0 <__aeabi_f2d>
 8004d1a:	ec41 0b17 	vmov	d7, r0, r1
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	6879      	ldr	r1, [r7, #4]
 8004d22:	68fa      	ldr	r2, [r7, #12]
 8004d24:	4618      	mov	r0, r3
 8004d26:	eeb0 4a47 	vmov.f32	s8, s14
 8004d2a:	eef0 4a67 	vmov.f32	s9, s15
 8004d2e:	eeb0 3a48 	vmov.f32	s6, s16
 8004d32:	eef0 3a68 	vmov.f32	s7, s17
 8004d36:	ec4b ab12 	vmov	d2, sl, fp
 8004d3a:	ec49 8b11 	vmov	d1, r8, r9
 8004d3e:	ec45 4b10 	vmov	d0, r4, r5
 8004d42:	f7fc fd69 	bl	8001818 <Qubic>
			q_acc);
	q_positionN = q_position;
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	4a13      	ldr	r2, [pc, #76]	; (8004d98 <main_Qubic+0x100>)
 8004d4a:	6013      	str	r3, [r2, #0]
	q_velocityN = q_velocity;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a13      	ldr	r2, [pc, #76]	; (8004d9c <main_Qubic+0x104>)
 8004d50:	6013      	str	r3, [r2, #0]
	q_accN = q_acc;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	4a12      	ldr	r2, [pc, #72]	; (8004da0 <main_Qubic+0x108>)
 8004d56:	6013      	str	r3, [r2, #0]
	emxDestroyArray_real_T(q_position);
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f7fd f8e0 	bl	8001f20 <emxDestroyArray_real_T>
	emxDestroyArray_real_T(q_velocity);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7fd f8dc 	bl	8001f20 <emxDestroyArray_real_T>
	emxDestroyArray_real_T(q_acc);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7fd f8d8 	bl	8001f20 <emxDestroyArray_real_T>
}
 8004d70:	bf00      	nop
 8004d72:	3710      	adds	r7, #16
 8004d74:	46bd      	mov	sp, r7
 8004d76:	ecbd 8b02 	vpop	{d8}
 8004d7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d7e:	bf00      	nop
 8004d80:	20000ba0 	.word	0x20000ba0
 8004d84:	200009c8 	.word	0x200009c8
 8004d88:	200009cc 	.word	0x200009cc
 8004d8c:	200009d0 	.word	0x200009d0
 8004d90:	200009d4 	.word	0x200009d4
 8004d94:	200009d8 	.word	0x200009d8
 8004d98:	20001314 	.word	0x20001314
 8004d9c:	20001310 	.word	0x20001310
 8004da0:	20001318 	.word	0x20001318

08004da4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004da4:	b480      	push	{r7}
 8004da6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004da8:	b672      	cpsid	i
}
 8004daa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004dac:	e7fe      	b.n	8004dac <Error_Handler+0x8>
	...

08004db0 <rtIsInf>:
 * Function: rtIsInf ==================================================
 *  Abstract:
 *  Test if value is infinite
 */
boolean_T rtIsInf(real_T value)
{
 8004db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	ed87 0b00 	vstr	d0, [r7]
  return (isinf(value) != 0U);
 8004dba:	683c      	ldr	r4, [r7, #0]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	461e      	mov	r6, r3
 8004dc6:	f04f 32ff 	mov.w	r2, #4294967295
 8004dca:	4b0f      	ldr	r3, [pc, #60]	; (8004e08 <rtIsInf+0x58>)
 8004dcc:	4620      	mov	r0, r4
 8004dce:	4629      	mov	r1, r5
 8004dd0:	f7fb fe58 	bl	8000a84 <__aeabi_dcmpun>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d10b      	bne.n	8004df2 <rtIsInf+0x42>
 8004dda:	f04f 32ff 	mov.w	r2, #4294967295
 8004dde:	4b0a      	ldr	r3, [pc, #40]	; (8004e08 <rtIsInf+0x58>)
 8004de0:	4620      	mov	r0, r4
 8004de2:	4629      	mov	r1, r5
 8004de4:	f7fb fe30 	bl	8000a48 <__aeabi_dcmple>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <rtIsInf+0x42>
 8004dee:	2300      	movs	r3, #0
 8004df0:	461e      	mov	r6, r3
 8004df2:	b2f3      	uxtb	r3, r6
 8004df4:	f083 0301 	eor.w	r3, r3, #1
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	b2db      	uxtb	r3, r3
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e08:	7fefffff 	.word	0x7fefffff

08004e0c <rtIsNaN>:
 * Function: rtIsNaN ==================================================
 *  Abstract:
 *  Test if value is not a number
 */
boolean_T rtIsNaN(real_T value)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	ed87 0b00 	vstr	d0, [r7]
  return (isnan(value) != 0U);
 8004e16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e1a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e1e:	f7fb fe31 	bl	8000a84 <__aeabi_dcmpun>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d001      	beq.n	8004e2c <rtIsNaN+0x20>
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e000      	b.n	8004e2e <rtIsNaN+0x22>
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3708      	adds	r7, #8
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
	...

08004e38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e3e:	2300      	movs	r3, #0
 8004e40:	607b      	str	r3, [r7, #4]
 8004e42:	4b10      	ldr	r3, [pc, #64]	; (8004e84 <HAL_MspInit+0x4c>)
 8004e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e46:	4a0f      	ldr	r2, [pc, #60]	; (8004e84 <HAL_MspInit+0x4c>)
 8004e48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e4c:	6453      	str	r3, [r2, #68]	; 0x44
 8004e4e:	4b0d      	ldr	r3, [pc, #52]	; (8004e84 <HAL_MspInit+0x4c>)
 8004e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e56:	607b      	str	r3, [r7, #4]
 8004e58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	603b      	str	r3, [r7, #0]
 8004e5e:	4b09      	ldr	r3, [pc, #36]	; (8004e84 <HAL_MspInit+0x4c>)
 8004e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e62:	4a08      	ldr	r2, [pc, #32]	; (8004e84 <HAL_MspInit+0x4c>)
 8004e64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e68:	6413      	str	r3, [r2, #64]	; 0x40
 8004e6a:	4b06      	ldr	r3, [pc, #24]	; (8004e84 <HAL_MspInit+0x4c>)
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e72:	603b      	str	r3, [r7, #0]
 8004e74:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004e76:	2007      	movs	r0, #7
 8004e78:	f001 f882 	bl	8005f80 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e7c:	bf00      	nop
 8004e7e:	3708      	adds	r7, #8
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	40023800 	.word	0x40023800

08004e88 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b08a      	sub	sp, #40	; 0x28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e90:	f107 0314 	add.w	r3, r7, #20
 8004e94:	2200      	movs	r2, #0
 8004e96:	601a      	str	r2, [r3, #0]
 8004e98:	605a      	str	r2, [r3, #4]
 8004e9a:	609a      	str	r2, [r3, #8]
 8004e9c:	60da      	str	r2, [r3, #12]
 8004e9e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a3c      	ldr	r2, [pc, #240]	; (8004f98 <HAL_ADC_MspInit+0x110>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d171      	bne.n	8004f8e <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004eaa:	2300      	movs	r3, #0
 8004eac:	613b      	str	r3, [r7, #16]
 8004eae:	4b3b      	ldr	r3, [pc, #236]	; (8004f9c <HAL_ADC_MspInit+0x114>)
 8004eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eb2:	4a3a      	ldr	r2, [pc, #232]	; (8004f9c <HAL_ADC_MspInit+0x114>)
 8004eb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004eb8:	6453      	str	r3, [r2, #68]	; 0x44
 8004eba:	4b38      	ldr	r3, [pc, #224]	; (8004f9c <HAL_ADC_MspInit+0x114>)
 8004ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec2:	613b      	str	r3, [r7, #16]
 8004ec4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	60fb      	str	r3, [r7, #12]
 8004eca:	4b34      	ldr	r3, [pc, #208]	; (8004f9c <HAL_ADC_MspInit+0x114>)
 8004ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ece:	4a33      	ldr	r2, [pc, #204]	; (8004f9c <HAL_ADC_MspInit+0x114>)
 8004ed0:	f043 0301 	orr.w	r3, r3, #1
 8004ed4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ed6:	4b31      	ldr	r3, [pc, #196]	; (8004f9c <HAL_ADC_MspInit+0x114>)
 8004ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eda:	f003 0301 	and.w	r3, r3, #1
 8004ede:	60fb      	str	r3, [r7, #12]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	60bb      	str	r3, [r7, #8]
 8004ee6:	4b2d      	ldr	r3, [pc, #180]	; (8004f9c <HAL_ADC_MspInit+0x114>)
 8004ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eea:	4a2c      	ldr	r2, [pc, #176]	; (8004f9c <HAL_ADC_MspInit+0x114>)
 8004eec:	f043 0302 	orr.w	r3, r3, #2
 8004ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ef2:	4b2a      	ldr	r3, [pc, #168]	; (8004f9c <HAL_ADC_MspInit+0x114>)
 8004ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef6:	f003 0302 	and.w	r3, r3, #2
 8004efa:	60bb      	str	r3, [r7, #8]
 8004efc:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = Joystick_Y_Pin|GPIO_PIN_5|GPIO_PIN_6;
 8004efe:	2370      	movs	r3, #112	; 0x70
 8004f00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004f02:	2303      	movs	r3, #3
 8004f04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f06:	2300      	movs	r3, #0
 8004f08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f0a:	f107 0314 	add.w	r3, r7, #20
 8004f0e:	4619      	mov	r1, r3
 8004f10:	4823      	ldr	r0, [pc, #140]	; (8004fa0 <HAL_ADC_MspInit+0x118>)
 8004f12:	f001 fc85 	bl	8006820 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Joystick_X_Pin;
 8004f16:	2301      	movs	r3, #1
 8004f18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Joystick_X_GPIO_Port, &GPIO_InitStruct);
 8004f22:	f107 0314 	add.w	r3, r7, #20
 8004f26:	4619      	mov	r1, r3
 8004f28:	481e      	ldr	r0, [pc, #120]	; (8004fa4 <HAL_ADC_MspInit+0x11c>)
 8004f2a:	f001 fc79 	bl	8006820 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004f2e:	4b1e      	ldr	r3, [pc, #120]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f30:	4a1e      	ldr	r2, [pc, #120]	; (8004fac <HAL_ADC_MspInit+0x124>)
 8004f32:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004f34:	4b1c      	ldr	r3, [pc, #112]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f36:	2200      	movs	r2, #0
 8004f38:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004f3a:	4b1b      	ldr	r3, [pc, #108]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f40:	4b19      	ldr	r3, [pc, #100]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f42:	2200      	movs	r2, #0
 8004f44:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004f46:	4b18      	ldr	r3, [pc, #96]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f48:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f4c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004f4e:	4b16      	ldr	r3, [pc, #88]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004f54:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004f56:	4b14      	ldr	r3, [pc, #80]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f58:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004f5c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004f5e:	4b12      	ldr	r3, [pc, #72]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f60:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f64:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004f66:	4b10      	ldr	r3, [pc, #64]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f68:	2200      	movs	r2, #0
 8004f6a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004f6c:	4b0e      	ldr	r3, [pc, #56]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f6e:	2200      	movs	r2, #0
 8004f70:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004f72:	480d      	ldr	r0, [pc, #52]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f74:	f001 f846 	bl	8006004 <HAL_DMA_Init>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d001      	beq.n	8004f82 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8004f7e:	f7ff ff11 	bl	8004da4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a08      	ldr	r2, [pc, #32]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f86:	639a      	str	r2, [r3, #56]	; 0x38
 8004f88:	4a07      	ldr	r2, [pc, #28]	; (8004fa8 <HAL_ADC_MspInit+0x120>)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004f8e:	bf00      	nop
 8004f90:	3728      	adds	r7, #40	; 0x28
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	40012000 	.word	0x40012000
 8004f9c:	40023800 	.word	0x40023800
 8004fa0:	40020000 	.word	0x40020000
 8004fa4:	40020400 	.word	0x40020400
 8004fa8:	20000488 	.word	0x20000488
 8004fac:	40026410 	.word	0x40026410

08004fb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b08a      	sub	sp, #40	; 0x28
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fb8:	f107 0314 	add.w	r3, r7, #20
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	601a      	str	r2, [r3, #0]
 8004fc0:	605a      	str	r2, [r3, #4]
 8004fc2:	609a      	str	r2, [r3, #8]
 8004fc4:	60da      	str	r2, [r3, #12]
 8004fc6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a19      	ldr	r2, [pc, #100]	; (8005034 <HAL_I2C_MspInit+0x84>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d12c      	bne.n	800502c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	613b      	str	r3, [r7, #16]
 8004fd6:	4b18      	ldr	r3, [pc, #96]	; (8005038 <HAL_I2C_MspInit+0x88>)
 8004fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fda:	4a17      	ldr	r2, [pc, #92]	; (8005038 <HAL_I2C_MspInit+0x88>)
 8004fdc:	f043 0302 	orr.w	r3, r3, #2
 8004fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8004fe2:	4b15      	ldr	r3, [pc, #84]	; (8005038 <HAL_I2C_MspInit+0x88>)
 8004fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe6:	f003 0302 	and.w	r3, r3, #2
 8004fea:	613b      	str	r3, [r7, #16]
 8004fec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004fee:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004ff2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ff4:	2312      	movs	r3, #18
 8004ff6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005000:	2304      	movs	r3, #4
 8005002:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005004:	f107 0314 	add.w	r3, r7, #20
 8005008:	4619      	mov	r1, r3
 800500a:	480c      	ldr	r0, [pc, #48]	; (800503c <HAL_I2C_MspInit+0x8c>)
 800500c:	f001 fc08 	bl	8006820 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005010:	2300      	movs	r3, #0
 8005012:	60fb      	str	r3, [r7, #12]
 8005014:	4b08      	ldr	r3, [pc, #32]	; (8005038 <HAL_I2C_MspInit+0x88>)
 8005016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005018:	4a07      	ldr	r2, [pc, #28]	; (8005038 <HAL_I2C_MspInit+0x88>)
 800501a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800501e:	6413      	str	r3, [r2, #64]	; 0x40
 8005020:	4b05      	ldr	r3, [pc, #20]	; (8005038 <HAL_I2C_MspInit+0x88>)
 8005022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005024:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800502c:	bf00      	nop
 800502e:	3728      	adds	r7, #40	; 0x28
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	40005400 	.word	0x40005400
 8005038:	40023800 	.word	0x40023800
 800503c:	40020400 	.word	0x40020400

08005040 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b08a      	sub	sp, #40	; 0x28
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005048:	f107 0314 	add.w	r3, r7, #20
 800504c:	2200      	movs	r2, #0
 800504e:	601a      	str	r2, [r3, #0]
 8005050:	605a      	str	r2, [r3, #4]
 8005052:	609a      	str	r2, [r3, #8]
 8005054:	60da      	str	r2, [r3, #12]
 8005056:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005060:	d12b      	bne.n	80050ba <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005062:	2300      	movs	r3, #0
 8005064:	613b      	str	r3, [r7, #16]
 8005066:	4b17      	ldr	r3, [pc, #92]	; (80050c4 <HAL_TIM_Encoder_MspInit+0x84>)
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	4a16      	ldr	r2, [pc, #88]	; (80050c4 <HAL_TIM_Encoder_MspInit+0x84>)
 800506c:	f043 0301 	orr.w	r3, r3, #1
 8005070:	6413      	str	r3, [r2, #64]	; 0x40
 8005072:	4b14      	ldr	r3, [pc, #80]	; (80050c4 <HAL_TIM_Encoder_MspInit+0x84>)
 8005074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	613b      	str	r3, [r7, #16]
 800507c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800507e:	2300      	movs	r3, #0
 8005080:	60fb      	str	r3, [r7, #12]
 8005082:	4b10      	ldr	r3, [pc, #64]	; (80050c4 <HAL_TIM_Encoder_MspInit+0x84>)
 8005084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005086:	4a0f      	ldr	r2, [pc, #60]	; (80050c4 <HAL_TIM_Encoder_MspInit+0x84>)
 8005088:	f043 0301 	orr.w	r3, r3, #1
 800508c:	6313      	str	r3, [r2, #48]	; 0x30
 800508e:	4b0d      	ldr	r3, [pc, #52]	; (80050c4 <HAL_TIM_Encoder_MspInit+0x84>)
 8005090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	60fb      	str	r3, [r7, #12]
 8005098:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Encoder_B_Pin|Encoder_A_Pin;
 800509a:	2303      	movs	r3, #3
 800509c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800509e:	2302      	movs	r3, #2
 80050a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050a2:	2300      	movs	r3, #0
 80050a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050a6:	2300      	movs	r3, #0
 80050a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80050aa:	2301      	movs	r3, #1
 80050ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050ae:	f107 0314 	add.w	r3, r7, #20
 80050b2:	4619      	mov	r1, r3
 80050b4:	4804      	ldr	r0, [pc, #16]	; (80050c8 <HAL_TIM_Encoder_MspInit+0x88>)
 80050b6:	f001 fbb3 	bl	8006820 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80050ba:	bf00      	nop
 80050bc:	3728      	adds	r7, #40	; 0x28
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	40023800 	.word	0x40023800
 80050c8:	40020000 	.word	0x40020000

080050cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b086      	sub	sp, #24
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a34      	ldr	r2, [pc, #208]	; (80051ac <HAL_TIM_Base_MspInit+0xe0>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d116      	bne.n	800510c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80050de:	2300      	movs	r3, #0
 80050e0:	617b      	str	r3, [r7, #20]
 80050e2:	4b33      	ldr	r3, [pc, #204]	; (80051b0 <HAL_TIM_Base_MspInit+0xe4>)
 80050e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e6:	4a32      	ldr	r2, [pc, #200]	; (80051b0 <HAL_TIM_Base_MspInit+0xe4>)
 80050e8:	f043 0302 	orr.w	r3, r3, #2
 80050ec:	6413      	str	r3, [r2, #64]	; 0x40
 80050ee:	4b30      	ldr	r3, [pc, #192]	; (80051b0 <HAL_TIM_Base_MspInit+0xe4>)
 80050f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f2:	f003 0302 	and.w	r3, r3, #2
 80050f6:	617b      	str	r3, [r7, #20]
 80050f8:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80050fa:	2200      	movs	r2, #0
 80050fc:	2100      	movs	r1, #0
 80050fe:	201d      	movs	r0, #29
 8005100:	f000 ff49 	bl	8005f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005104:	201d      	movs	r0, #29
 8005106:	f000 ff62 	bl	8005fce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800510a:	e04a      	b.n	80051a2 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM4)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a28      	ldr	r2, [pc, #160]	; (80051b4 <HAL_TIM_Base_MspInit+0xe8>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d116      	bne.n	8005144 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005116:	2300      	movs	r3, #0
 8005118:	613b      	str	r3, [r7, #16]
 800511a:	4b25      	ldr	r3, [pc, #148]	; (80051b0 <HAL_TIM_Base_MspInit+0xe4>)
 800511c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511e:	4a24      	ldr	r2, [pc, #144]	; (80051b0 <HAL_TIM_Base_MspInit+0xe4>)
 8005120:	f043 0304 	orr.w	r3, r3, #4
 8005124:	6413      	str	r3, [r2, #64]	; 0x40
 8005126:	4b22      	ldr	r3, [pc, #136]	; (80051b0 <HAL_TIM_Base_MspInit+0xe4>)
 8005128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512a:	f003 0304 	and.w	r3, r3, #4
 800512e:	613b      	str	r3, [r7, #16]
 8005130:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005132:	2200      	movs	r2, #0
 8005134:	2100      	movs	r1, #0
 8005136:	201e      	movs	r0, #30
 8005138:	f000 ff2d 	bl	8005f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800513c:	201e      	movs	r0, #30
 800513e:	f000 ff46 	bl	8005fce <HAL_NVIC_EnableIRQ>
}
 8005142:	e02e      	b.n	80051a2 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM5)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a1b      	ldr	r2, [pc, #108]	; (80051b8 <HAL_TIM_Base_MspInit+0xec>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d10e      	bne.n	800516c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800514e:	2300      	movs	r3, #0
 8005150:	60fb      	str	r3, [r7, #12]
 8005152:	4b17      	ldr	r3, [pc, #92]	; (80051b0 <HAL_TIM_Base_MspInit+0xe4>)
 8005154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005156:	4a16      	ldr	r2, [pc, #88]	; (80051b0 <HAL_TIM_Base_MspInit+0xe4>)
 8005158:	f043 0308 	orr.w	r3, r3, #8
 800515c:	6413      	str	r3, [r2, #64]	; 0x40
 800515e:	4b14      	ldr	r3, [pc, #80]	; (80051b0 <HAL_TIM_Base_MspInit+0xe4>)
 8005160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005162:	f003 0308 	and.w	r3, r3, #8
 8005166:	60fb      	str	r3, [r7, #12]
 8005168:	68fb      	ldr	r3, [r7, #12]
}
 800516a:	e01a      	b.n	80051a2 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM11)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a12      	ldr	r2, [pc, #72]	; (80051bc <HAL_TIM_Base_MspInit+0xf0>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d115      	bne.n	80051a2 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8005176:	2300      	movs	r3, #0
 8005178:	60bb      	str	r3, [r7, #8]
 800517a:	4b0d      	ldr	r3, [pc, #52]	; (80051b0 <HAL_TIM_Base_MspInit+0xe4>)
 800517c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800517e:	4a0c      	ldr	r2, [pc, #48]	; (80051b0 <HAL_TIM_Base_MspInit+0xe4>)
 8005180:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005184:	6453      	str	r3, [r2, #68]	; 0x44
 8005186:	4b0a      	ldr	r3, [pc, #40]	; (80051b0 <HAL_TIM_Base_MspInit+0xe4>)
 8005188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800518a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800518e:	60bb      	str	r3, [r7, #8]
 8005190:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8005192:	2200      	movs	r2, #0
 8005194:	2100      	movs	r1, #0
 8005196:	201a      	movs	r0, #26
 8005198:	f000 fefd 	bl	8005f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800519c:	201a      	movs	r0, #26
 800519e:	f000 ff16 	bl	8005fce <HAL_NVIC_EnableIRQ>
}
 80051a2:	bf00      	nop
 80051a4:	3718      	adds	r7, #24
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	40000400 	.word	0x40000400
 80051b0:	40023800 	.word	0x40023800
 80051b4:	40000800 	.word	0x40000800
 80051b8:	40000c00 	.word	0x40000c00
 80051bc:	40014800 	.word	0x40014800

080051c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b088      	sub	sp, #32
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051c8:	f107 030c 	add.w	r3, r7, #12
 80051cc:	2200      	movs	r2, #0
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	605a      	str	r2, [r3, #4]
 80051d2:	609a      	str	r2, [r3, #8]
 80051d4:	60da      	str	r2, [r3, #12]
 80051d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a12      	ldr	r2, [pc, #72]	; (8005228 <HAL_TIM_MspPostInit+0x68>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d11d      	bne.n	800521e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051e2:	2300      	movs	r3, #0
 80051e4:	60bb      	str	r3, [r7, #8]
 80051e6:	4b11      	ldr	r3, [pc, #68]	; (800522c <HAL_TIM_MspPostInit+0x6c>)
 80051e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ea:	4a10      	ldr	r2, [pc, #64]	; (800522c <HAL_TIM_MspPostInit+0x6c>)
 80051ec:	f043 0302 	orr.w	r3, r3, #2
 80051f0:	6313      	str	r3, [r2, #48]	; 0x30
 80051f2:	4b0e      	ldr	r3, [pc, #56]	; (800522c <HAL_TIM_MspPostInit+0x6c>)
 80051f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051f6:	f003 0302 	and.w	r3, r3, #2
 80051fa:	60bb      	str	r3, [r7, #8]
 80051fc:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80051fe:	2340      	movs	r3, #64	; 0x40
 8005200:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005202:	2302      	movs	r3, #2
 8005204:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005206:	2300      	movs	r3, #0
 8005208:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800520a:	2300      	movs	r3, #0
 800520c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800520e:	2302      	movs	r3, #2
 8005210:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005212:	f107 030c 	add.w	r3, r7, #12
 8005216:	4619      	mov	r1, r3
 8005218:	4805      	ldr	r0, [pc, #20]	; (8005230 <HAL_TIM_MspPostInit+0x70>)
 800521a:	f001 fb01 	bl	8006820 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800521e:	bf00      	nop
 8005220:	3720      	adds	r7, #32
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	40000800 	.word	0x40000800
 800522c:	40023800 	.word	0x40023800
 8005230:	40020400 	.word	0x40020400

08005234 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b08a      	sub	sp, #40	; 0x28
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800523c:	f107 0314 	add.w	r3, r7, #20
 8005240:	2200      	movs	r2, #0
 8005242:	601a      	str	r2, [r3, #0]
 8005244:	605a      	str	r2, [r3, #4]
 8005246:	609a      	str	r2, [r3, #8]
 8005248:	60da      	str	r2, [r3, #12]
 800524a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a34      	ldr	r2, [pc, #208]	; (8005324 <HAL_UART_MspInit+0xf0>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d161      	bne.n	800531a <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005256:	2300      	movs	r3, #0
 8005258:	613b      	str	r3, [r7, #16]
 800525a:	4b33      	ldr	r3, [pc, #204]	; (8005328 <HAL_UART_MspInit+0xf4>)
 800525c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525e:	4a32      	ldr	r2, [pc, #200]	; (8005328 <HAL_UART_MspInit+0xf4>)
 8005260:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005264:	6413      	str	r3, [r2, #64]	; 0x40
 8005266:	4b30      	ldr	r3, [pc, #192]	; (8005328 <HAL_UART_MspInit+0xf4>)
 8005268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800526e:	613b      	str	r3, [r7, #16]
 8005270:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005272:	2300      	movs	r3, #0
 8005274:	60fb      	str	r3, [r7, #12]
 8005276:	4b2c      	ldr	r3, [pc, #176]	; (8005328 <HAL_UART_MspInit+0xf4>)
 8005278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800527a:	4a2b      	ldr	r2, [pc, #172]	; (8005328 <HAL_UART_MspInit+0xf4>)
 800527c:	f043 0301 	orr.w	r3, r3, #1
 8005280:	6313      	str	r3, [r2, #48]	; 0x30
 8005282:	4b29      	ldr	r3, [pc, #164]	; (8005328 <HAL_UART_MspInit+0xf4>)
 8005284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005286:	f003 0301 	and.w	r3, r3, #1
 800528a:	60fb      	str	r3, [r7, #12]
 800528c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800528e:	230c      	movs	r3, #12
 8005290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005292:	2302      	movs	r3, #2
 8005294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005296:	2300      	movs	r3, #0
 8005298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800529a:	2303      	movs	r3, #3
 800529c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800529e:	2307      	movs	r3, #7
 80052a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052a2:	f107 0314 	add.w	r3, r7, #20
 80052a6:	4619      	mov	r1, r3
 80052a8:	4820      	ldr	r0, [pc, #128]	; (800532c <HAL_UART_MspInit+0xf8>)
 80052aa:	f001 fab9 	bl	8006820 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80052ae:	4b20      	ldr	r3, [pc, #128]	; (8005330 <HAL_UART_MspInit+0xfc>)
 80052b0:	4a20      	ldr	r2, [pc, #128]	; (8005334 <HAL_UART_MspInit+0x100>)
 80052b2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80052b4:	4b1e      	ldr	r3, [pc, #120]	; (8005330 <HAL_UART_MspInit+0xfc>)
 80052b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80052ba:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80052bc:	4b1c      	ldr	r3, [pc, #112]	; (8005330 <HAL_UART_MspInit+0xfc>)
 80052be:	2240      	movs	r2, #64	; 0x40
 80052c0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80052c2:	4b1b      	ldr	r3, [pc, #108]	; (8005330 <HAL_UART_MspInit+0xfc>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80052c8:	4b19      	ldr	r3, [pc, #100]	; (8005330 <HAL_UART_MspInit+0xfc>)
 80052ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80052ce:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80052d0:	4b17      	ldr	r3, [pc, #92]	; (8005330 <HAL_UART_MspInit+0xfc>)
 80052d2:	2200      	movs	r2, #0
 80052d4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80052d6:	4b16      	ldr	r3, [pc, #88]	; (8005330 <HAL_UART_MspInit+0xfc>)
 80052d8:	2200      	movs	r2, #0
 80052da:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80052dc:	4b14      	ldr	r3, [pc, #80]	; (8005330 <HAL_UART_MspInit+0xfc>)
 80052de:	2200      	movs	r2, #0
 80052e0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80052e2:	4b13      	ldr	r3, [pc, #76]	; (8005330 <HAL_UART_MspInit+0xfc>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80052e8:	4b11      	ldr	r3, [pc, #68]	; (8005330 <HAL_UART_MspInit+0xfc>)
 80052ea:	2200      	movs	r2, #0
 80052ec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80052ee:	4810      	ldr	r0, [pc, #64]	; (8005330 <HAL_UART_MspInit+0xfc>)
 80052f0:	f000 fe88 	bl	8006004 <HAL_DMA_Init>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80052fa:	f7ff fd53 	bl	8004da4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a0b      	ldr	r2, [pc, #44]	; (8005330 <HAL_UART_MspInit+0xfc>)
 8005302:	635a      	str	r2, [r3, #52]	; 0x34
 8005304:	4a0a      	ldr	r2, [pc, #40]	; (8005330 <HAL_UART_MspInit+0xfc>)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800530a:	2200      	movs	r2, #0
 800530c:	2100      	movs	r1, #0
 800530e:	2026      	movs	r0, #38	; 0x26
 8005310:	f000 fe41 	bl	8005f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005314:	2026      	movs	r0, #38	; 0x26
 8005316:	f000 fe5a 	bl	8005fce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800531a:	bf00      	nop
 800531c:	3728      	adds	r7, #40	; 0x28
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	40004400 	.word	0x40004400
 8005328:	40023800 	.word	0x40023800
 800532c:	40020000 	.word	0x40020000
 8005330:	20000934 	.word	0x20000934
 8005334:	400260a0 	.word	0x400260a0

08005338 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005338:	b480      	push	{r7}
 800533a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800533c:	e7fe      	b.n	800533c <NMI_Handler+0x4>

0800533e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800533e:	b480      	push	{r7}
 8005340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005342:	e7fe      	b.n	8005342 <HardFault_Handler+0x4>

08005344 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005344:	b480      	push	{r7}
 8005346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005348:	e7fe      	b.n	8005348 <MemManage_Handler+0x4>

0800534a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800534a:	b480      	push	{r7}
 800534c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800534e:	e7fe      	b.n	800534e <BusFault_Handler+0x4>

08005350 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005350:	b480      	push	{r7}
 8005352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005354:	e7fe      	b.n	8005354 <UsageFault_Handler+0x4>

08005356 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005356:	b480      	push	{r7}
 8005358:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800535a:	bf00      	nop
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005364:	b480      	push	{r7}
 8005366:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005368:	bf00      	nop
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr

08005372 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005372:	b480      	push	{r7}
 8005374:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005376:	bf00      	nop
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005384:	f000 f90a 	bl	800559c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005388:	bf00      	nop
 800538a:	bd80      	pop	{r7, pc}

0800538c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005390:	4802      	ldr	r0, [pc, #8]	; (800539c <DMA1_Stream6_IRQHandler+0x10>)
 8005392:	f000 ffcf 	bl	8006334 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8005396:	bf00      	nop
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	20000934 	.word	0x20000934

080053a0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80053a4:	4802      	ldr	r0, [pc, #8]	; (80053b0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80053a6:	f003 fce7 	bl	8008d78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80053aa:	bf00      	nop
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	2000080c 	.word	0x2000080c

080053b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80053b8:	4802      	ldr	r0, [pc, #8]	; (80053c4 <TIM3_IRQHandler+0x10>)
 80053ba:	f003 fcdd 	bl	8008d78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80053be:	bf00      	nop
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	200005f0 	.word	0x200005f0

080053c8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80053cc:	4802      	ldr	r0, [pc, #8]	; (80053d8 <TIM4_IRQHandler+0x10>)
 80053ce:	f003 fcd3 	bl	8008d78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80053d2:	bf00      	nop
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	200006a4 	.word	0x200006a4

080053dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80053e0:	4802      	ldr	r0, [pc, #8]	; (80053ec <USART2_IRQHandler+0x10>)
 80053e2:	f004 ff7f 	bl	800a2e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80053e6:	bf00      	nop
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	200008c0 	.word	0x200008c0

080053f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80053f4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80053f8:	f001 fbc8 	bl	8006b8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80053fc:	bf00      	nop
 80053fe:	bd80      	pop	{r7, pc}

08005400 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005404:	4802      	ldr	r0, [pc, #8]	; (8005410 <DMA2_Stream0_IRQHandler+0x10>)
 8005406:	f000 ff95 	bl	8006334 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800540a:	bf00      	nop
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	20000488 	.word	0x20000488

08005414 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b086      	sub	sp, #24
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800541c:	4a14      	ldr	r2, [pc, #80]	; (8005470 <_sbrk+0x5c>)
 800541e:	4b15      	ldr	r3, [pc, #84]	; (8005474 <_sbrk+0x60>)
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005428:	4b13      	ldr	r3, [pc, #76]	; (8005478 <_sbrk+0x64>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d102      	bne.n	8005436 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005430:	4b11      	ldr	r3, [pc, #68]	; (8005478 <_sbrk+0x64>)
 8005432:	4a12      	ldr	r2, [pc, #72]	; (800547c <_sbrk+0x68>)
 8005434:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005436:	4b10      	ldr	r3, [pc, #64]	; (8005478 <_sbrk+0x64>)
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4413      	add	r3, r2
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	429a      	cmp	r2, r3
 8005442:	d207      	bcs.n	8005454 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005444:	f005 ff9c 	bl	800b380 <__errno>
 8005448:	4603      	mov	r3, r0
 800544a:	220c      	movs	r2, #12
 800544c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800544e:	f04f 33ff 	mov.w	r3, #4294967295
 8005452:	e009      	b.n	8005468 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005454:	4b08      	ldr	r3, [pc, #32]	; (8005478 <_sbrk+0x64>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800545a:	4b07      	ldr	r3, [pc, #28]	; (8005478 <_sbrk+0x64>)
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4413      	add	r3, r2
 8005462:	4a05      	ldr	r2, [pc, #20]	; (8005478 <_sbrk+0x64>)
 8005464:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005466:	68fb      	ldr	r3, [r7, #12]
}
 8005468:	4618      	mov	r0, r3
 800546a:	3718      	adds	r7, #24
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	20020000 	.word	0x20020000
 8005474:	00000400 	.word	0x00000400
 8005478:	20001384 	.word	0x20001384
 800547c:	200013a0 	.word	0x200013a0

08005480 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005480:	b480      	push	{r7}
 8005482:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005484:	4b06      	ldr	r3, [pc, #24]	; (80054a0 <SystemInit+0x20>)
 8005486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800548a:	4a05      	ldr	r2, [pc, #20]	; (80054a0 <SystemInit+0x20>)
 800548c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005490:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005494:	bf00      	nop
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop
 80054a0:	e000ed00 	.word	0xe000ed00

080054a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80054a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80054dc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80054a8:	480d      	ldr	r0, [pc, #52]	; (80054e0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80054aa:	490e      	ldr	r1, [pc, #56]	; (80054e4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80054ac:	4a0e      	ldr	r2, [pc, #56]	; (80054e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80054ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80054b0:	e002      	b.n	80054b8 <LoopCopyDataInit>

080054b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80054b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80054b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80054b6:	3304      	adds	r3, #4

080054b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80054b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80054ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80054bc:	d3f9      	bcc.n	80054b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80054be:	4a0b      	ldr	r2, [pc, #44]	; (80054ec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80054c0:	4c0b      	ldr	r4, [pc, #44]	; (80054f0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80054c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80054c4:	e001      	b.n	80054ca <LoopFillZerobss>

080054c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80054c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80054c8:	3204      	adds	r2, #4

080054ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80054ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80054cc:	d3fb      	bcc.n	80054c6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80054ce:	f7ff ffd7 	bl	8005480 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80054d2:	f005 ff5b 	bl	800b38c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80054d6:	f7fc fe2f 	bl	8002138 <main>
  bx  lr    
 80054da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80054dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80054e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80054e4:	20000420 	.word	0x20000420
  ldr r2, =_sidata
 80054e8:	0800dc90 	.word	0x0800dc90
  ldr r2, =_sbss
 80054ec:	20000420 	.word	0x20000420
  ldr r4, =_ebss
 80054f0:	2000139c 	.word	0x2000139c

080054f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80054f4:	e7fe      	b.n	80054f4 <ADC_IRQHandler>
	...

080054f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80054fc:	4b0e      	ldr	r3, [pc, #56]	; (8005538 <HAL_Init+0x40>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a0d      	ldr	r2, [pc, #52]	; (8005538 <HAL_Init+0x40>)
 8005502:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005506:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005508:	4b0b      	ldr	r3, [pc, #44]	; (8005538 <HAL_Init+0x40>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a0a      	ldr	r2, [pc, #40]	; (8005538 <HAL_Init+0x40>)
 800550e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005512:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005514:	4b08      	ldr	r3, [pc, #32]	; (8005538 <HAL_Init+0x40>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a07      	ldr	r2, [pc, #28]	; (8005538 <HAL_Init+0x40>)
 800551a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800551e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005520:	2003      	movs	r0, #3
 8005522:	f000 fd2d 	bl	8005f80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005526:	2000      	movs	r0, #0
 8005528:	f000 f808 	bl	800553c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800552c:	f7ff fc84 	bl	8004e38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	40023c00 	.word	0x40023c00

0800553c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005544:	4b12      	ldr	r3, [pc, #72]	; (8005590 <HAL_InitTick+0x54>)
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	4b12      	ldr	r3, [pc, #72]	; (8005594 <HAL_InitTick+0x58>)
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	4619      	mov	r1, r3
 800554e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005552:	fbb3 f3f1 	udiv	r3, r3, r1
 8005556:	fbb2 f3f3 	udiv	r3, r2, r3
 800555a:	4618      	mov	r0, r3
 800555c:	f000 fd45 	bl	8005fea <HAL_SYSTICK_Config>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d001      	beq.n	800556a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e00e      	b.n	8005588 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2b0f      	cmp	r3, #15
 800556e:	d80a      	bhi.n	8005586 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005570:	2200      	movs	r2, #0
 8005572:	6879      	ldr	r1, [r7, #4]
 8005574:	f04f 30ff 	mov.w	r0, #4294967295
 8005578:	f000 fd0d 	bl	8005f96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800557c:	4a06      	ldr	r2, [pc, #24]	; (8005598 <HAL_InitTick+0x5c>)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005582:	2300      	movs	r3, #0
 8005584:	e000      	b.n	8005588 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
}
 8005588:	4618      	mov	r0, r3
 800558a:	3708      	adds	r7, #8
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}
 8005590:	200003b0 	.word	0x200003b0
 8005594:	200003b8 	.word	0x200003b8
 8005598:	200003b4 	.word	0x200003b4

0800559c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800559c:	b480      	push	{r7}
 800559e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80055a0:	4b06      	ldr	r3, [pc, #24]	; (80055bc <HAL_IncTick+0x20>)
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	461a      	mov	r2, r3
 80055a6:	4b06      	ldr	r3, [pc, #24]	; (80055c0 <HAL_IncTick+0x24>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4413      	add	r3, r2
 80055ac:	4a04      	ldr	r2, [pc, #16]	; (80055c0 <HAL_IncTick+0x24>)
 80055ae:	6013      	str	r3, [r2, #0]
}
 80055b0:	bf00      	nop
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr
 80055ba:	bf00      	nop
 80055bc:	200003b8 	.word	0x200003b8
 80055c0:	20001388 	.word	0x20001388

080055c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055c4:	b480      	push	{r7}
 80055c6:	af00      	add	r7, sp, #0
  return uwTick;
 80055c8:	4b03      	ldr	r3, [pc, #12]	; (80055d8 <HAL_GetTick+0x14>)
 80055ca:	681b      	ldr	r3, [r3, #0]
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	20001388 	.word	0x20001388

080055dc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055e4:	2300      	movs	r3, #0
 80055e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d101      	bne.n	80055f2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e033      	b.n	800565a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d109      	bne.n	800560e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7ff fc44 	bl	8004e88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005612:	f003 0310 	and.w	r3, r3, #16
 8005616:	2b00      	cmp	r3, #0
 8005618:	d118      	bne.n	800564c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005622:	f023 0302 	bic.w	r3, r3, #2
 8005626:	f043 0202 	orr.w	r2, r3, #2
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 fa58 	bl	8005ae4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563e:	f023 0303 	bic.w	r3, r3, #3
 8005642:	f043 0201 	orr.w	r2, r3, #1
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	641a      	str	r2, [r3, #64]	; 0x40
 800564a:	e001      	b.n	8005650 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005658:	7bfb      	ldrb	r3, [r7, #15]
}
 800565a:	4618      	mov	r0, r3
 800565c:	3710      	adds	r7, #16
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
	...

08005664 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005670:	2300      	movs	r3, #0
 8005672:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800567a:	2b01      	cmp	r3, #1
 800567c:	d101      	bne.n	8005682 <HAL_ADC_Start_DMA+0x1e>
 800567e:	2302      	movs	r3, #2
 8005680:	e0ce      	b.n	8005820 <HAL_ADC_Start_DMA+0x1bc>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2201      	movs	r2, #1
 8005686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	f003 0301 	and.w	r3, r3, #1
 8005694:	2b01      	cmp	r3, #1
 8005696:	d018      	beq.n	80056ca <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	689a      	ldr	r2, [r3, #8]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f042 0201 	orr.w	r2, r2, #1
 80056a6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80056a8:	4b5f      	ldr	r3, [pc, #380]	; (8005828 <HAL_ADC_Start_DMA+0x1c4>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a5f      	ldr	r2, [pc, #380]	; (800582c <HAL_ADC_Start_DMA+0x1c8>)
 80056ae:	fba2 2303 	umull	r2, r3, r2, r3
 80056b2:	0c9a      	lsrs	r2, r3, #18
 80056b4:	4613      	mov	r3, r2
 80056b6:	005b      	lsls	r3, r3, #1
 80056b8:	4413      	add	r3, r2
 80056ba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80056bc:	e002      	b.n	80056c4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	3b01      	subs	r3, #1
 80056c2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1f9      	bne.n	80056be <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056d8:	d107      	bne.n	80056ea <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	689a      	ldr	r2, [r3, #8]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056e8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	f003 0301 	and.w	r3, r3, #1
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	f040 8086 	bne.w	8005806 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005702:	f023 0301 	bic.w	r3, r3, #1
 8005706:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005718:	2b00      	cmp	r3, #0
 800571a:	d007      	beq.n	800572c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005720:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005724:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005730:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005734:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005738:	d106      	bne.n	8005748 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800573e:	f023 0206 	bic.w	r2, r3, #6
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	645a      	str	r2, [r3, #68]	; 0x44
 8005746:	e002      	b.n	800574e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005756:	4b36      	ldr	r3, [pc, #216]	; (8005830 <HAL_ADC_Start_DMA+0x1cc>)
 8005758:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575e:	4a35      	ldr	r2, [pc, #212]	; (8005834 <HAL_ADC_Start_DMA+0x1d0>)
 8005760:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005766:	4a34      	ldr	r2, [pc, #208]	; (8005838 <HAL_ADC_Start_DMA+0x1d4>)
 8005768:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800576e:	4a33      	ldr	r2, [pc, #204]	; (800583c <HAL_ADC_Start_DMA+0x1d8>)
 8005770:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800577a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	685a      	ldr	r2, [r3, #4]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800578a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	689a      	ldr	r2, [r3, #8]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800579a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	334c      	adds	r3, #76	; 0x4c
 80057a6:	4619      	mov	r1, r3
 80057a8:	68ba      	ldr	r2, [r7, #8]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f000 fcd8 	bl	8006160 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	f003 031f 	and.w	r3, r3, #31
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d10f      	bne.n	80057dc <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d129      	bne.n	800581e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689a      	ldr	r2, [r3, #8]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80057d8:	609a      	str	r2, [r3, #8]
 80057da:	e020      	b.n	800581e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a17      	ldr	r2, [pc, #92]	; (8005840 <HAL_ADC_Start_DMA+0x1dc>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d11b      	bne.n	800581e <HAL_ADC_Start_DMA+0x1ba>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d114      	bne.n	800581e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	689a      	ldr	r2, [r3, #8]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005802:	609a      	str	r2, [r3, #8]
 8005804:	e00b      	b.n	800581e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580a:	f043 0210 	orr.w	r2, r3, #16
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005816:	f043 0201 	orr.w	r2, r3, #1
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800581e:	2300      	movs	r3, #0
}
 8005820:	4618      	mov	r0, r3
 8005822:	3718      	adds	r7, #24
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}
 8005828:	200003b0 	.word	0x200003b0
 800582c:	431bde83 	.word	0x431bde83
 8005830:	40012300 	.word	0x40012300
 8005834:	08005cdd 	.word	0x08005cdd
 8005838:	08005d97 	.word	0x08005d97
 800583c:	08005db3 	.word	0x08005db3
 8005840:	40012000 	.word	0x40012000

08005844 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005880:	b480      	push	{r7}
 8005882:	b085      	sub	sp, #20
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800588a:	2300      	movs	r3, #0
 800588c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005894:	2b01      	cmp	r3, #1
 8005896:	d101      	bne.n	800589c <HAL_ADC_ConfigChannel+0x1c>
 8005898:	2302      	movs	r3, #2
 800589a:	e113      	b.n	8005ac4 <HAL_ADC_ConfigChannel+0x244>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2b09      	cmp	r3, #9
 80058aa:	d925      	bls.n	80058f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68d9      	ldr	r1, [r3, #12]
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	461a      	mov	r2, r3
 80058ba:	4613      	mov	r3, r2
 80058bc:	005b      	lsls	r3, r3, #1
 80058be:	4413      	add	r3, r2
 80058c0:	3b1e      	subs	r3, #30
 80058c2:	2207      	movs	r2, #7
 80058c4:	fa02 f303 	lsl.w	r3, r2, r3
 80058c8:	43da      	mvns	r2, r3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	400a      	ands	r2, r1
 80058d0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68d9      	ldr	r1, [r3, #12]
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	689a      	ldr	r2, [r3, #8]
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	4618      	mov	r0, r3
 80058e4:	4603      	mov	r3, r0
 80058e6:	005b      	lsls	r3, r3, #1
 80058e8:	4403      	add	r3, r0
 80058ea:	3b1e      	subs	r3, #30
 80058ec:	409a      	lsls	r2, r3
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	430a      	orrs	r2, r1
 80058f4:	60da      	str	r2, [r3, #12]
 80058f6:	e022      	b.n	800593e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	6919      	ldr	r1, [r3, #16]
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	b29b      	uxth	r3, r3
 8005904:	461a      	mov	r2, r3
 8005906:	4613      	mov	r3, r2
 8005908:	005b      	lsls	r3, r3, #1
 800590a:	4413      	add	r3, r2
 800590c:	2207      	movs	r2, #7
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	43da      	mvns	r2, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	400a      	ands	r2, r1
 800591a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	6919      	ldr	r1, [r3, #16]
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	689a      	ldr	r2, [r3, #8]
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	b29b      	uxth	r3, r3
 800592c:	4618      	mov	r0, r3
 800592e:	4603      	mov	r3, r0
 8005930:	005b      	lsls	r3, r3, #1
 8005932:	4403      	add	r3, r0
 8005934:	409a      	lsls	r2, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	430a      	orrs	r2, r1
 800593c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	2b06      	cmp	r3, #6
 8005944:	d824      	bhi.n	8005990 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	4613      	mov	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	4413      	add	r3, r2
 8005956:	3b05      	subs	r3, #5
 8005958:	221f      	movs	r2, #31
 800595a:	fa02 f303 	lsl.w	r3, r2, r3
 800595e:	43da      	mvns	r2, r3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	400a      	ands	r2, r1
 8005966:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	b29b      	uxth	r3, r3
 8005974:	4618      	mov	r0, r3
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	685a      	ldr	r2, [r3, #4]
 800597a:	4613      	mov	r3, r2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	4413      	add	r3, r2
 8005980:	3b05      	subs	r3, #5
 8005982:	fa00 f203 	lsl.w	r2, r0, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	635a      	str	r2, [r3, #52]	; 0x34
 800598e:	e04c      	b.n	8005a2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	2b0c      	cmp	r3, #12
 8005996:	d824      	bhi.n	80059e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	685a      	ldr	r2, [r3, #4]
 80059a2:	4613      	mov	r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	4413      	add	r3, r2
 80059a8:	3b23      	subs	r3, #35	; 0x23
 80059aa:	221f      	movs	r2, #31
 80059ac:	fa02 f303 	lsl.w	r3, r2, r3
 80059b0:	43da      	mvns	r2, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	400a      	ands	r2, r1
 80059b8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	4618      	mov	r0, r3
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	4613      	mov	r3, r2
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	4413      	add	r3, r2
 80059d2:	3b23      	subs	r3, #35	; 0x23
 80059d4:	fa00 f203 	lsl.w	r2, r0, r3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	430a      	orrs	r2, r1
 80059de:	631a      	str	r2, [r3, #48]	; 0x30
 80059e0:	e023      	b.n	8005a2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685a      	ldr	r2, [r3, #4]
 80059ec:	4613      	mov	r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4413      	add	r3, r2
 80059f2:	3b41      	subs	r3, #65	; 0x41
 80059f4:	221f      	movs	r2, #31
 80059f6:	fa02 f303 	lsl.w	r3, r2, r3
 80059fa:	43da      	mvns	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	400a      	ands	r2, r1
 8005a02:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	4618      	mov	r0, r3
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	685a      	ldr	r2, [r3, #4]
 8005a16:	4613      	mov	r3, r2
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	4413      	add	r3, r2
 8005a1c:	3b41      	subs	r3, #65	; 0x41
 8005a1e:	fa00 f203 	lsl.w	r2, r0, r3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	430a      	orrs	r2, r1
 8005a28:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a2a:	4b29      	ldr	r3, [pc, #164]	; (8005ad0 <HAL_ADC_ConfigChannel+0x250>)
 8005a2c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a28      	ldr	r2, [pc, #160]	; (8005ad4 <HAL_ADC_ConfigChannel+0x254>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d10f      	bne.n	8005a58 <HAL_ADC_ConfigChannel+0x1d8>
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2b12      	cmp	r3, #18
 8005a3e:	d10b      	bne.n	8005a58 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a1d      	ldr	r2, [pc, #116]	; (8005ad4 <HAL_ADC_ConfigChannel+0x254>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d12b      	bne.n	8005aba <HAL_ADC_ConfigChannel+0x23a>
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a1c      	ldr	r2, [pc, #112]	; (8005ad8 <HAL_ADC_ConfigChannel+0x258>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d003      	beq.n	8005a74 <HAL_ADC_ConfigChannel+0x1f4>
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2b11      	cmp	r3, #17
 8005a72:	d122      	bne.n	8005aba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a11      	ldr	r2, [pc, #68]	; (8005ad8 <HAL_ADC_ConfigChannel+0x258>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d111      	bne.n	8005aba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005a96:	4b11      	ldr	r3, [pc, #68]	; (8005adc <HAL_ADC_ConfigChannel+0x25c>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a11      	ldr	r2, [pc, #68]	; (8005ae0 <HAL_ADC_ConfigChannel+0x260>)
 8005a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa0:	0c9a      	lsrs	r2, r3, #18
 8005aa2:	4613      	mov	r3, r2
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	4413      	add	r3, r2
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005aac:	e002      	b.n	8005ab4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d1f9      	bne.n	8005aae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3714      	adds	r7, #20
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr
 8005ad0:	40012300 	.word	0x40012300
 8005ad4:	40012000 	.word	0x40012000
 8005ad8:	10000012 	.word	0x10000012
 8005adc:	200003b0 	.word	0x200003b0
 8005ae0:	431bde83 	.word	0x431bde83

08005ae4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b085      	sub	sp, #20
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005aec:	4b79      	ldr	r3, [pc, #484]	; (8005cd4 <ADC_Init+0x1f0>)
 8005aee:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	685a      	ldr	r2, [r3, #4]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	431a      	orrs	r2, r3
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b18:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	6859      	ldr	r1, [r3, #4]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	021a      	lsls	r2, r3, #8
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	685a      	ldr	r2, [r3, #4]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005b3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	6859      	ldr	r1, [r3, #4]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	689a      	ldr	r2, [r3, #8]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	430a      	orrs	r2, r1
 8005b4e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	689a      	ldr	r2, [r3, #8]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	6899      	ldr	r1, [r3, #8]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	68da      	ldr	r2, [r3, #12]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b76:	4a58      	ldr	r2, [pc, #352]	; (8005cd8 <ADC_Init+0x1f4>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d022      	beq.n	8005bc2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	689a      	ldr	r2, [r3, #8]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b8a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6899      	ldr	r1, [r3, #8]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	689a      	ldr	r2, [r3, #8]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005bac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	6899      	ldr	r1, [r3, #8]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	609a      	str	r2, [r3, #8]
 8005bc0:	e00f      	b.n	8005be2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	689a      	ldr	r2, [r3, #8]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005bd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	689a      	ldr	r2, [r3, #8]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005be0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	689a      	ldr	r2, [r3, #8]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f022 0202 	bic.w	r2, r2, #2
 8005bf0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	6899      	ldr	r1, [r3, #8]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	7e1b      	ldrb	r3, [r3, #24]
 8005bfc:	005a      	lsls	r2, r3, #1
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	430a      	orrs	r2, r1
 8005c04:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d01b      	beq.n	8005c48 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	685a      	ldr	r2, [r3, #4]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c1e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	685a      	ldr	r2, [r3, #4]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005c2e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6859      	ldr	r1, [r3, #4]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	035a      	lsls	r2, r3, #13
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	430a      	orrs	r2, r1
 8005c44:	605a      	str	r2, [r3, #4]
 8005c46:	e007      	b.n	8005c58 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685a      	ldr	r2, [r3, #4]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c56:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005c66:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	3b01      	subs	r3, #1
 8005c74:	051a      	lsls	r2, r3, #20
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	430a      	orrs	r2, r1
 8005c7c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689a      	ldr	r2, [r3, #8]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005c8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	6899      	ldr	r1, [r3, #8]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005c9a:	025a      	lsls	r2, r3, #9
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	430a      	orrs	r2, r1
 8005ca2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	689a      	ldr	r2, [r3, #8]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cb2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6899      	ldr	r1, [r3, #8]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	029a      	lsls	r2, r3, #10
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	609a      	str	r2, [r3, #8]
}
 8005cc8:	bf00      	nop
 8005cca:	3714      	adds	r7, #20
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr
 8005cd4:	40012300 	.word	0x40012300
 8005cd8:	0f000001 	.word	0x0f000001

08005cdc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cee:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d13c      	bne.n	8005d70 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d12b      	bne.n	8005d68 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d127      	bne.n	8005d68 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d1e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d006      	beq.n	8005d34 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d119      	bne.n	8005d68 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	685a      	ldr	r2, [r3, #4]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f022 0220 	bic.w	r2, r2, #32
 8005d42:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d105      	bne.n	8005d68 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d60:	f043 0201 	orr.w	r2, r3, #1
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005d68:	68f8      	ldr	r0, [r7, #12]
 8005d6a:	f7ff fd6b 	bl	8005844 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005d6e:	e00e      	b.n	8005d8e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d74:	f003 0310 	and.w	r3, r3, #16
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d003      	beq.n	8005d84 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005d7c:	68f8      	ldr	r0, [r7, #12]
 8005d7e:	f7ff fd75 	bl	800586c <HAL_ADC_ErrorCallback>
}
 8005d82:	e004      	b.n	8005d8e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	4798      	blx	r3
}
 8005d8e:	bf00      	nop
 8005d90:	3710      	adds	r7, #16
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}

08005d96 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005d96:	b580      	push	{r7, lr}
 8005d98:	b084      	sub	sp, #16
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f7ff fd57 	bl	8005858 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005daa:	bf00      	nop
 8005dac:	3710      	adds	r7, #16
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}

08005db2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005db2:	b580      	push	{r7, lr}
 8005db4:	b084      	sub	sp, #16
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dbe:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2240      	movs	r2, #64	; 0x40
 8005dc4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dca:	f043 0204 	orr.w	r2, r3, #4
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005dd2:	68f8      	ldr	r0, [r7, #12]
 8005dd4:	f7ff fd4a 	bl	800586c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005dd8:	bf00      	nop
 8005dda:	3710      	adds	r7, #16
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <__NVIC_SetPriorityGrouping>:
{
 8005de0:	b480      	push	{r7}
 8005de2:	b085      	sub	sp, #20
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f003 0307 	and.w	r3, r3, #7
 8005dee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005df0:	4b0c      	ldr	r3, [pc, #48]	; (8005e24 <__NVIC_SetPriorityGrouping+0x44>)
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005e0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e12:	4a04      	ldr	r2, [pc, #16]	; (8005e24 <__NVIC_SetPriorityGrouping+0x44>)
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	60d3      	str	r3, [r2, #12]
}
 8005e18:	bf00      	nop
 8005e1a:	3714      	adds	r7, #20
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr
 8005e24:	e000ed00 	.word	0xe000ed00

08005e28 <__NVIC_GetPriorityGrouping>:
{
 8005e28:	b480      	push	{r7}
 8005e2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e2c:	4b04      	ldr	r3, [pc, #16]	; (8005e40 <__NVIC_GetPriorityGrouping+0x18>)
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	0a1b      	lsrs	r3, r3, #8
 8005e32:	f003 0307 	and.w	r3, r3, #7
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr
 8005e40:	e000ed00 	.word	0xe000ed00

08005e44 <__NVIC_EnableIRQ>:
{
 8005e44:	b480      	push	{r7}
 8005e46:	b083      	sub	sp, #12
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	db0b      	blt.n	8005e6e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e56:	79fb      	ldrb	r3, [r7, #7]
 8005e58:	f003 021f 	and.w	r2, r3, #31
 8005e5c:	4907      	ldr	r1, [pc, #28]	; (8005e7c <__NVIC_EnableIRQ+0x38>)
 8005e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e62:	095b      	lsrs	r3, r3, #5
 8005e64:	2001      	movs	r0, #1
 8005e66:	fa00 f202 	lsl.w	r2, r0, r2
 8005e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005e6e:	bf00      	nop
 8005e70:	370c      	adds	r7, #12
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	e000e100 	.word	0xe000e100

08005e80 <__NVIC_SetPriority>:
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	4603      	mov	r3, r0
 8005e88:	6039      	str	r1, [r7, #0]
 8005e8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	db0a      	blt.n	8005eaa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	b2da      	uxtb	r2, r3
 8005e98:	490c      	ldr	r1, [pc, #48]	; (8005ecc <__NVIC_SetPriority+0x4c>)
 8005e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e9e:	0112      	lsls	r2, r2, #4
 8005ea0:	b2d2      	uxtb	r2, r2
 8005ea2:	440b      	add	r3, r1
 8005ea4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005ea8:	e00a      	b.n	8005ec0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	b2da      	uxtb	r2, r3
 8005eae:	4908      	ldr	r1, [pc, #32]	; (8005ed0 <__NVIC_SetPriority+0x50>)
 8005eb0:	79fb      	ldrb	r3, [r7, #7]
 8005eb2:	f003 030f 	and.w	r3, r3, #15
 8005eb6:	3b04      	subs	r3, #4
 8005eb8:	0112      	lsls	r2, r2, #4
 8005eba:	b2d2      	uxtb	r2, r2
 8005ebc:	440b      	add	r3, r1
 8005ebe:	761a      	strb	r2, [r3, #24]
}
 8005ec0:	bf00      	nop
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr
 8005ecc:	e000e100 	.word	0xe000e100
 8005ed0:	e000ed00 	.word	0xe000ed00

08005ed4 <NVIC_EncodePriority>:
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b089      	sub	sp, #36	; 0x24
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f003 0307 	and.w	r3, r3, #7
 8005ee6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	f1c3 0307 	rsb	r3, r3, #7
 8005eee:	2b04      	cmp	r3, #4
 8005ef0:	bf28      	it	cs
 8005ef2:	2304      	movcs	r3, #4
 8005ef4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	3304      	adds	r3, #4
 8005efa:	2b06      	cmp	r3, #6
 8005efc:	d902      	bls.n	8005f04 <NVIC_EncodePriority+0x30>
 8005efe:	69fb      	ldr	r3, [r7, #28]
 8005f00:	3b03      	subs	r3, #3
 8005f02:	e000      	b.n	8005f06 <NVIC_EncodePriority+0x32>
 8005f04:	2300      	movs	r3, #0
 8005f06:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f08:	f04f 32ff 	mov.w	r2, #4294967295
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f12:	43da      	mvns	r2, r3
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	401a      	ands	r2, r3
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	fa01 f303 	lsl.w	r3, r1, r3
 8005f26:	43d9      	mvns	r1, r3
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f2c:	4313      	orrs	r3, r2
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3724      	adds	r7, #36	; 0x24
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr
	...

08005f3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b082      	sub	sp, #8
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	3b01      	subs	r3, #1
 8005f48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005f4c:	d301      	bcc.n	8005f52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e00f      	b.n	8005f72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f52:	4a0a      	ldr	r2, [pc, #40]	; (8005f7c <SysTick_Config+0x40>)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	3b01      	subs	r3, #1
 8005f58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f5a:	210f      	movs	r1, #15
 8005f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f60:	f7ff ff8e 	bl	8005e80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f64:	4b05      	ldr	r3, [pc, #20]	; (8005f7c <SysTick_Config+0x40>)
 8005f66:	2200      	movs	r2, #0
 8005f68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f6a:	4b04      	ldr	r3, [pc, #16]	; (8005f7c <SysTick_Config+0x40>)
 8005f6c:	2207      	movs	r2, #7
 8005f6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	e000e010 	.word	0xe000e010

08005f80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b082      	sub	sp, #8
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f7ff ff29 	bl	8005de0 <__NVIC_SetPriorityGrouping>
}
 8005f8e:	bf00      	nop
 8005f90:	3708      	adds	r7, #8
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}

08005f96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005f96:	b580      	push	{r7, lr}
 8005f98:	b086      	sub	sp, #24
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	60b9      	str	r1, [r7, #8]
 8005fa0:	607a      	str	r2, [r7, #4]
 8005fa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005fa8:	f7ff ff3e 	bl	8005e28 <__NVIC_GetPriorityGrouping>
 8005fac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005fae:	687a      	ldr	r2, [r7, #4]
 8005fb0:	68b9      	ldr	r1, [r7, #8]
 8005fb2:	6978      	ldr	r0, [r7, #20]
 8005fb4:	f7ff ff8e 	bl	8005ed4 <NVIC_EncodePriority>
 8005fb8:	4602      	mov	r2, r0
 8005fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fbe:	4611      	mov	r1, r2
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f7ff ff5d 	bl	8005e80 <__NVIC_SetPriority>
}
 8005fc6:	bf00      	nop
 8005fc8:	3718      	adds	r7, #24
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}

08005fce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fce:	b580      	push	{r7, lr}
 8005fd0:	b082      	sub	sp, #8
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fdc:	4618      	mov	r0, r3
 8005fde:	f7ff ff31 	bl	8005e44 <__NVIC_EnableIRQ>
}
 8005fe2:	bf00      	nop
 8005fe4:	3708      	adds	r7, #8
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}

08005fea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b082      	sub	sp, #8
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f7ff ffa2 	bl	8005f3c <SysTick_Config>
 8005ff8:	4603      	mov	r3, r0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3708      	adds	r7, #8
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
	...

08006004 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b086      	sub	sp, #24
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800600c:	2300      	movs	r3, #0
 800600e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006010:	f7ff fad8 	bl	80055c4 <HAL_GetTick>
 8006014:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d101      	bne.n	8006020 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	e099      	b.n	8006154 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2202      	movs	r2, #2
 8006024:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f022 0201 	bic.w	r2, r2, #1
 800603e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006040:	e00f      	b.n	8006062 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006042:	f7ff fabf 	bl	80055c4 <HAL_GetTick>
 8006046:	4602      	mov	r2, r0
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	1ad3      	subs	r3, r2, r3
 800604c:	2b05      	cmp	r3, #5
 800604e:	d908      	bls.n	8006062 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2220      	movs	r2, #32
 8006054:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2203      	movs	r2, #3
 800605a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	e078      	b.n	8006154 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 0301 	and.w	r3, r3, #1
 800606c:	2b00      	cmp	r3, #0
 800606e:	d1e8      	bne.n	8006042 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006078:	697a      	ldr	r2, [r7, #20]
 800607a:	4b38      	ldr	r3, [pc, #224]	; (800615c <HAL_DMA_Init+0x158>)
 800607c:	4013      	ands	r3, r2
 800607e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800608e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	691b      	ldr	r3, [r3, #16]
 8006094:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800609a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	699b      	ldr	r3, [r3, #24]
 80060a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80060a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80060ae:	697a      	ldr	r2, [r7, #20]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b8:	2b04      	cmp	r3, #4
 80060ba:	d107      	bne.n	80060cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c4:	4313      	orrs	r3, r2
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	697a      	ldr	r2, [r7, #20]
 80060d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	695b      	ldr	r3, [r3, #20]
 80060da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	f023 0307 	bic.w	r3, r3, #7
 80060e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f2:	2b04      	cmp	r3, #4
 80060f4:	d117      	bne.n	8006126 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006104:	2b00      	cmp	r3, #0
 8006106:	d00e      	beq.n	8006126 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f000 fb0d 	bl	8006728 <DMA_CheckFifoParam>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d008      	beq.n	8006126 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2240      	movs	r2, #64	; 0x40
 8006118:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2201      	movs	r2, #1
 800611e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006122:	2301      	movs	r3, #1
 8006124:	e016      	b.n	8006154 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	697a      	ldr	r2, [r7, #20]
 800612c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 fac4 	bl	80066bc <DMA_CalcBaseAndBitshift>
 8006134:	4603      	mov	r3, r0
 8006136:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800613c:	223f      	movs	r2, #63	; 0x3f
 800613e:	409a      	lsls	r2, r3
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2201      	movs	r2, #1
 800614e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	4618      	mov	r0, r3
 8006156:	3718      	adds	r7, #24
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}
 800615c:	f010803f 	.word	0xf010803f

08006160 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b086      	sub	sp, #24
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
 800616c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800616e:	2300      	movs	r3, #0
 8006170:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006176:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800617e:	2b01      	cmp	r3, #1
 8006180:	d101      	bne.n	8006186 <HAL_DMA_Start_IT+0x26>
 8006182:	2302      	movs	r3, #2
 8006184:	e040      	b.n	8006208 <HAL_DMA_Start_IT+0xa8>
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2201      	movs	r2, #1
 800618a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2b01      	cmp	r3, #1
 8006198:	d12f      	bne.n	80061fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2202      	movs	r2, #2
 800619e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	68b9      	ldr	r1, [r7, #8]
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f000 fa56 	bl	8006660 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061b8:	223f      	movs	r2, #63	; 0x3f
 80061ba:	409a      	lsls	r2, r3
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f042 0216 	orr.w	r2, r2, #22
 80061ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d007      	beq.n	80061e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f042 0208 	orr.w	r2, r2, #8
 80061e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f042 0201 	orr.w	r2, r2, #1
 80061f6:	601a      	str	r2, [r3, #0]
 80061f8:	e005      	b.n	8006206 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2200      	movs	r2, #0
 80061fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006202:	2302      	movs	r3, #2
 8006204:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006206:	7dfb      	ldrb	r3, [r7, #23]
}
 8006208:	4618      	mov	r0, r3
 800620a:	3718      	adds	r7, #24
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800621c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800621e:	f7ff f9d1 	bl	80055c4 <HAL_GetTick>
 8006222:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800622a:	b2db      	uxtb	r3, r3
 800622c:	2b02      	cmp	r3, #2
 800622e:	d008      	beq.n	8006242 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2280      	movs	r2, #128	; 0x80
 8006234:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e052      	b.n	80062e8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f022 0216 	bic.w	r2, r2, #22
 8006250:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	695a      	ldr	r2, [r3, #20]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006260:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006266:	2b00      	cmp	r3, #0
 8006268:	d103      	bne.n	8006272 <HAL_DMA_Abort+0x62>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800626e:	2b00      	cmp	r3, #0
 8006270:	d007      	beq.n	8006282 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f022 0208 	bic.w	r2, r2, #8
 8006280:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f022 0201 	bic.w	r2, r2, #1
 8006290:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006292:	e013      	b.n	80062bc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006294:	f7ff f996 	bl	80055c4 <HAL_GetTick>
 8006298:	4602      	mov	r2, r0
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	1ad3      	subs	r3, r2, r3
 800629e:	2b05      	cmp	r3, #5
 80062a0:	d90c      	bls.n	80062bc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2220      	movs	r2, #32
 80062a6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2203      	movs	r2, #3
 80062ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80062b8:	2303      	movs	r3, #3
 80062ba:	e015      	b.n	80062e8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 0301 	and.w	r3, r3, #1
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d1e4      	bne.n	8006294 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062ce:	223f      	movs	r2, #63	; 0x3f
 80062d0:	409a      	lsls	r2, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2201      	movs	r2, #1
 80062da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2200      	movs	r2, #0
 80062e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3710      	adds	r7, #16
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	2b02      	cmp	r3, #2
 8006302:	d004      	beq.n	800630e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2280      	movs	r2, #128	; 0x80
 8006308:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e00c      	b.n	8006328 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2205      	movs	r2, #5
 8006312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 0201 	bic.w	r2, r2, #1
 8006324:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006326:	2300      	movs	r3, #0
}
 8006328:	4618      	mov	r0, r3
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b086      	sub	sp, #24
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800633c:	2300      	movs	r3, #0
 800633e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006340:	4b8e      	ldr	r3, [pc, #568]	; (800657c <HAL_DMA_IRQHandler+0x248>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a8e      	ldr	r2, [pc, #568]	; (8006580 <HAL_DMA_IRQHandler+0x24c>)
 8006346:	fba2 2303 	umull	r2, r3, r2, r3
 800634a:	0a9b      	lsrs	r3, r3, #10
 800634c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006352:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800635e:	2208      	movs	r2, #8
 8006360:	409a      	lsls	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	4013      	ands	r3, r2
 8006366:	2b00      	cmp	r3, #0
 8006368:	d01a      	beq.n	80063a0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0304 	and.w	r3, r3, #4
 8006374:	2b00      	cmp	r3, #0
 8006376:	d013      	beq.n	80063a0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f022 0204 	bic.w	r2, r2, #4
 8006386:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800638c:	2208      	movs	r2, #8
 800638e:	409a      	lsls	r2, r3
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006398:	f043 0201 	orr.w	r2, r3, #1
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063a4:	2201      	movs	r2, #1
 80063a6:	409a      	lsls	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	4013      	ands	r3, r2
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d012      	beq.n	80063d6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00b      	beq.n	80063d6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063c2:	2201      	movs	r2, #1
 80063c4:	409a      	lsls	r2, r3
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063ce:	f043 0202 	orr.w	r2, r3, #2
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063da:	2204      	movs	r2, #4
 80063dc:	409a      	lsls	r2, r3
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	4013      	ands	r3, r2
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d012      	beq.n	800640c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f003 0302 	and.w	r3, r3, #2
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d00b      	beq.n	800640c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063f8:	2204      	movs	r2, #4
 80063fa:	409a      	lsls	r2, r3
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006404:	f043 0204 	orr.w	r2, r3, #4
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006410:	2210      	movs	r2, #16
 8006412:	409a      	lsls	r2, r3
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	4013      	ands	r3, r2
 8006418:	2b00      	cmp	r3, #0
 800641a:	d043      	beq.n	80064a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f003 0308 	and.w	r3, r3, #8
 8006426:	2b00      	cmp	r3, #0
 8006428:	d03c      	beq.n	80064a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800642e:	2210      	movs	r2, #16
 8006430:	409a      	lsls	r2, r3
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006440:	2b00      	cmp	r3, #0
 8006442:	d018      	beq.n	8006476 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800644e:	2b00      	cmp	r3, #0
 8006450:	d108      	bne.n	8006464 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006456:	2b00      	cmp	r3, #0
 8006458:	d024      	beq.n	80064a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	4798      	blx	r3
 8006462:	e01f      	b.n	80064a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006468:	2b00      	cmp	r3, #0
 800646a:	d01b      	beq.n	80064a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	4798      	blx	r3
 8006474:	e016      	b.n	80064a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006480:	2b00      	cmp	r3, #0
 8006482:	d107      	bne.n	8006494 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f022 0208 	bic.w	r2, r2, #8
 8006492:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006498:	2b00      	cmp	r3, #0
 800649a:	d003      	beq.n	80064a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064a8:	2220      	movs	r2, #32
 80064aa:	409a      	lsls	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	4013      	ands	r3, r2
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	f000 808f 	beq.w	80065d4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 0310 	and.w	r3, r3, #16
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f000 8087 	beq.w	80065d4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064ca:	2220      	movs	r2, #32
 80064cc:	409a      	lsls	r2, r3
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	2b05      	cmp	r3, #5
 80064dc:	d136      	bne.n	800654c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f022 0216 	bic.w	r2, r2, #22
 80064ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	695a      	ldr	r2, [r3, #20]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006502:	2b00      	cmp	r3, #0
 8006504:	d103      	bne.n	800650e <HAL_DMA_IRQHandler+0x1da>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800650a:	2b00      	cmp	r3, #0
 800650c:	d007      	beq.n	800651e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f022 0208 	bic.w	r2, r2, #8
 800651c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006522:	223f      	movs	r2, #63	; 0x3f
 8006524:	409a      	lsls	r2, r3
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2201      	movs	r2, #1
 800652e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800653e:	2b00      	cmp	r3, #0
 8006540:	d07e      	beq.n	8006640 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	4798      	blx	r3
        }
        return;
 800654a:	e079      	b.n	8006640 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006556:	2b00      	cmp	r3, #0
 8006558:	d01d      	beq.n	8006596 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006564:	2b00      	cmp	r3, #0
 8006566:	d10d      	bne.n	8006584 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800656c:	2b00      	cmp	r3, #0
 800656e:	d031      	beq.n	80065d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	4798      	blx	r3
 8006578:	e02c      	b.n	80065d4 <HAL_DMA_IRQHandler+0x2a0>
 800657a:	bf00      	nop
 800657c:	200003b0 	.word	0x200003b0
 8006580:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006588:	2b00      	cmp	r3, #0
 800658a:	d023      	beq.n	80065d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	4798      	blx	r3
 8006594:	e01e      	b.n	80065d4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d10f      	bne.n	80065c4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f022 0210 	bic.w	r2, r2, #16
 80065b2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d003      	beq.n	80065d4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d032      	beq.n	8006642 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065e0:	f003 0301 	and.w	r3, r3, #1
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d022      	beq.n	800662e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2205      	movs	r2, #5
 80065ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f022 0201 	bic.w	r2, r2, #1
 80065fe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	3301      	adds	r3, #1
 8006604:	60bb      	str	r3, [r7, #8]
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	429a      	cmp	r2, r3
 800660a:	d307      	bcc.n	800661c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 0301 	and.w	r3, r3, #1
 8006616:	2b00      	cmp	r3, #0
 8006618:	d1f2      	bne.n	8006600 <HAL_DMA_IRQHandler+0x2cc>
 800661a:	e000      	b.n	800661e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800661c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2201      	movs	r2, #1
 8006622:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006632:	2b00      	cmp	r3, #0
 8006634:	d005      	beq.n	8006642 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	4798      	blx	r3
 800663e:	e000      	b.n	8006642 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006640:	bf00      	nop
    }
  }
}
 8006642:	3718      	adds	r7, #24
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8006654:	4618      	mov	r0, r3
 8006656:	370c      	adds	r7, #12
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	607a      	str	r2, [r7, #4]
 800666c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800667c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	683a      	ldr	r2, [r7, #0]
 8006684:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	2b40      	cmp	r3, #64	; 0x40
 800668c:	d108      	bne.n	80066a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68ba      	ldr	r2, [r7, #8]
 800669c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800669e:	e007      	b.n	80066b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	68ba      	ldr	r2, [r7, #8]
 80066a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	60da      	str	r2, [r3, #12]
}
 80066b0:	bf00      	nop
 80066b2:	3714      	adds	r7, #20
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80066bc:	b480      	push	{r7}
 80066be:	b085      	sub	sp, #20
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	3b10      	subs	r3, #16
 80066cc:	4a14      	ldr	r2, [pc, #80]	; (8006720 <DMA_CalcBaseAndBitshift+0x64>)
 80066ce:	fba2 2303 	umull	r2, r3, r2, r3
 80066d2:	091b      	lsrs	r3, r3, #4
 80066d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80066d6:	4a13      	ldr	r2, [pc, #76]	; (8006724 <DMA_CalcBaseAndBitshift+0x68>)
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	4413      	add	r3, r2
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	461a      	mov	r2, r3
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2b03      	cmp	r3, #3
 80066e8:	d909      	bls.n	80066fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80066f2:	f023 0303 	bic.w	r3, r3, #3
 80066f6:	1d1a      	adds	r2, r3, #4
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	659a      	str	r2, [r3, #88]	; 0x58
 80066fc:	e007      	b.n	800670e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006706:	f023 0303 	bic.w	r3, r3, #3
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006712:	4618      	mov	r0, r3
 8006714:	3714      	adds	r7, #20
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop
 8006720:	aaaaaaab 	.word	0xaaaaaaab
 8006724:	0800da68 	.word	0x0800da68

08006728 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006730:	2300      	movs	r3, #0
 8006732:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006738:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	699b      	ldr	r3, [r3, #24]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d11f      	bne.n	8006782 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	2b03      	cmp	r3, #3
 8006746:	d856      	bhi.n	80067f6 <DMA_CheckFifoParam+0xce>
 8006748:	a201      	add	r2, pc, #4	; (adr r2, 8006750 <DMA_CheckFifoParam+0x28>)
 800674a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800674e:	bf00      	nop
 8006750:	08006761 	.word	0x08006761
 8006754:	08006773 	.word	0x08006773
 8006758:	08006761 	.word	0x08006761
 800675c:	080067f7 	.word	0x080067f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006764:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006768:	2b00      	cmp	r3, #0
 800676a:	d046      	beq.n	80067fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006770:	e043      	b.n	80067fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006776:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800677a:	d140      	bne.n	80067fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006780:	e03d      	b.n	80067fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800678a:	d121      	bne.n	80067d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	2b03      	cmp	r3, #3
 8006790:	d837      	bhi.n	8006802 <DMA_CheckFifoParam+0xda>
 8006792:	a201      	add	r2, pc, #4	; (adr r2, 8006798 <DMA_CheckFifoParam+0x70>)
 8006794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006798:	080067a9 	.word	0x080067a9
 800679c:	080067af 	.word	0x080067af
 80067a0:	080067a9 	.word	0x080067a9
 80067a4:	080067c1 	.word	0x080067c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80067a8:	2301      	movs	r3, #1
 80067aa:	73fb      	strb	r3, [r7, #15]
      break;
 80067ac:	e030      	b.n	8006810 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d025      	beq.n	8006806 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067be:	e022      	b.n	8006806 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80067c8:	d11f      	bne.n	800680a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80067ce:	e01c      	b.n	800680a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	2b02      	cmp	r3, #2
 80067d4:	d903      	bls.n	80067de <DMA_CheckFifoParam+0xb6>
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	2b03      	cmp	r3, #3
 80067da:	d003      	beq.n	80067e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80067dc:	e018      	b.n	8006810 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	73fb      	strb	r3, [r7, #15]
      break;
 80067e2:	e015      	b.n	8006810 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d00e      	beq.n	800680e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	73fb      	strb	r3, [r7, #15]
      break;
 80067f4:	e00b      	b.n	800680e <DMA_CheckFifoParam+0xe6>
      break;
 80067f6:	bf00      	nop
 80067f8:	e00a      	b.n	8006810 <DMA_CheckFifoParam+0xe8>
      break;
 80067fa:	bf00      	nop
 80067fc:	e008      	b.n	8006810 <DMA_CheckFifoParam+0xe8>
      break;
 80067fe:	bf00      	nop
 8006800:	e006      	b.n	8006810 <DMA_CheckFifoParam+0xe8>
      break;
 8006802:	bf00      	nop
 8006804:	e004      	b.n	8006810 <DMA_CheckFifoParam+0xe8>
      break;
 8006806:	bf00      	nop
 8006808:	e002      	b.n	8006810 <DMA_CheckFifoParam+0xe8>
      break;   
 800680a:	bf00      	nop
 800680c:	e000      	b.n	8006810 <DMA_CheckFifoParam+0xe8>
      break;
 800680e:	bf00      	nop
    }
  } 
  
  return status; 
 8006810:	7bfb      	ldrb	r3, [r7, #15]
}
 8006812:	4618      	mov	r0, r3
 8006814:	3714      	adds	r7, #20
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop

08006820 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006820:	b480      	push	{r7}
 8006822:	b089      	sub	sp, #36	; 0x24
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800682a:	2300      	movs	r3, #0
 800682c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800682e:	2300      	movs	r3, #0
 8006830:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006832:	2300      	movs	r3, #0
 8006834:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006836:	2300      	movs	r3, #0
 8006838:	61fb      	str	r3, [r7, #28]
 800683a:	e159      	b.n	8006af0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800683c:	2201      	movs	r2, #1
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	fa02 f303 	lsl.w	r3, r2, r3
 8006844:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	697a      	ldr	r2, [r7, #20]
 800684c:	4013      	ands	r3, r2
 800684e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	429a      	cmp	r2, r3
 8006856:	f040 8148 	bne.w	8006aea <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	f003 0303 	and.w	r3, r3, #3
 8006862:	2b01      	cmp	r3, #1
 8006864:	d005      	beq.n	8006872 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800686e:	2b02      	cmp	r3, #2
 8006870:	d130      	bne.n	80068d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006878:	69fb      	ldr	r3, [r7, #28]
 800687a:	005b      	lsls	r3, r3, #1
 800687c:	2203      	movs	r2, #3
 800687e:	fa02 f303 	lsl.w	r3, r2, r3
 8006882:	43db      	mvns	r3, r3
 8006884:	69ba      	ldr	r2, [r7, #24]
 8006886:	4013      	ands	r3, r2
 8006888:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	68da      	ldr	r2, [r3, #12]
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	005b      	lsls	r3, r3, #1
 8006892:	fa02 f303 	lsl.w	r3, r2, r3
 8006896:	69ba      	ldr	r2, [r7, #24]
 8006898:	4313      	orrs	r3, r2
 800689a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	69ba      	ldr	r2, [r7, #24]
 80068a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80068a8:	2201      	movs	r2, #1
 80068aa:	69fb      	ldr	r3, [r7, #28]
 80068ac:	fa02 f303 	lsl.w	r3, r2, r3
 80068b0:	43db      	mvns	r3, r3
 80068b2:	69ba      	ldr	r2, [r7, #24]
 80068b4:	4013      	ands	r3, r2
 80068b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	091b      	lsrs	r3, r3, #4
 80068be:	f003 0201 	and.w	r2, r3, #1
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	fa02 f303 	lsl.w	r3, r2, r3
 80068c8:	69ba      	ldr	r2, [r7, #24]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	69ba      	ldr	r2, [r7, #24]
 80068d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	f003 0303 	and.w	r3, r3, #3
 80068dc:	2b03      	cmp	r3, #3
 80068de:	d017      	beq.n	8006910 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	005b      	lsls	r3, r3, #1
 80068ea:	2203      	movs	r2, #3
 80068ec:	fa02 f303 	lsl.w	r3, r2, r3
 80068f0:	43db      	mvns	r3, r3
 80068f2:	69ba      	ldr	r2, [r7, #24]
 80068f4:	4013      	ands	r3, r2
 80068f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	689a      	ldr	r2, [r3, #8]
 80068fc:	69fb      	ldr	r3, [r7, #28]
 80068fe:	005b      	lsls	r3, r3, #1
 8006900:	fa02 f303 	lsl.w	r3, r2, r3
 8006904:	69ba      	ldr	r2, [r7, #24]
 8006906:	4313      	orrs	r3, r2
 8006908:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	69ba      	ldr	r2, [r7, #24]
 800690e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	f003 0303 	and.w	r3, r3, #3
 8006918:	2b02      	cmp	r3, #2
 800691a:	d123      	bne.n	8006964 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800691c:	69fb      	ldr	r3, [r7, #28]
 800691e:	08da      	lsrs	r2, r3, #3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	3208      	adds	r2, #8
 8006924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006928:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	f003 0307 	and.w	r3, r3, #7
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	220f      	movs	r2, #15
 8006934:	fa02 f303 	lsl.w	r3, r2, r3
 8006938:	43db      	mvns	r3, r3
 800693a:	69ba      	ldr	r2, [r7, #24]
 800693c:	4013      	ands	r3, r2
 800693e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	691a      	ldr	r2, [r3, #16]
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	f003 0307 	and.w	r3, r3, #7
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	fa02 f303 	lsl.w	r3, r2, r3
 8006950:	69ba      	ldr	r2, [r7, #24]
 8006952:	4313      	orrs	r3, r2
 8006954:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006956:	69fb      	ldr	r3, [r7, #28]
 8006958:	08da      	lsrs	r2, r3, #3
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	3208      	adds	r2, #8
 800695e:	69b9      	ldr	r1, [r7, #24]
 8006960:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	005b      	lsls	r3, r3, #1
 800696e:	2203      	movs	r2, #3
 8006970:	fa02 f303 	lsl.w	r3, r2, r3
 8006974:	43db      	mvns	r3, r3
 8006976:	69ba      	ldr	r2, [r7, #24]
 8006978:	4013      	ands	r3, r2
 800697a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	f003 0203 	and.w	r2, r3, #3
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	005b      	lsls	r3, r3, #1
 8006988:	fa02 f303 	lsl.w	r3, r2, r3
 800698c:	69ba      	ldr	r2, [r7, #24]
 800698e:	4313      	orrs	r3, r2
 8006990:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	69ba      	ldr	r2, [r7, #24]
 8006996:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	f000 80a2 	beq.w	8006aea <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80069a6:	2300      	movs	r3, #0
 80069a8:	60fb      	str	r3, [r7, #12]
 80069aa:	4b57      	ldr	r3, [pc, #348]	; (8006b08 <HAL_GPIO_Init+0x2e8>)
 80069ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069ae:	4a56      	ldr	r2, [pc, #344]	; (8006b08 <HAL_GPIO_Init+0x2e8>)
 80069b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80069b4:	6453      	str	r3, [r2, #68]	; 0x44
 80069b6:	4b54      	ldr	r3, [pc, #336]	; (8006b08 <HAL_GPIO_Init+0x2e8>)
 80069b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069be:	60fb      	str	r3, [r7, #12]
 80069c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80069c2:	4a52      	ldr	r2, [pc, #328]	; (8006b0c <HAL_GPIO_Init+0x2ec>)
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	089b      	lsrs	r3, r3, #2
 80069c8:	3302      	adds	r3, #2
 80069ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80069d0:	69fb      	ldr	r3, [r7, #28]
 80069d2:	f003 0303 	and.w	r3, r3, #3
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	220f      	movs	r2, #15
 80069da:	fa02 f303 	lsl.w	r3, r2, r3
 80069de:	43db      	mvns	r3, r3
 80069e0:	69ba      	ldr	r2, [r7, #24]
 80069e2:	4013      	ands	r3, r2
 80069e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a49      	ldr	r2, [pc, #292]	; (8006b10 <HAL_GPIO_Init+0x2f0>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d019      	beq.n	8006a22 <HAL_GPIO_Init+0x202>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	4a48      	ldr	r2, [pc, #288]	; (8006b14 <HAL_GPIO_Init+0x2f4>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d013      	beq.n	8006a1e <HAL_GPIO_Init+0x1fe>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4a47      	ldr	r2, [pc, #284]	; (8006b18 <HAL_GPIO_Init+0x2f8>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d00d      	beq.n	8006a1a <HAL_GPIO_Init+0x1fa>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a46      	ldr	r2, [pc, #280]	; (8006b1c <HAL_GPIO_Init+0x2fc>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d007      	beq.n	8006a16 <HAL_GPIO_Init+0x1f6>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a45      	ldr	r2, [pc, #276]	; (8006b20 <HAL_GPIO_Init+0x300>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d101      	bne.n	8006a12 <HAL_GPIO_Init+0x1f2>
 8006a0e:	2304      	movs	r3, #4
 8006a10:	e008      	b.n	8006a24 <HAL_GPIO_Init+0x204>
 8006a12:	2307      	movs	r3, #7
 8006a14:	e006      	b.n	8006a24 <HAL_GPIO_Init+0x204>
 8006a16:	2303      	movs	r3, #3
 8006a18:	e004      	b.n	8006a24 <HAL_GPIO_Init+0x204>
 8006a1a:	2302      	movs	r3, #2
 8006a1c:	e002      	b.n	8006a24 <HAL_GPIO_Init+0x204>
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e000      	b.n	8006a24 <HAL_GPIO_Init+0x204>
 8006a22:	2300      	movs	r3, #0
 8006a24:	69fa      	ldr	r2, [r7, #28]
 8006a26:	f002 0203 	and.w	r2, r2, #3
 8006a2a:	0092      	lsls	r2, r2, #2
 8006a2c:	4093      	lsls	r3, r2
 8006a2e:	69ba      	ldr	r2, [r7, #24]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006a34:	4935      	ldr	r1, [pc, #212]	; (8006b0c <HAL_GPIO_Init+0x2ec>)
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	089b      	lsrs	r3, r3, #2
 8006a3a:	3302      	adds	r3, #2
 8006a3c:	69ba      	ldr	r2, [r7, #24]
 8006a3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006a42:	4b38      	ldr	r3, [pc, #224]	; (8006b24 <HAL_GPIO_Init+0x304>)
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	43db      	mvns	r3, r3
 8006a4c:	69ba      	ldr	r2, [r7, #24]
 8006a4e:	4013      	ands	r3, r2
 8006a50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d003      	beq.n	8006a66 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006a5e:	69ba      	ldr	r2, [r7, #24]
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	4313      	orrs	r3, r2
 8006a64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006a66:	4a2f      	ldr	r2, [pc, #188]	; (8006b24 <HAL_GPIO_Init+0x304>)
 8006a68:	69bb      	ldr	r3, [r7, #24]
 8006a6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006a6c:	4b2d      	ldr	r3, [pc, #180]	; (8006b24 <HAL_GPIO_Init+0x304>)
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	43db      	mvns	r3, r3
 8006a76:	69ba      	ldr	r2, [r7, #24]
 8006a78:	4013      	ands	r3, r2
 8006a7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d003      	beq.n	8006a90 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006a88:	69ba      	ldr	r2, [r7, #24]
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006a90:	4a24      	ldr	r2, [pc, #144]	; (8006b24 <HAL_GPIO_Init+0x304>)
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006a96:	4b23      	ldr	r3, [pc, #140]	; (8006b24 <HAL_GPIO_Init+0x304>)
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	43db      	mvns	r3, r3
 8006aa0:	69ba      	ldr	r2, [r7, #24]
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d003      	beq.n	8006aba <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8006ab2:	69ba      	ldr	r2, [r7, #24]
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006aba:	4a1a      	ldr	r2, [pc, #104]	; (8006b24 <HAL_GPIO_Init+0x304>)
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006ac0:	4b18      	ldr	r3, [pc, #96]	; (8006b24 <HAL_GPIO_Init+0x304>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	43db      	mvns	r3, r3
 8006aca:	69ba      	ldr	r2, [r7, #24]
 8006acc:	4013      	ands	r3, r2
 8006ace:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d003      	beq.n	8006ae4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006adc:	69ba      	ldr	r2, [r7, #24]
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006ae4:	4a0f      	ldr	r2, [pc, #60]	; (8006b24 <HAL_GPIO_Init+0x304>)
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	3301      	adds	r3, #1
 8006aee:	61fb      	str	r3, [r7, #28]
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	2b0f      	cmp	r3, #15
 8006af4:	f67f aea2 	bls.w	800683c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006af8:	bf00      	nop
 8006afa:	bf00      	nop
 8006afc:	3724      	adds	r7, #36	; 0x24
 8006afe:	46bd      	mov	sp, r7
 8006b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b04:	4770      	bx	lr
 8006b06:	bf00      	nop
 8006b08:	40023800 	.word	0x40023800
 8006b0c:	40013800 	.word	0x40013800
 8006b10:	40020000 	.word	0x40020000
 8006b14:	40020400 	.word	0x40020400
 8006b18:	40020800 	.word	0x40020800
 8006b1c:	40020c00 	.word	0x40020c00
 8006b20:	40021000 	.word	0x40021000
 8006b24:	40013c00 	.word	0x40013c00

08006b28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	460b      	mov	r3, r1
 8006b32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	691a      	ldr	r2, [r3, #16]
 8006b38:	887b      	ldrh	r3, [r7, #2]
 8006b3a:	4013      	ands	r3, r2
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d002      	beq.n	8006b46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006b40:	2301      	movs	r3, #1
 8006b42:	73fb      	strb	r3, [r7, #15]
 8006b44:	e001      	b.n	8006b4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006b46:	2300      	movs	r3, #0
 8006b48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3714      	adds	r7, #20
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	460b      	mov	r3, r1
 8006b62:	807b      	strh	r3, [r7, #2]
 8006b64:	4613      	mov	r3, r2
 8006b66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006b68:	787b      	ldrb	r3, [r7, #1]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d003      	beq.n	8006b76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006b6e:	887a      	ldrh	r2, [r7, #2]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006b74:	e003      	b.n	8006b7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006b76:	887b      	ldrh	r3, [r7, #2]
 8006b78:	041a      	lsls	r2, r3, #16
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	619a      	str	r2, [r3, #24]
}
 8006b7e:	bf00      	nop
 8006b80:	370c      	adds	r7, #12
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
	...

08006b8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b082      	sub	sp, #8
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	4603      	mov	r3, r0
 8006b94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006b96:	4b08      	ldr	r3, [pc, #32]	; (8006bb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006b98:	695a      	ldr	r2, [r3, #20]
 8006b9a:	88fb      	ldrh	r3, [r7, #6]
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d006      	beq.n	8006bb0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006ba2:	4a05      	ldr	r2, [pc, #20]	; (8006bb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006ba4:	88fb      	ldrh	r3, [r7, #6]
 8006ba6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006ba8:	88fb      	ldrh	r3, [r7, #6]
 8006baa:	4618      	mov	r0, r3
 8006bac:	f000 f806 	bl	8006bbc <HAL_GPIO_EXTI_Callback>
  }
}
 8006bb0:	bf00      	nop
 8006bb2:	3708      	adds	r7, #8
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}
 8006bb8:	40013c00 	.word	0x40013c00

08006bbc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006bc6:	bf00      	nop
 8006bc8:	370c      	adds	r7, #12
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr
	...

08006bd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b084      	sub	sp, #16
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e12b      	b.n	8006e3e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d106      	bne.n	8006c00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7fe f9d8 	bl	8004fb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2224      	movs	r2, #36	; 0x24
 8006c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	681a      	ldr	r2, [r3, #0]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f022 0201 	bic.w	r2, r2, #1
 8006c16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006c38:	f001 fbd2 	bl	80083e0 <HAL_RCC_GetPCLK1Freq>
 8006c3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	4a81      	ldr	r2, [pc, #516]	; (8006e48 <HAL_I2C_Init+0x274>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d807      	bhi.n	8006c58 <HAL_I2C_Init+0x84>
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	4a80      	ldr	r2, [pc, #512]	; (8006e4c <HAL_I2C_Init+0x278>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	bf94      	ite	ls
 8006c50:	2301      	movls	r3, #1
 8006c52:	2300      	movhi	r3, #0
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	e006      	b.n	8006c66 <HAL_I2C_Init+0x92>
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	4a7d      	ldr	r2, [pc, #500]	; (8006e50 <HAL_I2C_Init+0x27c>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	bf94      	ite	ls
 8006c60:	2301      	movls	r3, #1
 8006c62:	2300      	movhi	r3, #0
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d001      	beq.n	8006c6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e0e7      	b.n	8006e3e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	4a78      	ldr	r2, [pc, #480]	; (8006e54 <HAL_I2C_Init+0x280>)
 8006c72:	fba2 2303 	umull	r2, r3, r2, r3
 8006c76:	0c9b      	lsrs	r3, r3, #18
 8006c78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	68ba      	ldr	r2, [r7, #8]
 8006c8a:	430a      	orrs	r2, r1
 8006c8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	6a1b      	ldr	r3, [r3, #32]
 8006c94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	4a6a      	ldr	r2, [pc, #424]	; (8006e48 <HAL_I2C_Init+0x274>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d802      	bhi.n	8006ca8 <HAL_I2C_Init+0xd4>
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	e009      	b.n	8006cbc <HAL_I2C_Init+0xe8>
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006cae:	fb02 f303 	mul.w	r3, r2, r3
 8006cb2:	4a69      	ldr	r2, [pc, #420]	; (8006e58 <HAL_I2C_Init+0x284>)
 8006cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8006cb8:	099b      	lsrs	r3, r3, #6
 8006cba:	3301      	adds	r3, #1
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	6812      	ldr	r2, [r2, #0]
 8006cc0:	430b      	orrs	r3, r1
 8006cc2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	69db      	ldr	r3, [r3, #28]
 8006cca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006cce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	495c      	ldr	r1, [pc, #368]	; (8006e48 <HAL_I2C_Init+0x274>)
 8006cd8:	428b      	cmp	r3, r1
 8006cda:	d819      	bhi.n	8006d10 <HAL_I2C_Init+0x13c>
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	1e59      	subs	r1, r3, #1
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	005b      	lsls	r3, r3, #1
 8006ce6:	fbb1 f3f3 	udiv	r3, r1, r3
 8006cea:	1c59      	adds	r1, r3, #1
 8006cec:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006cf0:	400b      	ands	r3, r1
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00a      	beq.n	8006d0c <HAL_I2C_Init+0x138>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	1e59      	subs	r1, r3, #1
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	005b      	lsls	r3, r3, #1
 8006d00:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d04:	3301      	adds	r3, #1
 8006d06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d0a:	e051      	b.n	8006db0 <HAL_I2C_Init+0x1dc>
 8006d0c:	2304      	movs	r3, #4
 8006d0e:	e04f      	b.n	8006db0 <HAL_I2C_Init+0x1dc>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d111      	bne.n	8006d3c <HAL_I2C_Init+0x168>
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	1e58      	subs	r0, r3, #1
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6859      	ldr	r1, [r3, #4]
 8006d20:	460b      	mov	r3, r1
 8006d22:	005b      	lsls	r3, r3, #1
 8006d24:	440b      	add	r3, r1
 8006d26:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d2a:	3301      	adds	r3, #1
 8006d2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	bf0c      	ite	eq
 8006d34:	2301      	moveq	r3, #1
 8006d36:	2300      	movne	r3, #0
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	e012      	b.n	8006d62 <HAL_I2C_Init+0x18e>
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	1e58      	subs	r0, r3, #1
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6859      	ldr	r1, [r3, #4]
 8006d44:	460b      	mov	r3, r1
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	440b      	add	r3, r1
 8006d4a:	0099      	lsls	r1, r3, #2
 8006d4c:	440b      	add	r3, r1
 8006d4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d52:	3301      	adds	r3, #1
 8006d54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	bf0c      	ite	eq
 8006d5c:	2301      	moveq	r3, #1
 8006d5e:	2300      	movne	r3, #0
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d001      	beq.n	8006d6a <HAL_I2C_Init+0x196>
 8006d66:	2301      	movs	r3, #1
 8006d68:	e022      	b.n	8006db0 <HAL_I2C_Init+0x1dc>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d10e      	bne.n	8006d90 <HAL_I2C_Init+0x1bc>
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	1e58      	subs	r0, r3, #1
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6859      	ldr	r1, [r3, #4]
 8006d7a:	460b      	mov	r3, r1
 8006d7c:	005b      	lsls	r3, r3, #1
 8006d7e:	440b      	add	r3, r1
 8006d80:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d84:	3301      	adds	r3, #1
 8006d86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d8e:	e00f      	b.n	8006db0 <HAL_I2C_Init+0x1dc>
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	1e58      	subs	r0, r3, #1
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6859      	ldr	r1, [r3, #4]
 8006d98:	460b      	mov	r3, r1
 8006d9a:	009b      	lsls	r3, r3, #2
 8006d9c:	440b      	add	r3, r1
 8006d9e:	0099      	lsls	r1, r3, #2
 8006da0:	440b      	add	r3, r1
 8006da2:	fbb0 f3f3 	udiv	r3, r0, r3
 8006da6:	3301      	adds	r3, #1
 8006da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006dac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006db0:	6879      	ldr	r1, [r7, #4]
 8006db2:	6809      	ldr	r1, [r1, #0]
 8006db4:	4313      	orrs	r3, r2
 8006db6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	69da      	ldr	r2, [r3, #28]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a1b      	ldr	r3, [r3, #32]
 8006dca:	431a      	orrs	r2, r3
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	430a      	orrs	r2, r1
 8006dd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006dde:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	6911      	ldr	r1, [r2, #16]
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	68d2      	ldr	r2, [r2, #12]
 8006dea:	4311      	orrs	r1, r2
 8006dec:	687a      	ldr	r2, [r7, #4]
 8006dee:	6812      	ldr	r2, [r2, #0]
 8006df0:	430b      	orrs	r3, r1
 8006df2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	695a      	ldr	r2, [r3, #20]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	699b      	ldr	r3, [r3, #24]
 8006e06:	431a      	orrs	r2, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f042 0201 	orr.w	r2, r2, #1
 8006e1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2220      	movs	r2, #32
 8006e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2200      	movs	r2, #0
 8006e38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3710      	adds	r7, #16
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop
 8006e48:	000186a0 	.word	0x000186a0
 8006e4c:	001e847f 	.word	0x001e847f
 8006e50:	003d08ff 	.word	0x003d08ff
 8006e54:	431bde83 	.word	0x431bde83
 8006e58:	10624dd3 	.word	0x10624dd3

08006e5c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b088      	sub	sp, #32
 8006e60:	af02      	add	r7, sp, #8
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	607a      	str	r2, [r7, #4]
 8006e66:	461a      	mov	r2, r3
 8006e68:	460b      	mov	r3, r1
 8006e6a:	817b      	strh	r3, [r7, #10]
 8006e6c:	4613      	mov	r3, r2
 8006e6e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006e70:	f7fe fba8 	bl	80055c4 <HAL_GetTick>
 8006e74:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e7c:	b2db      	uxtb	r3, r3
 8006e7e:	2b20      	cmp	r3, #32
 8006e80:	f040 80e0 	bne.w	8007044 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	9300      	str	r3, [sp, #0]
 8006e88:	2319      	movs	r3, #25
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	4970      	ldr	r1, [pc, #448]	; (8007050 <HAL_I2C_Master_Transmit+0x1f4>)
 8006e8e:	68f8      	ldr	r0, [r7, #12]
 8006e90:	f000 fc58 	bl	8007744 <I2C_WaitOnFlagUntilTimeout>
 8006e94:	4603      	mov	r3, r0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d001      	beq.n	8006e9e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006e9a:	2302      	movs	r3, #2
 8006e9c:	e0d3      	b.n	8007046 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d101      	bne.n	8006eac <HAL_I2C_Master_Transmit+0x50>
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	e0cc      	b.n	8007046 <HAL_I2C_Master_Transmit+0x1ea>
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f003 0301 	and.w	r3, r3, #1
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d007      	beq.n	8006ed2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f042 0201 	orr.w	r2, r2, #1
 8006ed0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ee0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2221      	movs	r2, #33	; 0x21
 8006ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2210      	movs	r2, #16
 8006eee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	893a      	ldrh	r2, [r7, #8]
 8006f02:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f08:	b29a      	uxth	r2, r3
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	4a50      	ldr	r2, [pc, #320]	; (8007054 <HAL_I2C_Master_Transmit+0x1f8>)
 8006f12:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006f14:	8979      	ldrh	r1, [r7, #10]
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	6a3a      	ldr	r2, [r7, #32]
 8006f1a:	68f8      	ldr	r0, [r7, #12]
 8006f1c:	f000 fac2 	bl	80074a4 <I2C_MasterRequestWrite>
 8006f20:	4603      	mov	r3, r0
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d001      	beq.n	8006f2a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e08d      	b.n	8007046 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	613b      	str	r3, [r7, #16]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	695b      	ldr	r3, [r3, #20]
 8006f34:	613b      	str	r3, [r7, #16]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	699b      	ldr	r3, [r3, #24]
 8006f3c:	613b      	str	r3, [r7, #16]
 8006f3e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006f40:	e066      	b.n	8007010 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	6a39      	ldr	r1, [r7, #32]
 8006f46:	68f8      	ldr	r0, [r7, #12]
 8006f48:	f000 fcd2 	bl	80078f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d00d      	beq.n	8006f6e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f56:	2b04      	cmp	r3, #4
 8006f58:	d107      	bne.n	8006f6a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f68:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e06b      	b.n	8007046 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f72:	781a      	ldrb	r2, [r3, #0]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7e:	1c5a      	adds	r2, r3, #1
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f88:	b29b      	uxth	r3, r3
 8006f8a:	3b01      	subs	r3, #1
 8006f8c:	b29a      	uxth	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f96:	3b01      	subs	r3, #1
 8006f98:	b29a      	uxth	r2, r3
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	695b      	ldr	r3, [r3, #20]
 8006fa4:	f003 0304 	and.w	r3, r3, #4
 8006fa8:	2b04      	cmp	r3, #4
 8006faa:	d11b      	bne.n	8006fe4 <HAL_I2C_Master_Transmit+0x188>
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d017      	beq.n	8006fe4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb8:	781a      	ldrb	r2, [r3, #0]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc4:	1c5a      	adds	r2, r3, #1
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	3b01      	subs	r3, #1
 8006fd2:	b29a      	uxth	r2, r3
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fdc:	3b01      	subs	r3, #1
 8006fde:	b29a      	uxth	r2, r3
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006fe4:	697a      	ldr	r2, [r7, #20]
 8006fe6:	6a39      	ldr	r1, [r7, #32]
 8006fe8:	68f8      	ldr	r0, [r7, #12]
 8006fea:	f000 fcc2 	bl	8007972 <I2C_WaitOnBTFFlagUntilTimeout>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d00d      	beq.n	8007010 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff8:	2b04      	cmp	r3, #4
 8006ffa:	d107      	bne.n	800700c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800700a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800700c:	2301      	movs	r3, #1
 800700e:	e01a      	b.n	8007046 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007014:	2b00      	cmp	r3, #0
 8007016:	d194      	bne.n	8006f42 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007026:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2220      	movs	r2, #32
 800702c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2200      	movs	r2, #0
 8007034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007040:	2300      	movs	r3, #0
 8007042:	e000      	b.n	8007046 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007044:	2302      	movs	r3, #2
  }
}
 8007046:	4618      	mov	r0, r3
 8007048:	3718      	adds	r7, #24
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}
 800704e:	bf00      	nop
 8007050:	00100002 	.word	0x00100002
 8007054:	ffff0000 	.word	0xffff0000

08007058 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b08c      	sub	sp, #48	; 0x30
 800705c:	af02      	add	r7, sp, #8
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	607a      	str	r2, [r7, #4]
 8007062:	461a      	mov	r2, r3
 8007064:	460b      	mov	r3, r1
 8007066:	817b      	strh	r3, [r7, #10]
 8007068:	4613      	mov	r3, r2
 800706a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800706c:	f7fe faaa 	bl	80055c4 <HAL_GetTick>
 8007070:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007078:	b2db      	uxtb	r3, r3
 800707a:	2b20      	cmp	r3, #32
 800707c:	f040 820b 	bne.w	8007496 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007082:	9300      	str	r3, [sp, #0]
 8007084:	2319      	movs	r3, #25
 8007086:	2201      	movs	r2, #1
 8007088:	497c      	ldr	r1, [pc, #496]	; (800727c <HAL_I2C_Master_Receive+0x224>)
 800708a:	68f8      	ldr	r0, [r7, #12]
 800708c:	f000 fb5a 	bl	8007744 <I2C_WaitOnFlagUntilTimeout>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d001      	beq.n	800709a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8007096:	2302      	movs	r3, #2
 8007098:	e1fe      	b.n	8007498 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d101      	bne.n	80070a8 <HAL_I2C_Master_Receive+0x50>
 80070a4:	2302      	movs	r3, #2
 80070a6:	e1f7      	b.n	8007498 <HAL_I2C_Master_Receive+0x440>
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d007      	beq.n	80070ce <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	681a      	ldr	r2, [r3, #0]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f042 0201 	orr.w	r2, r2, #1
 80070cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80070dc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2222      	movs	r2, #34	; 0x22
 80070e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2210      	movs	r2, #16
 80070ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2200      	movs	r2, #0
 80070f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	893a      	ldrh	r2, [r7, #8]
 80070fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007104:	b29a      	uxth	r2, r3
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	4a5c      	ldr	r2, [pc, #368]	; (8007280 <HAL_I2C_Master_Receive+0x228>)
 800710e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007110:	8979      	ldrh	r1, [r7, #10]
 8007112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007114:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007116:	68f8      	ldr	r0, [r7, #12]
 8007118:	f000 fa46 	bl	80075a8 <I2C_MasterRequestRead>
 800711c:	4603      	mov	r3, r0
 800711e:	2b00      	cmp	r3, #0
 8007120:	d001      	beq.n	8007126 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	e1b8      	b.n	8007498 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800712a:	2b00      	cmp	r3, #0
 800712c:	d113      	bne.n	8007156 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800712e:	2300      	movs	r3, #0
 8007130:	623b      	str	r3, [r7, #32]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	695b      	ldr	r3, [r3, #20]
 8007138:	623b      	str	r3, [r7, #32]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	699b      	ldr	r3, [r3, #24]
 8007140:	623b      	str	r3, [r7, #32]
 8007142:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007152:	601a      	str	r2, [r3, #0]
 8007154:	e18c      	b.n	8007470 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800715a:	2b01      	cmp	r3, #1
 800715c:	d11b      	bne.n	8007196 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800716c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800716e:	2300      	movs	r3, #0
 8007170:	61fb      	str	r3, [r7, #28]
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	695b      	ldr	r3, [r3, #20]
 8007178:	61fb      	str	r3, [r7, #28]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	699b      	ldr	r3, [r3, #24]
 8007180:	61fb      	str	r3, [r7, #28]
 8007182:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	681a      	ldr	r2, [r3, #0]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007192:	601a      	str	r2, [r3, #0]
 8007194:	e16c      	b.n	8007470 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800719a:	2b02      	cmp	r3, #2
 800719c:	d11b      	bne.n	80071d6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071ac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071be:	2300      	movs	r3, #0
 80071c0:	61bb      	str	r3, [r7, #24]
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	695b      	ldr	r3, [r3, #20]
 80071c8:	61bb      	str	r3, [r7, #24]
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	61bb      	str	r3, [r7, #24]
 80071d2:	69bb      	ldr	r3, [r7, #24]
 80071d4:	e14c      	b.n	8007470 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80071e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071e6:	2300      	movs	r3, #0
 80071e8:	617b      	str	r3, [r7, #20]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	695b      	ldr	r3, [r3, #20]
 80071f0:	617b      	str	r3, [r7, #20]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	699b      	ldr	r3, [r3, #24]
 80071f8:	617b      	str	r3, [r7, #20]
 80071fa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80071fc:	e138      	b.n	8007470 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007202:	2b03      	cmp	r3, #3
 8007204:	f200 80f1 	bhi.w	80073ea <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800720c:	2b01      	cmp	r3, #1
 800720e:	d123      	bne.n	8007258 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007210:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007212:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007214:	68f8      	ldr	r0, [r7, #12]
 8007216:	f000 fbed 	bl	80079f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d001      	beq.n	8007224 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e139      	b.n	8007498 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	691a      	ldr	r2, [r3, #16]
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800722e:	b2d2      	uxtb	r2, r2
 8007230:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007236:	1c5a      	adds	r2, r3, #1
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007240:	3b01      	subs	r3, #1
 8007242:	b29a      	uxth	r2, r3
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800724c:	b29b      	uxth	r3, r3
 800724e:	3b01      	subs	r3, #1
 8007250:	b29a      	uxth	r2, r3
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007256:	e10b      	b.n	8007470 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800725c:	2b02      	cmp	r3, #2
 800725e:	d14e      	bne.n	80072fe <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007262:	9300      	str	r3, [sp, #0]
 8007264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007266:	2200      	movs	r2, #0
 8007268:	4906      	ldr	r1, [pc, #24]	; (8007284 <HAL_I2C_Master_Receive+0x22c>)
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f000 fa6a 	bl	8007744 <I2C_WaitOnFlagUntilTimeout>
 8007270:	4603      	mov	r3, r0
 8007272:	2b00      	cmp	r3, #0
 8007274:	d008      	beq.n	8007288 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e10e      	b.n	8007498 <HAL_I2C_Master_Receive+0x440>
 800727a:	bf00      	nop
 800727c:	00100002 	.word	0x00100002
 8007280:	ffff0000 	.word	0xffff0000
 8007284:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007296:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	691a      	ldr	r2, [r3, #16]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a2:	b2d2      	uxtb	r2, r2
 80072a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072aa:	1c5a      	adds	r2, r3, #1
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072b4:	3b01      	subs	r3, #1
 80072b6:	b29a      	uxth	r2, r3
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072c0:	b29b      	uxth	r3, r3
 80072c2:	3b01      	subs	r3, #1
 80072c4:	b29a      	uxth	r2, r3
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	691a      	ldr	r2, [r3, #16]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d4:	b2d2      	uxtb	r2, r2
 80072d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072dc:	1c5a      	adds	r2, r3, #1
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072e6:	3b01      	subs	r3, #1
 80072e8:	b29a      	uxth	r2, r3
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	3b01      	subs	r3, #1
 80072f6:	b29a      	uxth	r2, r3
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80072fc:	e0b8      	b.n	8007470 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80072fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007304:	2200      	movs	r2, #0
 8007306:	4966      	ldr	r1, [pc, #408]	; (80074a0 <HAL_I2C_Master_Receive+0x448>)
 8007308:	68f8      	ldr	r0, [r7, #12]
 800730a:	f000 fa1b 	bl	8007744 <I2C_WaitOnFlagUntilTimeout>
 800730e:	4603      	mov	r3, r0
 8007310:	2b00      	cmp	r3, #0
 8007312:	d001      	beq.n	8007318 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8007314:	2301      	movs	r3, #1
 8007316:	e0bf      	b.n	8007498 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681a      	ldr	r2, [r3, #0]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007326:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	691a      	ldr	r2, [r3, #16]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007332:	b2d2      	uxtb	r2, r2
 8007334:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800733a:	1c5a      	adds	r2, r3, #1
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007344:	3b01      	subs	r3, #1
 8007346:	b29a      	uxth	r2, r3
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007350:	b29b      	uxth	r3, r3
 8007352:	3b01      	subs	r3, #1
 8007354:	b29a      	uxth	r2, r3
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800735a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800735c:	9300      	str	r3, [sp, #0]
 800735e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007360:	2200      	movs	r2, #0
 8007362:	494f      	ldr	r1, [pc, #316]	; (80074a0 <HAL_I2C_Master_Receive+0x448>)
 8007364:	68f8      	ldr	r0, [r7, #12]
 8007366:	f000 f9ed 	bl	8007744 <I2C_WaitOnFlagUntilTimeout>
 800736a:	4603      	mov	r3, r0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d001      	beq.n	8007374 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	e091      	b.n	8007498 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007382:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	691a      	ldr	r2, [r3, #16]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800738e:	b2d2      	uxtb	r2, r2
 8007390:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007396:	1c5a      	adds	r2, r3, #1
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073a0:	3b01      	subs	r3, #1
 80073a2:	b29a      	uxth	r2, r3
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	3b01      	subs	r3, #1
 80073b0:	b29a      	uxth	r2, r3
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	691a      	ldr	r2, [r3, #16]
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c0:	b2d2      	uxtb	r2, r2
 80073c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c8:	1c5a      	adds	r2, r3, #1
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073d2:	3b01      	subs	r3, #1
 80073d4:	b29a      	uxth	r2, r3
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073de:	b29b      	uxth	r3, r3
 80073e0:	3b01      	subs	r3, #1
 80073e2:	b29a      	uxth	r2, r3
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80073e8:	e042      	b.n	8007470 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80073ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80073ee:	68f8      	ldr	r0, [r7, #12]
 80073f0:	f000 fb00 	bl	80079f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80073f4:	4603      	mov	r3, r0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d001      	beq.n	80073fe <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	e04c      	b.n	8007498 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	691a      	ldr	r2, [r3, #16]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007408:	b2d2      	uxtb	r2, r2
 800740a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007410:	1c5a      	adds	r2, r3, #1
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800741a:	3b01      	subs	r3, #1
 800741c:	b29a      	uxth	r2, r3
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007426:	b29b      	uxth	r3, r3
 8007428:	3b01      	subs	r3, #1
 800742a:	b29a      	uxth	r2, r3
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	f003 0304 	and.w	r3, r3, #4
 800743a:	2b04      	cmp	r3, #4
 800743c:	d118      	bne.n	8007470 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	691a      	ldr	r2, [r3, #16]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007448:	b2d2      	uxtb	r2, r2
 800744a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007450:	1c5a      	adds	r2, r3, #1
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800745a:	3b01      	subs	r3, #1
 800745c:	b29a      	uxth	r2, r3
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007466:	b29b      	uxth	r3, r3
 8007468:	3b01      	subs	r3, #1
 800746a:	b29a      	uxth	r2, r3
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007474:	2b00      	cmp	r3, #0
 8007476:	f47f aec2 	bne.w	80071fe <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2220      	movs	r2, #32
 800747e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2200      	movs	r2, #0
 800748e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007492:	2300      	movs	r3, #0
 8007494:	e000      	b.n	8007498 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007496:	2302      	movs	r3, #2
  }
}
 8007498:	4618      	mov	r0, r3
 800749a:	3728      	adds	r7, #40	; 0x28
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	00010004 	.word	0x00010004

080074a4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b088      	sub	sp, #32
 80074a8:	af02      	add	r7, sp, #8
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	607a      	str	r2, [r7, #4]
 80074ae:	603b      	str	r3, [r7, #0]
 80074b0:	460b      	mov	r3, r1
 80074b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	2b08      	cmp	r3, #8
 80074be:	d006      	beq.n	80074ce <I2C_MasterRequestWrite+0x2a>
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d003      	beq.n	80074ce <I2C_MasterRequestWrite+0x2a>
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80074cc:	d108      	bne.n	80074e0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074dc:	601a      	str	r2, [r3, #0]
 80074de:	e00b      	b.n	80074f8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e4:	2b12      	cmp	r3, #18
 80074e6:	d107      	bne.n	80074f8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074f6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f000 f91d 	bl	8007744 <I2C_WaitOnFlagUntilTimeout>
 800750a:	4603      	mov	r3, r0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d00d      	beq.n	800752c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800751a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800751e:	d103      	bne.n	8007528 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007526:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007528:	2303      	movs	r3, #3
 800752a:	e035      	b.n	8007598 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007534:	d108      	bne.n	8007548 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007536:	897b      	ldrh	r3, [r7, #10]
 8007538:	b2db      	uxtb	r3, r3
 800753a:	461a      	mov	r2, r3
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007544:	611a      	str	r2, [r3, #16]
 8007546:	e01b      	b.n	8007580 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007548:	897b      	ldrh	r3, [r7, #10]
 800754a:	11db      	asrs	r3, r3, #7
 800754c:	b2db      	uxtb	r3, r3
 800754e:	f003 0306 	and.w	r3, r3, #6
 8007552:	b2db      	uxtb	r3, r3
 8007554:	f063 030f 	orn	r3, r3, #15
 8007558:	b2da      	uxtb	r2, r3
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	490e      	ldr	r1, [pc, #56]	; (80075a0 <I2C_MasterRequestWrite+0xfc>)
 8007566:	68f8      	ldr	r0, [r7, #12]
 8007568:	f000 f943 	bl	80077f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800756c:	4603      	mov	r3, r0
 800756e:	2b00      	cmp	r3, #0
 8007570:	d001      	beq.n	8007576 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	e010      	b.n	8007598 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007576:	897b      	ldrh	r3, [r7, #10]
 8007578:	b2da      	uxtb	r2, r3
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	4907      	ldr	r1, [pc, #28]	; (80075a4 <I2C_MasterRequestWrite+0x100>)
 8007586:	68f8      	ldr	r0, [r7, #12]
 8007588:	f000 f933 	bl	80077f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	d001      	beq.n	8007596 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	e000      	b.n	8007598 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	3718      	adds	r7, #24
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}
 80075a0:	00010008 	.word	0x00010008
 80075a4:	00010002 	.word	0x00010002

080075a8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b088      	sub	sp, #32
 80075ac:	af02      	add	r7, sp, #8
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	607a      	str	r2, [r7, #4]
 80075b2:	603b      	str	r3, [r7, #0]
 80075b4:	460b      	mov	r3, r1
 80075b6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075bc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80075cc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80075ce:	697b      	ldr	r3, [r7, #20]
 80075d0:	2b08      	cmp	r3, #8
 80075d2:	d006      	beq.n	80075e2 <I2C_MasterRequestRead+0x3a>
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d003      	beq.n	80075e2 <I2C_MasterRequestRead+0x3a>
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80075e0:	d108      	bne.n	80075f4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	681a      	ldr	r2, [r3, #0]
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075f0:	601a      	str	r2, [r3, #0]
 80075f2:	e00b      	b.n	800760c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075f8:	2b11      	cmp	r3, #17
 80075fa:	d107      	bne.n	800760c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	681a      	ldr	r2, [r3, #0]
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800760a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	9300      	str	r3, [sp, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007618:	68f8      	ldr	r0, [r7, #12]
 800761a:	f000 f893 	bl	8007744 <I2C_WaitOnFlagUntilTimeout>
 800761e:	4603      	mov	r3, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d00d      	beq.n	8007640 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800762e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007632:	d103      	bne.n	800763c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f44f 7200 	mov.w	r2, #512	; 0x200
 800763a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800763c:	2303      	movs	r3, #3
 800763e:	e079      	b.n	8007734 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	691b      	ldr	r3, [r3, #16]
 8007644:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007648:	d108      	bne.n	800765c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800764a:	897b      	ldrh	r3, [r7, #10]
 800764c:	b2db      	uxtb	r3, r3
 800764e:	f043 0301 	orr.w	r3, r3, #1
 8007652:	b2da      	uxtb	r2, r3
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	611a      	str	r2, [r3, #16]
 800765a:	e05f      	b.n	800771c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800765c:	897b      	ldrh	r3, [r7, #10]
 800765e:	11db      	asrs	r3, r3, #7
 8007660:	b2db      	uxtb	r3, r3
 8007662:	f003 0306 	and.w	r3, r3, #6
 8007666:	b2db      	uxtb	r3, r3
 8007668:	f063 030f 	orn	r3, r3, #15
 800766c:	b2da      	uxtb	r2, r3
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	687a      	ldr	r2, [r7, #4]
 8007678:	4930      	ldr	r1, [pc, #192]	; (800773c <I2C_MasterRequestRead+0x194>)
 800767a:	68f8      	ldr	r0, [r7, #12]
 800767c:	f000 f8b9 	bl	80077f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007680:	4603      	mov	r3, r0
 8007682:	2b00      	cmp	r3, #0
 8007684:	d001      	beq.n	800768a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	e054      	b.n	8007734 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800768a:	897b      	ldrh	r3, [r7, #10]
 800768c:	b2da      	uxtb	r2, r3
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	687a      	ldr	r2, [r7, #4]
 8007698:	4929      	ldr	r1, [pc, #164]	; (8007740 <I2C_MasterRequestRead+0x198>)
 800769a:	68f8      	ldr	r0, [r7, #12]
 800769c:	f000 f8a9 	bl	80077f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80076a0:	4603      	mov	r3, r0
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d001      	beq.n	80076aa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e044      	b.n	8007734 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076aa:	2300      	movs	r3, #0
 80076ac:	613b      	str	r3, [r7, #16]
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	695b      	ldr	r3, [r3, #20]
 80076b4:	613b      	str	r3, [r7, #16]
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	699b      	ldr	r3, [r3, #24]
 80076bc:	613b      	str	r3, [r7, #16]
 80076be:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076ce:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	9300      	str	r3, [sp, #0]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80076dc:	68f8      	ldr	r0, [r7, #12]
 80076de:	f000 f831 	bl	8007744 <I2C_WaitOnFlagUntilTimeout>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d00d      	beq.n	8007704 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076f6:	d103      	bne.n	8007700 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80076fe:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8007700:	2303      	movs	r3, #3
 8007702:	e017      	b.n	8007734 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007704:	897b      	ldrh	r3, [r7, #10]
 8007706:	11db      	asrs	r3, r3, #7
 8007708:	b2db      	uxtb	r3, r3
 800770a:	f003 0306 	and.w	r3, r3, #6
 800770e:	b2db      	uxtb	r3, r3
 8007710:	f063 030e 	orn	r3, r3, #14
 8007714:	b2da      	uxtb	r2, r3
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	4907      	ldr	r1, [pc, #28]	; (8007740 <I2C_MasterRequestRead+0x198>)
 8007722:	68f8      	ldr	r0, [r7, #12]
 8007724:	f000 f865 	bl	80077f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	d001      	beq.n	8007732 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e000      	b.n	8007734 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8007732:	2300      	movs	r3, #0
}
 8007734:	4618      	mov	r0, r3
 8007736:	3718      	adds	r7, #24
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}
 800773c:	00010008 	.word	0x00010008
 8007740:	00010002 	.word	0x00010002

08007744 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	60b9      	str	r1, [r7, #8]
 800774e:	603b      	str	r3, [r7, #0]
 8007750:	4613      	mov	r3, r2
 8007752:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007754:	e025      	b.n	80077a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800775c:	d021      	beq.n	80077a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800775e:	f7fd ff31 	bl	80055c4 <HAL_GetTick>
 8007762:	4602      	mov	r2, r0
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	1ad3      	subs	r3, r2, r3
 8007768:	683a      	ldr	r2, [r7, #0]
 800776a:	429a      	cmp	r2, r3
 800776c:	d302      	bcc.n	8007774 <I2C_WaitOnFlagUntilTimeout+0x30>
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d116      	bne.n	80077a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2200      	movs	r2, #0
 8007778:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2220      	movs	r2, #32
 800777e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2200      	movs	r2, #0
 8007786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800778e:	f043 0220 	orr.w	r2, r3, #32
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2200      	movs	r2, #0
 800779a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	e023      	b.n	80077ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	0c1b      	lsrs	r3, r3, #16
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d10d      	bne.n	80077c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	695b      	ldr	r3, [r3, #20]
 80077b2:	43da      	mvns	r2, r3
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	4013      	ands	r3, r2
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	bf0c      	ite	eq
 80077be:	2301      	moveq	r3, #1
 80077c0:	2300      	movne	r3, #0
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	461a      	mov	r2, r3
 80077c6:	e00c      	b.n	80077e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	699b      	ldr	r3, [r3, #24]
 80077ce:	43da      	mvns	r2, r3
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	4013      	ands	r3, r2
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	bf0c      	ite	eq
 80077da:	2301      	moveq	r3, #1
 80077dc:	2300      	movne	r3, #0
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	461a      	mov	r2, r3
 80077e2:	79fb      	ldrb	r3, [r7, #7]
 80077e4:	429a      	cmp	r2, r3
 80077e6:	d0b6      	beq.n	8007756 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80077e8:	2300      	movs	r3, #0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3710      	adds	r7, #16
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}

080077f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80077f2:	b580      	push	{r7, lr}
 80077f4:	b084      	sub	sp, #16
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	60f8      	str	r0, [r7, #12]
 80077fa:	60b9      	str	r1, [r7, #8]
 80077fc:	607a      	str	r2, [r7, #4]
 80077fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007800:	e051      	b.n	80078a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	695b      	ldr	r3, [r3, #20]
 8007808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800780c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007810:	d123      	bne.n	800785a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	681a      	ldr	r2, [r3, #0]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007820:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800782a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2200      	movs	r2, #0
 8007830:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	2220      	movs	r2, #32
 8007836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2200      	movs	r2, #0
 800783e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007846:	f043 0204 	orr.w	r2, r3, #4
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	e046      	b.n	80078e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007860:	d021      	beq.n	80078a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007862:	f7fd feaf 	bl	80055c4 <HAL_GetTick>
 8007866:	4602      	mov	r2, r0
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	1ad3      	subs	r3, r2, r3
 800786c:	687a      	ldr	r2, [r7, #4]
 800786e:	429a      	cmp	r2, r3
 8007870:	d302      	bcc.n	8007878 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d116      	bne.n	80078a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2200      	movs	r2, #0
 800787c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2220      	movs	r2, #32
 8007882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	2200      	movs	r2, #0
 800788a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007892:	f043 0220 	orr.w	r2, r3, #32
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2200      	movs	r2, #0
 800789e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	e020      	b.n	80078e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	0c1b      	lsrs	r3, r3, #16
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d10c      	bne.n	80078ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	695b      	ldr	r3, [r3, #20]
 80078b6:	43da      	mvns	r2, r3
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	4013      	ands	r3, r2
 80078bc:	b29b      	uxth	r3, r3
 80078be:	2b00      	cmp	r3, #0
 80078c0:	bf14      	ite	ne
 80078c2:	2301      	movne	r3, #1
 80078c4:	2300      	moveq	r3, #0
 80078c6:	b2db      	uxtb	r3, r3
 80078c8:	e00b      	b.n	80078e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	699b      	ldr	r3, [r3, #24]
 80078d0:	43da      	mvns	r2, r3
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	4013      	ands	r3, r2
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	2b00      	cmp	r3, #0
 80078da:	bf14      	ite	ne
 80078dc:	2301      	movne	r3, #1
 80078de:	2300      	moveq	r3, #0
 80078e0:	b2db      	uxtb	r3, r3
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d18d      	bne.n	8007802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80078e6:	2300      	movs	r3, #0
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3710      	adds	r7, #16
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}

080078f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b084      	sub	sp, #16
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	60f8      	str	r0, [r7, #12]
 80078f8:	60b9      	str	r1, [r7, #8]
 80078fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80078fc:	e02d      	b.n	800795a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80078fe:	68f8      	ldr	r0, [r7, #12]
 8007900:	f000 f8ce 	bl	8007aa0 <I2C_IsAcknowledgeFailed>
 8007904:	4603      	mov	r3, r0
 8007906:	2b00      	cmp	r3, #0
 8007908:	d001      	beq.n	800790e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	e02d      	b.n	800796a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007914:	d021      	beq.n	800795a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007916:	f7fd fe55 	bl	80055c4 <HAL_GetTick>
 800791a:	4602      	mov	r2, r0
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	1ad3      	subs	r3, r2, r3
 8007920:	68ba      	ldr	r2, [r7, #8]
 8007922:	429a      	cmp	r2, r3
 8007924:	d302      	bcc.n	800792c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d116      	bne.n	800795a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2200      	movs	r2, #0
 8007930:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2220      	movs	r2, #32
 8007936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2200      	movs	r2, #0
 800793e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007946:	f043 0220 	orr.w	r2, r3, #32
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2200      	movs	r2, #0
 8007952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007956:	2301      	movs	r3, #1
 8007958:	e007      	b.n	800796a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	695b      	ldr	r3, [r3, #20]
 8007960:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007964:	2b80      	cmp	r3, #128	; 0x80
 8007966:	d1ca      	bne.n	80078fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007968:	2300      	movs	r3, #0
}
 800796a:	4618      	mov	r0, r3
 800796c:	3710      	adds	r7, #16
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007972:	b580      	push	{r7, lr}
 8007974:	b084      	sub	sp, #16
 8007976:	af00      	add	r7, sp, #0
 8007978:	60f8      	str	r0, [r7, #12]
 800797a:	60b9      	str	r1, [r7, #8]
 800797c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800797e:	e02d      	b.n	80079dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f000 f88d 	bl	8007aa0 <I2C_IsAcknowledgeFailed>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d001      	beq.n	8007990 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	e02d      	b.n	80079ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007996:	d021      	beq.n	80079dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007998:	f7fd fe14 	bl	80055c4 <HAL_GetTick>
 800799c:	4602      	mov	r2, r0
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	1ad3      	subs	r3, r2, r3
 80079a2:	68ba      	ldr	r2, [r7, #8]
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d302      	bcc.n	80079ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d116      	bne.n	80079dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2200      	movs	r2, #0
 80079b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2220      	movs	r2, #32
 80079b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2200      	movs	r2, #0
 80079c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c8:	f043 0220 	orr.w	r2, r3, #32
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2200      	movs	r2, #0
 80079d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80079d8:	2301      	movs	r3, #1
 80079da:	e007      	b.n	80079ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	695b      	ldr	r3, [r3, #20]
 80079e2:	f003 0304 	and.w	r3, r3, #4
 80079e6:	2b04      	cmp	r3, #4
 80079e8:	d1ca      	bne.n	8007980 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80079ea:	2300      	movs	r3, #0
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3710      	adds	r7, #16
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b084      	sub	sp, #16
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	60f8      	str	r0, [r7, #12]
 80079fc:	60b9      	str	r1, [r7, #8]
 80079fe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007a00:	e042      	b.n	8007a88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	695b      	ldr	r3, [r3, #20]
 8007a08:	f003 0310 	and.w	r3, r3, #16
 8007a0c:	2b10      	cmp	r3, #16
 8007a0e:	d119      	bne.n	8007a44 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f06f 0210 	mvn.w	r2, #16
 8007a18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2220      	movs	r2, #32
 8007a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007a40:	2301      	movs	r3, #1
 8007a42:	e029      	b.n	8007a98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a44:	f7fd fdbe 	bl	80055c4 <HAL_GetTick>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	1ad3      	subs	r3, r2, r3
 8007a4e:	68ba      	ldr	r2, [r7, #8]
 8007a50:	429a      	cmp	r2, r3
 8007a52:	d302      	bcc.n	8007a5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d116      	bne.n	8007a88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2220      	movs	r2, #32
 8007a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a74:	f043 0220 	orr.w	r2, r3, #32
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007a84:	2301      	movs	r3, #1
 8007a86:	e007      	b.n	8007a98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	695b      	ldr	r3, [r3, #20]
 8007a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a92:	2b40      	cmp	r3, #64	; 0x40
 8007a94:	d1b5      	bne.n	8007a02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007a96:	2300      	movs	r3, #0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3710      	adds	r7, #16
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b083      	sub	sp, #12
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	695b      	ldr	r3, [r3, #20]
 8007aae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ab2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ab6:	d11b      	bne.n	8007af0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007ac0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2220      	movs	r2, #32
 8007acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007adc:	f043 0204 	orr.w	r2, r3, #4
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007aec:	2301      	movs	r3, #1
 8007aee:	e000      	b.n	8007af2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	370c      	adds	r7, #12
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr
	...

08007b00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b086      	sub	sp, #24
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d101      	bne.n	8007b12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	e267      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f003 0301 	and.w	r3, r3, #1
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d075      	beq.n	8007c0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007b1e:	4b88      	ldr	r3, [pc, #544]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	f003 030c 	and.w	r3, r3, #12
 8007b26:	2b04      	cmp	r3, #4
 8007b28:	d00c      	beq.n	8007b44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b2a:	4b85      	ldr	r3, [pc, #532]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007b32:	2b08      	cmp	r3, #8
 8007b34:	d112      	bne.n	8007b5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b36:	4b82      	ldr	r3, [pc, #520]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b42:	d10b      	bne.n	8007b5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b44:	4b7e      	ldr	r3, [pc, #504]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d05b      	beq.n	8007c08 <HAL_RCC_OscConfig+0x108>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d157      	bne.n	8007c08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e242      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b64:	d106      	bne.n	8007b74 <HAL_RCC_OscConfig+0x74>
 8007b66:	4b76      	ldr	r3, [pc, #472]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a75      	ldr	r2, [pc, #468]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007b6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b70:	6013      	str	r3, [r2, #0]
 8007b72:	e01d      	b.n	8007bb0 <HAL_RCC_OscConfig+0xb0>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b7c:	d10c      	bne.n	8007b98 <HAL_RCC_OscConfig+0x98>
 8007b7e:	4b70      	ldr	r3, [pc, #448]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a6f      	ldr	r2, [pc, #444]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007b84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007b88:	6013      	str	r3, [r2, #0]
 8007b8a:	4b6d      	ldr	r3, [pc, #436]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a6c      	ldr	r2, [pc, #432]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007b90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b94:	6013      	str	r3, [r2, #0]
 8007b96:	e00b      	b.n	8007bb0 <HAL_RCC_OscConfig+0xb0>
 8007b98:	4b69      	ldr	r3, [pc, #420]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a68      	ldr	r2, [pc, #416]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007b9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ba2:	6013      	str	r3, [r2, #0]
 8007ba4:	4b66      	ldr	r3, [pc, #408]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a65      	ldr	r2, [pc, #404]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007baa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007bae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d013      	beq.n	8007be0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bb8:	f7fd fd04 	bl	80055c4 <HAL_GetTick>
 8007bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bbe:	e008      	b.n	8007bd2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007bc0:	f7fd fd00 	bl	80055c4 <HAL_GetTick>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	2b64      	cmp	r3, #100	; 0x64
 8007bcc:	d901      	bls.n	8007bd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e207      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bd2:	4b5b      	ldr	r3, [pc, #364]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d0f0      	beq.n	8007bc0 <HAL_RCC_OscConfig+0xc0>
 8007bde:	e014      	b.n	8007c0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007be0:	f7fd fcf0 	bl	80055c4 <HAL_GetTick>
 8007be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007be6:	e008      	b.n	8007bfa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007be8:	f7fd fcec 	bl	80055c4 <HAL_GetTick>
 8007bec:	4602      	mov	r2, r0
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	1ad3      	subs	r3, r2, r3
 8007bf2:	2b64      	cmp	r3, #100	; 0x64
 8007bf4:	d901      	bls.n	8007bfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e1f3      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007bfa:	4b51      	ldr	r3, [pc, #324]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d1f0      	bne.n	8007be8 <HAL_RCC_OscConfig+0xe8>
 8007c06:	e000      	b.n	8007c0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f003 0302 	and.w	r3, r3, #2
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d063      	beq.n	8007cde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007c16:	4b4a      	ldr	r3, [pc, #296]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007c18:	689b      	ldr	r3, [r3, #8]
 8007c1a:	f003 030c 	and.w	r3, r3, #12
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00b      	beq.n	8007c3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c22:	4b47      	ldr	r3, [pc, #284]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007c2a:	2b08      	cmp	r3, #8
 8007c2c:	d11c      	bne.n	8007c68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c2e:	4b44      	ldr	r3, [pc, #272]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d116      	bne.n	8007c68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c3a:	4b41      	ldr	r3, [pc, #260]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f003 0302 	and.w	r3, r3, #2
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d005      	beq.n	8007c52 <HAL_RCC_OscConfig+0x152>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	68db      	ldr	r3, [r3, #12]
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	d001      	beq.n	8007c52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007c4e:	2301      	movs	r3, #1
 8007c50:	e1c7      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c52:	4b3b      	ldr	r3, [pc, #236]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	00db      	lsls	r3, r3, #3
 8007c60:	4937      	ldr	r1, [pc, #220]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007c62:	4313      	orrs	r3, r2
 8007c64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c66:	e03a      	b.n	8007cde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d020      	beq.n	8007cb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007c70:	4b34      	ldr	r3, [pc, #208]	; (8007d44 <HAL_RCC_OscConfig+0x244>)
 8007c72:	2201      	movs	r2, #1
 8007c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c76:	f7fd fca5 	bl	80055c4 <HAL_GetTick>
 8007c7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c7c:	e008      	b.n	8007c90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c7e:	f7fd fca1 	bl	80055c4 <HAL_GetTick>
 8007c82:	4602      	mov	r2, r0
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	1ad3      	subs	r3, r2, r3
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d901      	bls.n	8007c90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007c8c:	2303      	movs	r3, #3
 8007c8e:	e1a8      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c90:	4b2b      	ldr	r3, [pc, #172]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f003 0302 	and.w	r3, r3, #2
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d0f0      	beq.n	8007c7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c9c:	4b28      	ldr	r3, [pc, #160]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	691b      	ldr	r3, [r3, #16]
 8007ca8:	00db      	lsls	r3, r3, #3
 8007caa:	4925      	ldr	r1, [pc, #148]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007cac:	4313      	orrs	r3, r2
 8007cae:	600b      	str	r3, [r1, #0]
 8007cb0:	e015      	b.n	8007cde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007cb2:	4b24      	ldr	r3, [pc, #144]	; (8007d44 <HAL_RCC_OscConfig+0x244>)
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb8:	f7fd fc84 	bl	80055c4 <HAL_GetTick>
 8007cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007cbe:	e008      	b.n	8007cd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007cc0:	f7fd fc80 	bl	80055c4 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	2b02      	cmp	r3, #2
 8007ccc:	d901      	bls.n	8007cd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	e187      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007cd2:	4b1b      	ldr	r3, [pc, #108]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 0302 	and.w	r3, r3, #2
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d1f0      	bne.n	8007cc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f003 0308 	and.w	r3, r3, #8
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d036      	beq.n	8007d58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	695b      	ldr	r3, [r3, #20]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d016      	beq.n	8007d20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007cf2:	4b15      	ldr	r3, [pc, #84]	; (8007d48 <HAL_RCC_OscConfig+0x248>)
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cf8:	f7fd fc64 	bl	80055c4 <HAL_GetTick>
 8007cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cfe:	e008      	b.n	8007d12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d00:	f7fd fc60 	bl	80055c4 <HAL_GetTick>
 8007d04:	4602      	mov	r2, r0
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	1ad3      	subs	r3, r2, r3
 8007d0a:	2b02      	cmp	r3, #2
 8007d0c:	d901      	bls.n	8007d12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007d0e:	2303      	movs	r3, #3
 8007d10:	e167      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d12:	4b0b      	ldr	r3, [pc, #44]	; (8007d40 <HAL_RCC_OscConfig+0x240>)
 8007d14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d16:	f003 0302 	and.w	r3, r3, #2
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d0f0      	beq.n	8007d00 <HAL_RCC_OscConfig+0x200>
 8007d1e:	e01b      	b.n	8007d58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d20:	4b09      	ldr	r3, [pc, #36]	; (8007d48 <HAL_RCC_OscConfig+0x248>)
 8007d22:	2200      	movs	r2, #0
 8007d24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d26:	f7fd fc4d 	bl	80055c4 <HAL_GetTick>
 8007d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d2c:	e00e      	b.n	8007d4c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d2e:	f7fd fc49 	bl	80055c4 <HAL_GetTick>
 8007d32:	4602      	mov	r2, r0
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	1ad3      	subs	r3, r2, r3
 8007d38:	2b02      	cmp	r3, #2
 8007d3a:	d907      	bls.n	8007d4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007d3c:	2303      	movs	r3, #3
 8007d3e:	e150      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
 8007d40:	40023800 	.word	0x40023800
 8007d44:	42470000 	.word	0x42470000
 8007d48:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d4c:	4b88      	ldr	r3, [pc, #544]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007d4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d50:	f003 0302 	and.w	r3, r3, #2
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d1ea      	bne.n	8007d2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f003 0304 	and.w	r3, r3, #4
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f000 8097 	beq.w	8007e94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d66:	2300      	movs	r3, #0
 8007d68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d6a:	4b81      	ldr	r3, [pc, #516]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d10f      	bne.n	8007d96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d76:	2300      	movs	r3, #0
 8007d78:	60bb      	str	r3, [r7, #8]
 8007d7a:	4b7d      	ldr	r3, [pc, #500]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d7e:	4a7c      	ldr	r2, [pc, #496]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007d80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d84:	6413      	str	r3, [r2, #64]	; 0x40
 8007d86:	4b7a      	ldr	r3, [pc, #488]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d8e:	60bb      	str	r3, [r7, #8]
 8007d90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d92:	2301      	movs	r3, #1
 8007d94:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d96:	4b77      	ldr	r3, [pc, #476]	; (8007f74 <HAL_RCC_OscConfig+0x474>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d118      	bne.n	8007dd4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007da2:	4b74      	ldr	r3, [pc, #464]	; (8007f74 <HAL_RCC_OscConfig+0x474>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a73      	ldr	r2, [pc, #460]	; (8007f74 <HAL_RCC_OscConfig+0x474>)
 8007da8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007dac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007dae:	f7fd fc09 	bl	80055c4 <HAL_GetTick>
 8007db2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007db4:	e008      	b.n	8007dc8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007db6:	f7fd fc05 	bl	80055c4 <HAL_GetTick>
 8007dba:	4602      	mov	r2, r0
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	1ad3      	subs	r3, r2, r3
 8007dc0:	2b02      	cmp	r3, #2
 8007dc2:	d901      	bls.n	8007dc8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007dc4:	2303      	movs	r3, #3
 8007dc6:	e10c      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007dc8:	4b6a      	ldr	r3, [pc, #424]	; (8007f74 <HAL_RCC_OscConfig+0x474>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d0f0      	beq.n	8007db6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d106      	bne.n	8007dea <HAL_RCC_OscConfig+0x2ea>
 8007ddc:	4b64      	ldr	r3, [pc, #400]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007dde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007de0:	4a63      	ldr	r2, [pc, #396]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007de2:	f043 0301 	orr.w	r3, r3, #1
 8007de6:	6713      	str	r3, [r2, #112]	; 0x70
 8007de8:	e01c      	b.n	8007e24 <HAL_RCC_OscConfig+0x324>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	689b      	ldr	r3, [r3, #8]
 8007dee:	2b05      	cmp	r3, #5
 8007df0:	d10c      	bne.n	8007e0c <HAL_RCC_OscConfig+0x30c>
 8007df2:	4b5f      	ldr	r3, [pc, #380]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007df6:	4a5e      	ldr	r2, [pc, #376]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007df8:	f043 0304 	orr.w	r3, r3, #4
 8007dfc:	6713      	str	r3, [r2, #112]	; 0x70
 8007dfe:	4b5c      	ldr	r3, [pc, #368]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007e00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e02:	4a5b      	ldr	r2, [pc, #364]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007e04:	f043 0301 	orr.w	r3, r3, #1
 8007e08:	6713      	str	r3, [r2, #112]	; 0x70
 8007e0a:	e00b      	b.n	8007e24 <HAL_RCC_OscConfig+0x324>
 8007e0c:	4b58      	ldr	r3, [pc, #352]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007e0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e10:	4a57      	ldr	r2, [pc, #348]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007e12:	f023 0301 	bic.w	r3, r3, #1
 8007e16:	6713      	str	r3, [r2, #112]	; 0x70
 8007e18:	4b55      	ldr	r3, [pc, #340]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007e1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e1c:	4a54      	ldr	r2, [pc, #336]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007e1e:	f023 0304 	bic.w	r3, r3, #4
 8007e22:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d015      	beq.n	8007e58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e2c:	f7fd fbca 	bl	80055c4 <HAL_GetTick>
 8007e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e32:	e00a      	b.n	8007e4a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e34:	f7fd fbc6 	bl	80055c4 <HAL_GetTick>
 8007e38:	4602      	mov	r2, r0
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	1ad3      	subs	r3, r2, r3
 8007e3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d901      	bls.n	8007e4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007e46:	2303      	movs	r3, #3
 8007e48:	e0cb      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e4a:	4b49      	ldr	r3, [pc, #292]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e4e:	f003 0302 	and.w	r3, r3, #2
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d0ee      	beq.n	8007e34 <HAL_RCC_OscConfig+0x334>
 8007e56:	e014      	b.n	8007e82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e58:	f7fd fbb4 	bl	80055c4 <HAL_GetTick>
 8007e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e5e:	e00a      	b.n	8007e76 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e60:	f7fd fbb0 	bl	80055c4 <HAL_GetTick>
 8007e64:	4602      	mov	r2, r0
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	1ad3      	subs	r3, r2, r3
 8007e6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d901      	bls.n	8007e76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007e72:	2303      	movs	r3, #3
 8007e74:	e0b5      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e76:	4b3e      	ldr	r3, [pc, #248]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e7a:	f003 0302 	and.w	r3, r3, #2
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d1ee      	bne.n	8007e60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e82:	7dfb      	ldrb	r3, [r7, #23]
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	d105      	bne.n	8007e94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e88:	4b39      	ldr	r3, [pc, #228]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8c:	4a38      	ldr	r2, [pc, #224]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007e8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e92:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	699b      	ldr	r3, [r3, #24]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f000 80a1 	beq.w	8007fe0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007e9e:	4b34      	ldr	r3, [pc, #208]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007ea0:	689b      	ldr	r3, [r3, #8]
 8007ea2:	f003 030c 	and.w	r3, r3, #12
 8007ea6:	2b08      	cmp	r3, #8
 8007ea8:	d05c      	beq.n	8007f64 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	699b      	ldr	r3, [r3, #24]
 8007eae:	2b02      	cmp	r3, #2
 8007eb0:	d141      	bne.n	8007f36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007eb2:	4b31      	ldr	r3, [pc, #196]	; (8007f78 <HAL_RCC_OscConfig+0x478>)
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007eb8:	f7fd fb84 	bl	80055c4 <HAL_GetTick>
 8007ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ebe:	e008      	b.n	8007ed2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ec0:	f7fd fb80 	bl	80055c4 <HAL_GetTick>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	1ad3      	subs	r3, r2, r3
 8007eca:	2b02      	cmp	r3, #2
 8007ecc:	d901      	bls.n	8007ed2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007ece:	2303      	movs	r3, #3
 8007ed0:	e087      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ed2:	4b27      	ldr	r3, [pc, #156]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d1f0      	bne.n	8007ec0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	69da      	ldr	r2, [r3, #28]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6a1b      	ldr	r3, [r3, #32]
 8007ee6:	431a      	orrs	r2, r3
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eec:	019b      	lsls	r3, r3, #6
 8007eee:	431a      	orrs	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ef4:	085b      	lsrs	r3, r3, #1
 8007ef6:	3b01      	subs	r3, #1
 8007ef8:	041b      	lsls	r3, r3, #16
 8007efa:	431a      	orrs	r2, r3
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f00:	061b      	lsls	r3, r3, #24
 8007f02:	491b      	ldr	r1, [pc, #108]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007f04:	4313      	orrs	r3, r2
 8007f06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f08:	4b1b      	ldr	r3, [pc, #108]	; (8007f78 <HAL_RCC_OscConfig+0x478>)
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f0e:	f7fd fb59 	bl	80055c4 <HAL_GetTick>
 8007f12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f14:	e008      	b.n	8007f28 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f16:	f7fd fb55 	bl	80055c4 <HAL_GetTick>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	1ad3      	subs	r3, r2, r3
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	d901      	bls.n	8007f28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007f24:	2303      	movs	r3, #3
 8007f26:	e05c      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f28:	4b11      	ldr	r3, [pc, #68]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d0f0      	beq.n	8007f16 <HAL_RCC_OscConfig+0x416>
 8007f34:	e054      	b.n	8007fe0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f36:	4b10      	ldr	r3, [pc, #64]	; (8007f78 <HAL_RCC_OscConfig+0x478>)
 8007f38:	2200      	movs	r2, #0
 8007f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f3c:	f7fd fb42 	bl	80055c4 <HAL_GetTick>
 8007f40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f42:	e008      	b.n	8007f56 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f44:	f7fd fb3e 	bl	80055c4 <HAL_GetTick>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	1ad3      	subs	r3, r2, r3
 8007f4e:	2b02      	cmp	r3, #2
 8007f50:	d901      	bls.n	8007f56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007f52:	2303      	movs	r3, #3
 8007f54:	e045      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f56:	4b06      	ldr	r3, [pc, #24]	; (8007f70 <HAL_RCC_OscConfig+0x470>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d1f0      	bne.n	8007f44 <HAL_RCC_OscConfig+0x444>
 8007f62:	e03d      	b.n	8007fe0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	699b      	ldr	r3, [r3, #24]
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d107      	bne.n	8007f7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e038      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
 8007f70:	40023800 	.word	0x40023800
 8007f74:	40007000 	.word	0x40007000
 8007f78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007f7c:	4b1b      	ldr	r3, [pc, #108]	; (8007fec <HAL_RCC_OscConfig+0x4ec>)
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	699b      	ldr	r3, [r3, #24]
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d028      	beq.n	8007fdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d121      	bne.n	8007fdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d11a      	bne.n	8007fdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007fa6:	68fa      	ldr	r2, [r7, #12]
 8007fa8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007fac:	4013      	ands	r3, r2
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007fb2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d111      	bne.n	8007fdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fc2:	085b      	lsrs	r3, r3, #1
 8007fc4:	3b01      	subs	r3, #1
 8007fc6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d107      	bne.n	8007fdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d001      	beq.n	8007fe0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e000      	b.n	8007fe2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3718      	adds	r7, #24
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	bf00      	nop
 8007fec:	40023800 	.word	0x40023800

08007ff0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b084      	sub	sp, #16
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d101      	bne.n	8008004 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	e0cc      	b.n	800819e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008004:	4b68      	ldr	r3, [pc, #416]	; (80081a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f003 0307 	and.w	r3, r3, #7
 800800c:	683a      	ldr	r2, [r7, #0]
 800800e:	429a      	cmp	r2, r3
 8008010:	d90c      	bls.n	800802c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008012:	4b65      	ldr	r3, [pc, #404]	; (80081a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008014:	683a      	ldr	r2, [r7, #0]
 8008016:	b2d2      	uxtb	r2, r2
 8008018:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800801a:	4b63      	ldr	r3, [pc, #396]	; (80081a8 <HAL_RCC_ClockConfig+0x1b8>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f003 0307 	and.w	r3, r3, #7
 8008022:	683a      	ldr	r2, [r7, #0]
 8008024:	429a      	cmp	r2, r3
 8008026:	d001      	beq.n	800802c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008028:	2301      	movs	r3, #1
 800802a:	e0b8      	b.n	800819e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f003 0302 	and.w	r3, r3, #2
 8008034:	2b00      	cmp	r3, #0
 8008036:	d020      	beq.n	800807a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f003 0304 	and.w	r3, r3, #4
 8008040:	2b00      	cmp	r3, #0
 8008042:	d005      	beq.n	8008050 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008044:	4b59      	ldr	r3, [pc, #356]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	4a58      	ldr	r2, [pc, #352]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 800804a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800804e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f003 0308 	and.w	r3, r3, #8
 8008058:	2b00      	cmp	r3, #0
 800805a:	d005      	beq.n	8008068 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800805c:	4b53      	ldr	r3, [pc, #332]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	4a52      	ldr	r2, [pc, #328]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 8008062:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008066:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008068:	4b50      	ldr	r3, [pc, #320]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	494d      	ldr	r1, [pc, #308]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 8008076:	4313      	orrs	r3, r2
 8008078:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f003 0301 	and.w	r3, r3, #1
 8008082:	2b00      	cmp	r3, #0
 8008084:	d044      	beq.n	8008110 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	2b01      	cmp	r3, #1
 800808c:	d107      	bne.n	800809e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800808e:	4b47      	ldr	r3, [pc, #284]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008096:	2b00      	cmp	r3, #0
 8008098:	d119      	bne.n	80080ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e07f      	b.n	800819e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	2b02      	cmp	r3, #2
 80080a4:	d003      	beq.n	80080ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80080aa:	2b03      	cmp	r3, #3
 80080ac:	d107      	bne.n	80080be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80080ae:	4b3f      	ldr	r3, [pc, #252]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d109      	bne.n	80080ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	e06f      	b.n	800819e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080be:	4b3b      	ldr	r3, [pc, #236]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f003 0302 	and.w	r3, r3, #2
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d101      	bne.n	80080ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	e067      	b.n	800819e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80080ce:	4b37      	ldr	r3, [pc, #220]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	f023 0203 	bic.w	r2, r3, #3
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	4934      	ldr	r1, [pc, #208]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 80080dc:	4313      	orrs	r3, r2
 80080de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80080e0:	f7fd fa70 	bl	80055c4 <HAL_GetTick>
 80080e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080e6:	e00a      	b.n	80080fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080e8:	f7fd fa6c 	bl	80055c4 <HAL_GetTick>
 80080ec:	4602      	mov	r2, r0
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	1ad3      	subs	r3, r2, r3
 80080f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d901      	bls.n	80080fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80080fa:	2303      	movs	r3, #3
 80080fc:	e04f      	b.n	800819e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080fe:	4b2b      	ldr	r3, [pc, #172]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	f003 020c 	and.w	r2, r3, #12
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	009b      	lsls	r3, r3, #2
 800810c:	429a      	cmp	r2, r3
 800810e:	d1eb      	bne.n	80080e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008110:	4b25      	ldr	r3, [pc, #148]	; (80081a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f003 0307 	and.w	r3, r3, #7
 8008118:	683a      	ldr	r2, [r7, #0]
 800811a:	429a      	cmp	r2, r3
 800811c:	d20c      	bcs.n	8008138 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800811e:	4b22      	ldr	r3, [pc, #136]	; (80081a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008120:	683a      	ldr	r2, [r7, #0]
 8008122:	b2d2      	uxtb	r2, r2
 8008124:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008126:	4b20      	ldr	r3, [pc, #128]	; (80081a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f003 0307 	and.w	r3, r3, #7
 800812e:	683a      	ldr	r2, [r7, #0]
 8008130:	429a      	cmp	r2, r3
 8008132:	d001      	beq.n	8008138 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008134:	2301      	movs	r3, #1
 8008136:	e032      	b.n	800819e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f003 0304 	and.w	r3, r3, #4
 8008140:	2b00      	cmp	r3, #0
 8008142:	d008      	beq.n	8008156 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008144:	4b19      	ldr	r3, [pc, #100]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	4916      	ldr	r1, [pc, #88]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 8008152:	4313      	orrs	r3, r2
 8008154:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f003 0308 	and.w	r3, r3, #8
 800815e:	2b00      	cmp	r3, #0
 8008160:	d009      	beq.n	8008176 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008162:	4b12      	ldr	r3, [pc, #72]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 8008164:	689b      	ldr	r3, [r3, #8]
 8008166:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	691b      	ldr	r3, [r3, #16]
 800816e:	00db      	lsls	r3, r3, #3
 8008170:	490e      	ldr	r1, [pc, #56]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 8008172:	4313      	orrs	r3, r2
 8008174:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008176:	f000 f821 	bl	80081bc <HAL_RCC_GetSysClockFreq>
 800817a:	4602      	mov	r2, r0
 800817c:	4b0b      	ldr	r3, [pc, #44]	; (80081ac <HAL_RCC_ClockConfig+0x1bc>)
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	091b      	lsrs	r3, r3, #4
 8008182:	f003 030f 	and.w	r3, r3, #15
 8008186:	490a      	ldr	r1, [pc, #40]	; (80081b0 <HAL_RCC_ClockConfig+0x1c0>)
 8008188:	5ccb      	ldrb	r3, [r1, r3]
 800818a:	fa22 f303 	lsr.w	r3, r2, r3
 800818e:	4a09      	ldr	r2, [pc, #36]	; (80081b4 <HAL_RCC_ClockConfig+0x1c4>)
 8008190:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008192:	4b09      	ldr	r3, [pc, #36]	; (80081b8 <HAL_RCC_ClockConfig+0x1c8>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4618      	mov	r0, r3
 8008198:	f7fd f9d0 	bl	800553c <HAL_InitTick>

  return HAL_OK;
 800819c:	2300      	movs	r3, #0
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3710      	adds	r7, #16
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	bf00      	nop
 80081a8:	40023c00 	.word	0x40023c00
 80081ac:	40023800 	.word	0x40023800
 80081b0:	0800da50 	.word	0x0800da50
 80081b4:	200003b0 	.word	0x200003b0
 80081b8:	200003b4 	.word	0x200003b4

080081bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80081bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80081c0:	b094      	sub	sp, #80	; 0x50
 80081c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80081c4:	2300      	movs	r3, #0
 80081c6:	647b      	str	r3, [r7, #68]	; 0x44
 80081c8:	2300      	movs	r3, #0
 80081ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081cc:	2300      	movs	r3, #0
 80081ce:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80081d0:	2300      	movs	r3, #0
 80081d2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80081d4:	4b79      	ldr	r3, [pc, #484]	; (80083bc <HAL_RCC_GetSysClockFreq+0x200>)
 80081d6:	689b      	ldr	r3, [r3, #8]
 80081d8:	f003 030c 	and.w	r3, r3, #12
 80081dc:	2b08      	cmp	r3, #8
 80081de:	d00d      	beq.n	80081fc <HAL_RCC_GetSysClockFreq+0x40>
 80081e0:	2b08      	cmp	r3, #8
 80081e2:	f200 80e1 	bhi.w	80083a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d002      	beq.n	80081f0 <HAL_RCC_GetSysClockFreq+0x34>
 80081ea:	2b04      	cmp	r3, #4
 80081ec:	d003      	beq.n	80081f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80081ee:	e0db      	b.n	80083a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80081f0:	4b73      	ldr	r3, [pc, #460]	; (80083c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80081f2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80081f4:	e0db      	b.n	80083ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80081f6:	4b73      	ldr	r3, [pc, #460]	; (80083c4 <HAL_RCC_GetSysClockFreq+0x208>)
 80081f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80081fa:	e0d8      	b.n	80083ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80081fc:	4b6f      	ldr	r3, [pc, #444]	; (80083bc <HAL_RCC_GetSysClockFreq+0x200>)
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008204:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008206:	4b6d      	ldr	r3, [pc, #436]	; (80083bc <HAL_RCC_GetSysClockFreq+0x200>)
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d063      	beq.n	80082da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008212:	4b6a      	ldr	r3, [pc, #424]	; (80083bc <HAL_RCC_GetSysClockFreq+0x200>)
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	099b      	lsrs	r3, r3, #6
 8008218:	2200      	movs	r2, #0
 800821a:	63bb      	str	r3, [r7, #56]	; 0x38
 800821c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800821e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008220:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008224:	633b      	str	r3, [r7, #48]	; 0x30
 8008226:	2300      	movs	r3, #0
 8008228:	637b      	str	r3, [r7, #52]	; 0x34
 800822a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800822e:	4622      	mov	r2, r4
 8008230:	462b      	mov	r3, r5
 8008232:	f04f 0000 	mov.w	r0, #0
 8008236:	f04f 0100 	mov.w	r1, #0
 800823a:	0159      	lsls	r1, r3, #5
 800823c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008240:	0150      	lsls	r0, r2, #5
 8008242:	4602      	mov	r2, r0
 8008244:	460b      	mov	r3, r1
 8008246:	4621      	mov	r1, r4
 8008248:	1a51      	subs	r1, r2, r1
 800824a:	6139      	str	r1, [r7, #16]
 800824c:	4629      	mov	r1, r5
 800824e:	eb63 0301 	sbc.w	r3, r3, r1
 8008252:	617b      	str	r3, [r7, #20]
 8008254:	f04f 0200 	mov.w	r2, #0
 8008258:	f04f 0300 	mov.w	r3, #0
 800825c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008260:	4659      	mov	r1, fp
 8008262:	018b      	lsls	r3, r1, #6
 8008264:	4651      	mov	r1, sl
 8008266:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800826a:	4651      	mov	r1, sl
 800826c:	018a      	lsls	r2, r1, #6
 800826e:	4651      	mov	r1, sl
 8008270:	ebb2 0801 	subs.w	r8, r2, r1
 8008274:	4659      	mov	r1, fp
 8008276:	eb63 0901 	sbc.w	r9, r3, r1
 800827a:	f04f 0200 	mov.w	r2, #0
 800827e:	f04f 0300 	mov.w	r3, #0
 8008282:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008286:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800828a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800828e:	4690      	mov	r8, r2
 8008290:	4699      	mov	r9, r3
 8008292:	4623      	mov	r3, r4
 8008294:	eb18 0303 	adds.w	r3, r8, r3
 8008298:	60bb      	str	r3, [r7, #8]
 800829a:	462b      	mov	r3, r5
 800829c:	eb49 0303 	adc.w	r3, r9, r3
 80082a0:	60fb      	str	r3, [r7, #12]
 80082a2:	f04f 0200 	mov.w	r2, #0
 80082a6:	f04f 0300 	mov.w	r3, #0
 80082aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80082ae:	4629      	mov	r1, r5
 80082b0:	024b      	lsls	r3, r1, #9
 80082b2:	4621      	mov	r1, r4
 80082b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80082b8:	4621      	mov	r1, r4
 80082ba:	024a      	lsls	r2, r1, #9
 80082bc:	4610      	mov	r0, r2
 80082be:	4619      	mov	r1, r3
 80082c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082c2:	2200      	movs	r2, #0
 80082c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80082c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80082c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80082cc:	f7f8 fc68 	bl	8000ba0 <__aeabi_uldivmod>
 80082d0:	4602      	mov	r2, r0
 80082d2:	460b      	mov	r3, r1
 80082d4:	4613      	mov	r3, r2
 80082d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082d8:	e058      	b.n	800838c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80082da:	4b38      	ldr	r3, [pc, #224]	; (80083bc <HAL_RCC_GetSysClockFreq+0x200>)
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	099b      	lsrs	r3, r3, #6
 80082e0:	2200      	movs	r2, #0
 80082e2:	4618      	mov	r0, r3
 80082e4:	4611      	mov	r1, r2
 80082e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80082ea:	623b      	str	r3, [r7, #32]
 80082ec:	2300      	movs	r3, #0
 80082ee:	627b      	str	r3, [r7, #36]	; 0x24
 80082f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80082f4:	4642      	mov	r2, r8
 80082f6:	464b      	mov	r3, r9
 80082f8:	f04f 0000 	mov.w	r0, #0
 80082fc:	f04f 0100 	mov.w	r1, #0
 8008300:	0159      	lsls	r1, r3, #5
 8008302:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008306:	0150      	lsls	r0, r2, #5
 8008308:	4602      	mov	r2, r0
 800830a:	460b      	mov	r3, r1
 800830c:	4641      	mov	r1, r8
 800830e:	ebb2 0a01 	subs.w	sl, r2, r1
 8008312:	4649      	mov	r1, r9
 8008314:	eb63 0b01 	sbc.w	fp, r3, r1
 8008318:	f04f 0200 	mov.w	r2, #0
 800831c:	f04f 0300 	mov.w	r3, #0
 8008320:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008324:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008328:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800832c:	ebb2 040a 	subs.w	r4, r2, sl
 8008330:	eb63 050b 	sbc.w	r5, r3, fp
 8008334:	f04f 0200 	mov.w	r2, #0
 8008338:	f04f 0300 	mov.w	r3, #0
 800833c:	00eb      	lsls	r3, r5, #3
 800833e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008342:	00e2      	lsls	r2, r4, #3
 8008344:	4614      	mov	r4, r2
 8008346:	461d      	mov	r5, r3
 8008348:	4643      	mov	r3, r8
 800834a:	18e3      	adds	r3, r4, r3
 800834c:	603b      	str	r3, [r7, #0]
 800834e:	464b      	mov	r3, r9
 8008350:	eb45 0303 	adc.w	r3, r5, r3
 8008354:	607b      	str	r3, [r7, #4]
 8008356:	f04f 0200 	mov.w	r2, #0
 800835a:	f04f 0300 	mov.w	r3, #0
 800835e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008362:	4629      	mov	r1, r5
 8008364:	028b      	lsls	r3, r1, #10
 8008366:	4621      	mov	r1, r4
 8008368:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800836c:	4621      	mov	r1, r4
 800836e:	028a      	lsls	r2, r1, #10
 8008370:	4610      	mov	r0, r2
 8008372:	4619      	mov	r1, r3
 8008374:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008376:	2200      	movs	r2, #0
 8008378:	61bb      	str	r3, [r7, #24]
 800837a:	61fa      	str	r2, [r7, #28]
 800837c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008380:	f7f8 fc0e 	bl	8000ba0 <__aeabi_uldivmod>
 8008384:	4602      	mov	r2, r0
 8008386:	460b      	mov	r3, r1
 8008388:	4613      	mov	r3, r2
 800838a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800838c:	4b0b      	ldr	r3, [pc, #44]	; (80083bc <HAL_RCC_GetSysClockFreq+0x200>)
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	0c1b      	lsrs	r3, r3, #16
 8008392:	f003 0303 	and.w	r3, r3, #3
 8008396:	3301      	adds	r3, #1
 8008398:	005b      	lsls	r3, r3, #1
 800839a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800839c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800839e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80083a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80083a4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80083a6:	e002      	b.n	80083ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80083a8:	4b05      	ldr	r3, [pc, #20]	; (80083c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80083aa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80083ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80083ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3750      	adds	r7, #80	; 0x50
 80083b4:	46bd      	mov	sp, r7
 80083b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80083ba:	bf00      	nop
 80083bc:	40023800 	.word	0x40023800
 80083c0:	00f42400 	.word	0x00f42400
 80083c4:	007a1200 	.word	0x007a1200

080083c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80083c8:	b480      	push	{r7}
 80083ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80083cc:	4b03      	ldr	r3, [pc, #12]	; (80083dc <HAL_RCC_GetHCLKFreq+0x14>)
 80083ce:	681b      	ldr	r3, [r3, #0]
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop
 80083dc:	200003b0 	.word	0x200003b0

080083e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80083e4:	f7ff fff0 	bl	80083c8 <HAL_RCC_GetHCLKFreq>
 80083e8:	4602      	mov	r2, r0
 80083ea:	4b05      	ldr	r3, [pc, #20]	; (8008400 <HAL_RCC_GetPCLK1Freq+0x20>)
 80083ec:	689b      	ldr	r3, [r3, #8]
 80083ee:	0a9b      	lsrs	r3, r3, #10
 80083f0:	f003 0307 	and.w	r3, r3, #7
 80083f4:	4903      	ldr	r1, [pc, #12]	; (8008404 <HAL_RCC_GetPCLK1Freq+0x24>)
 80083f6:	5ccb      	ldrb	r3, [r1, r3]
 80083f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	bd80      	pop	{r7, pc}
 8008400:	40023800 	.word	0x40023800
 8008404:	0800da60 	.word	0x0800da60

08008408 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800840c:	f7ff ffdc 	bl	80083c8 <HAL_RCC_GetHCLKFreq>
 8008410:	4602      	mov	r2, r0
 8008412:	4b05      	ldr	r3, [pc, #20]	; (8008428 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	0b5b      	lsrs	r3, r3, #13
 8008418:	f003 0307 	and.w	r3, r3, #7
 800841c:	4903      	ldr	r1, [pc, #12]	; (800842c <HAL_RCC_GetPCLK2Freq+0x24>)
 800841e:	5ccb      	ldrb	r3, [r1, r3]
 8008420:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008424:	4618      	mov	r0, r3
 8008426:	bd80      	pop	{r7, pc}
 8008428:	40023800 	.word	0x40023800
 800842c:	0800da60 	.word	0x0800da60

08008430 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b082      	sub	sp, #8
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d101      	bne.n	8008442 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800843e:	2301      	movs	r3, #1
 8008440:	e04c      	b.n	80084dc <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008448:	b2db      	uxtb	r3, r3
 800844a:	2b00      	cmp	r3, #0
 800844c:	d111      	bne.n	8008472 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2200      	movs	r2, #0
 8008452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f001 fc0c 	bl	8009c74 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008460:	2b00      	cmp	r3, #0
 8008462:	d102      	bne.n	800846a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	4a1f      	ldr	r2, [pc, #124]	; (80084e4 <HAL_TIM_Base_Init+0xb4>)
 8008468:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2202      	movs	r2, #2
 8008476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681a      	ldr	r2, [r3, #0]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	3304      	adds	r3, #4
 8008482:	4619      	mov	r1, r3
 8008484:	4610      	mov	r0, r2
 8008486:	f001 f929 	bl	80096dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2201      	movs	r2, #1
 800848e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2201      	movs	r2, #1
 8008496:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2201      	movs	r2, #1
 800849e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2201      	movs	r2, #1
 80084a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2201      	movs	r2, #1
 80084ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2201      	movs	r2, #1
 80084b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2201      	movs	r2, #1
 80084be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2201      	movs	r2, #1
 80084c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2201      	movs	r2, #1
 80084ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2201      	movs	r2, #1
 80084d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80084da:	2300      	movs	r3, #0
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3708      	adds	r7, #8
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}
 80084e4:	080050cd 	.word	0x080050cd

080084e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b085      	sub	sp, #20
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084f6:	b2db      	uxtb	r3, r3
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d001      	beq.n	8008500 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80084fc:	2301      	movs	r3, #1
 80084fe:	e03c      	b.n	800857a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2202      	movs	r2, #2
 8008504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a1e      	ldr	r2, [pc, #120]	; (8008588 <HAL_TIM_Base_Start+0xa0>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d018      	beq.n	8008544 <HAL_TIM_Base_Start+0x5c>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800851a:	d013      	beq.n	8008544 <HAL_TIM_Base_Start+0x5c>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a1a      	ldr	r2, [pc, #104]	; (800858c <HAL_TIM_Base_Start+0xa4>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d00e      	beq.n	8008544 <HAL_TIM_Base_Start+0x5c>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a19      	ldr	r2, [pc, #100]	; (8008590 <HAL_TIM_Base_Start+0xa8>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d009      	beq.n	8008544 <HAL_TIM_Base_Start+0x5c>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a17      	ldr	r2, [pc, #92]	; (8008594 <HAL_TIM_Base_Start+0xac>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d004      	beq.n	8008544 <HAL_TIM_Base_Start+0x5c>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a16      	ldr	r2, [pc, #88]	; (8008598 <HAL_TIM_Base_Start+0xb0>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d111      	bne.n	8008568 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	f003 0307 	and.w	r3, r3, #7
 800854e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	2b06      	cmp	r3, #6
 8008554:	d010      	beq.n	8008578 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f042 0201 	orr.w	r2, r2, #1
 8008564:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008566:	e007      	b.n	8008578 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	681a      	ldr	r2, [r3, #0]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f042 0201 	orr.w	r2, r2, #1
 8008576:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008578:	2300      	movs	r3, #0
}
 800857a:	4618      	mov	r0, r3
 800857c:	3714      	adds	r7, #20
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr
 8008586:	bf00      	nop
 8008588:	40010000 	.word	0x40010000
 800858c:	40000400 	.word	0x40000400
 8008590:	40000800 	.word	0x40000800
 8008594:	40000c00 	.word	0x40000c00
 8008598:	40014000 	.word	0x40014000

0800859c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800859c:	b480      	push	{r7}
 800859e:	b085      	sub	sp, #20
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	2b01      	cmp	r3, #1
 80085ae:	d001      	beq.n	80085b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80085b0:	2301      	movs	r3, #1
 80085b2:	e044      	b.n	800863e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2202      	movs	r2, #2
 80085b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	68da      	ldr	r2, [r3, #12]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f042 0201 	orr.w	r2, r2, #1
 80085ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a1e      	ldr	r2, [pc, #120]	; (800864c <HAL_TIM_Base_Start_IT+0xb0>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d018      	beq.n	8008608 <HAL_TIM_Base_Start_IT+0x6c>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085de:	d013      	beq.n	8008608 <HAL_TIM_Base_Start_IT+0x6c>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a1a      	ldr	r2, [pc, #104]	; (8008650 <HAL_TIM_Base_Start_IT+0xb4>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d00e      	beq.n	8008608 <HAL_TIM_Base_Start_IT+0x6c>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a19      	ldr	r2, [pc, #100]	; (8008654 <HAL_TIM_Base_Start_IT+0xb8>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d009      	beq.n	8008608 <HAL_TIM_Base_Start_IT+0x6c>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a17      	ldr	r2, [pc, #92]	; (8008658 <HAL_TIM_Base_Start_IT+0xbc>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d004      	beq.n	8008608 <HAL_TIM_Base_Start_IT+0x6c>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a16      	ldr	r2, [pc, #88]	; (800865c <HAL_TIM_Base_Start_IT+0xc0>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d111      	bne.n	800862c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	f003 0307 	and.w	r3, r3, #7
 8008612:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	2b06      	cmp	r3, #6
 8008618:	d010      	beq.n	800863c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f042 0201 	orr.w	r2, r2, #1
 8008628:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800862a:	e007      	b.n	800863c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f042 0201 	orr.w	r2, r2, #1
 800863a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800863c:	2300      	movs	r3, #0
}
 800863e:	4618      	mov	r0, r3
 8008640:	3714      	adds	r7, #20
 8008642:	46bd      	mov	sp, r7
 8008644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008648:	4770      	bx	lr
 800864a:	bf00      	nop
 800864c:	40010000 	.word	0x40010000
 8008650:	40000400 	.word	0x40000400
 8008654:	40000800 	.word	0x40000800
 8008658:	40000c00 	.word	0x40000c00
 800865c:	40014000 	.word	0x40014000

08008660 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b082      	sub	sp, #8
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d101      	bne.n	8008672 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800866e:	2301      	movs	r3, #1
 8008670:	e04c      	b.n	800870c <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008678:	b2db      	uxtb	r3, r3
 800867a:	2b00      	cmp	r3, #0
 800867c:	d111      	bne.n	80086a2 <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f001 faf4 	bl	8009c74 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008690:	2b00      	cmp	r3, #0
 8008692:	d102      	bne.n	800869a <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	4a1f      	ldr	r2, [pc, #124]	; (8008714 <HAL_TIM_OC_Init+0xb4>)
 8008698:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2202      	movs	r2, #2
 80086a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	3304      	adds	r3, #4
 80086b2:	4619      	mov	r1, r3
 80086b4:	4610      	mov	r0, r2
 80086b6:	f001 f811 	bl	80096dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2201      	movs	r2, #1
 80086be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2201      	movs	r2, #1
 80086c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2201      	movs	r2, #1
 80086ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2201      	movs	r2, #1
 80086d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2201      	movs	r2, #1
 80086de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2201      	movs	r2, #1
 80086e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2201      	movs	r2, #1
 80086ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2201      	movs	r2, #1
 80086f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2201      	movs	r2, #1
 80086fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2201      	movs	r2, #1
 8008706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800870a:	2300      	movs	r3, #0
}
 800870c:	4618      	mov	r0, r3
 800870e:	3708      	adds	r7, #8
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}
 8008714:	08008719 	.word	0x08008719

08008718 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8008718:	b480      	push	{r7}
 800871a:	b083      	sub	sp, #12
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008720:	bf00      	nop
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b082      	sub	sp, #8
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d101      	bne.n	800873e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800873a:	2301      	movs	r3, #1
 800873c:	e04c      	b.n	80087d8 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008744:	b2db      	uxtb	r3, r3
 8008746:	2b00      	cmp	r3, #0
 8008748:	d111      	bne.n	800876e <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f001 fa8e 	bl	8009c74 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800875c:	2b00      	cmp	r3, #0
 800875e:	d102      	bne.n	8008766 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a1f      	ldr	r2, [pc, #124]	; (80087e0 <HAL_TIM_PWM_Init+0xb4>)
 8008764:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2202      	movs	r2, #2
 8008772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681a      	ldr	r2, [r3, #0]
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	3304      	adds	r3, #4
 800877e:	4619      	mov	r1, r3
 8008780:	4610      	mov	r0, r2
 8008782:	f000 ffab 	bl	80096dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2201      	movs	r2, #1
 800878a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2201      	movs	r2, #1
 8008792:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2201      	movs	r2, #1
 800879a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2201      	movs	r2, #1
 80087a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2201      	movs	r2, #1
 80087aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2201      	movs	r2, #1
 80087b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2201      	movs	r2, #1
 80087ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2201      	movs	r2, #1
 80087c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2201      	movs	r2, #1
 80087ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2201      	movs	r2, #1
 80087d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80087d6:	2300      	movs	r3, #0
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3708      	adds	r7, #8
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	080087e5 	.word	0x080087e5

080087e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80087ec:	bf00      	nop
 80087ee:	370c      	adds	r7, #12
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
 8008800:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d109      	bne.n	800881c <HAL_TIM_PWM_Start+0x24>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800880e:	b2db      	uxtb	r3, r3
 8008810:	2b01      	cmp	r3, #1
 8008812:	bf14      	ite	ne
 8008814:	2301      	movne	r3, #1
 8008816:	2300      	moveq	r3, #0
 8008818:	b2db      	uxtb	r3, r3
 800881a:	e022      	b.n	8008862 <HAL_TIM_PWM_Start+0x6a>
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	2b04      	cmp	r3, #4
 8008820:	d109      	bne.n	8008836 <HAL_TIM_PWM_Start+0x3e>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008828:	b2db      	uxtb	r3, r3
 800882a:	2b01      	cmp	r3, #1
 800882c:	bf14      	ite	ne
 800882e:	2301      	movne	r3, #1
 8008830:	2300      	moveq	r3, #0
 8008832:	b2db      	uxtb	r3, r3
 8008834:	e015      	b.n	8008862 <HAL_TIM_PWM_Start+0x6a>
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	2b08      	cmp	r3, #8
 800883a:	d109      	bne.n	8008850 <HAL_TIM_PWM_Start+0x58>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008842:	b2db      	uxtb	r3, r3
 8008844:	2b01      	cmp	r3, #1
 8008846:	bf14      	ite	ne
 8008848:	2301      	movne	r3, #1
 800884a:	2300      	moveq	r3, #0
 800884c:	b2db      	uxtb	r3, r3
 800884e:	e008      	b.n	8008862 <HAL_TIM_PWM_Start+0x6a>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008856:	b2db      	uxtb	r3, r3
 8008858:	2b01      	cmp	r3, #1
 800885a:	bf14      	ite	ne
 800885c:	2301      	movne	r3, #1
 800885e:	2300      	moveq	r3, #0
 8008860:	b2db      	uxtb	r3, r3
 8008862:	2b00      	cmp	r3, #0
 8008864:	d001      	beq.n	800886a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	e068      	b.n	800893c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d104      	bne.n	800887a <HAL_TIM_PWM_Start+0x82>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2202      	movs	r2, #2
 8008874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008878:	e013      	b.n	80088a2 <HAL_TIM_PWM_Start+0xaa>
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	2b04      	cmp	r3, #4
 800887e:	d104      	bne.n	800888a <HAL_TIM_PWM_Start+0x92>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2202      	movs	r2, #2
 8008884:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008888:	e00b      	b.n	80088a2 <HAL_TIM_PWM_Start+0xaa>
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	2b08      	cmp	r3, #8
 800888e:	d104      	bne.n	800889a <HAL_TIM_PWM_Start+0xa2>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2202      	movs	r2, #2
 8008894:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008898:	e003      	b.n	80088a2 <HAL_TIM_PWM_Start+0xaa>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2202      	movs	r2, #2
 800889e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	2201      	movs	r2, #1
 80088a8:	6839      	ldr	r1, [r7, #0]
 80088aa:	4618      	mov	r0, r3
 80088ac:	f001 f9bc 	bl	8009c28 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a23      	ldr	r2, [pc, #140]	; (8008944 <HAL_TIM_PWM_Start+0x14c>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d107      	bne.n	80088ca <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80088c8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4a1d      	ldr	r2, [pc, #116]	; (8008944 <HAL_TIM_PWM_Start+0x14c>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d018      	beq.n	8008906 <HAL_TIM_PWM_Start+0x10e>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088dc:	d013      	beq.n	8008906 <HAL_TIM_PWM_Start+0x10e>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4a19      	ldr	r2, [pc, #100]	; (8008948 <HAL_TIM_PWM_Start+0x150>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d00e      	beq.n	8008906 <HAL_TIM_PWM_Start+0x10e>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a17      	ldr	r2, [pc, #92]	; (800894c <HAL_TIM_PWM_Start+0x154>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d009      	beq.n	8008906 <HAL_TIM_PWM_Start+0x10e>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a16      	ldr	r2, [pc, #88]	; (8008950 <HAL_TIM_PWM_Start+0x158>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d004      	beq.n	8008906 <HAL_TIM_PWM_Start+0x10e>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a14      	ldr	r2, [pc, #80]	; (8008954 <HAL_TIM_PWM_Start+0x15c>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d111      	bne.n	800892a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	f003 0307 	and.w	r3, r3, #7
 8008910:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2b06      	cmp	r3, #6
 8008916:	d010      	beq.n	800893a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681a      	ldr	r2, [r3, #0]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f042 0201 	orr.w	r2, r2, #1
 8008926:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008928:	e007      	b.n	800893a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f042 0201 	orr.w	r2, r2, #1
 8008938:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800893a:	2300      	movs	r3, #0
}
 800893c:	4618      	mov	r0, r3
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}
 8008944:	40010000 	.word	0x40010000
 8008948:	40000400 	.word	0x40000400
 800894c:	40000800 	.word	0x40000800
 8008950:	40000c00 	.word	0x40000c00
 8008954:	40014000 	.word	0x40014000

08008958 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b082      	sub	sp, #8
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
 8008960:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d101      	bne.n	800896c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8008968:	2301      	movs	r3, #1
 800896a:	e04c      	b.n	8008a06 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008972:	b2db      	uxtb	r3, r3
 8008974:	2b00      	cmp	r3, #0
 8008976:	d111      	bne.n	800899c <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2200      	movs	r2, #0
 800897c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f001 f977 	bl	8009c74 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800898a:	2b00      	cmp	r3, #0
 800898c:	d102      	bne.n	8008994 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	4a1f      	ldr	r2, [pc, #124]	; (8008a10 <HAL_TIM_OnePulse_Init+0xb8>)
 8008992:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2202      	movs	r2, #2
 80089a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	3304      	adds	r3, #4
 80089ac:	4619      	mov	r1, r3
 80089ae:	4610      	mov	r0, r2
 80089b0:	f000 fe94 	bl	80096dc <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	681a      	ldr	r2, [r3, #0]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f022 0208 	bic.w	r2, r2, #8
 80089c2:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	6819      	ldr	r1, [r3, #0]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	683a      	ldr	r2, [r7, #0]
 80089d0:	430a      	orrs	r2, r1
 80089d2:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2201      	movs	r2, #1
 80089d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2201      	movs	r2, #1
 80089e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2201      	movs	r2, #1
 80089e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2201      	movs	r2, #1
 80089f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2201      	movs	r2, #1
 80089f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2201      	movs	r2, #1
 8008a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a04:	2300      	movs	r3, #0
}
 8008a06:	4618      	mov	r0, r3
 8008a08:	3708      	adds	r7, #8
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}
 8008a0e:	bf00      	nop
 8008a10:	08008a15 	.word	0x08008a15

08008a14 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008a14:	b480      	push	{r7}
 8008a16:	b083      	sub	sp, #12
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8008a1c:	bf00      	nop
 8008a1e:	370c      	adds	r7, #12
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr

08008a28 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b084      	sub	sp, #16
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a38:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008a40:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008a48:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008a50:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a52:	7bfb      	ldrb	r3, [r7, #15]
 8008a54:	2b01      	cmp	r3, #1
 8008a56:	d108      	bne.n	8008a6a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a58:	7bbb      	ldrb	r3, [r7, #14]
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d105      	bne.n	8008a6a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a5e:	7b7b      	ldrb	r3, [r7, #13]
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d102      	bne.n	8008a6a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008a64:	7b3b      	ldrb	r3, [r7, #12]
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	d001      	beq.n	8008a6e <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e03b      	b.n	8008ae6 <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2202      	movs	r2, #2
 8008a72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2202      	movs	r2, #2
 8008a7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2202      	movs	r2, #2
 8008a82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2202      	movs	r2, #2
 8008a8a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	68da      	ldr	r2, [r3, #12]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f042 0202 	orr.w	r2, r2, #2
 8008a9c:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	68da      	ldr	r2, [r3, #12]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f042 0204 	orr.w	r2, r2, #4
 8008aac:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	2100      	movs	r1, #0
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f001 f8b6 	bl	8009c28 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	2104      	movs	r1, #4
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f001 f8af 	bl	8009c28 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a08      	ldr	r2, [pc, #32]	; (8008af0 <HAL_TIM_OnePulse_Start_IT+0xc8>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d107      	bne.n	8008ae4 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008ae2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8008ae4:	2300      	movs	r3, #0
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	40010000 	.word	0x40010000

08008af4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b086      	sub	sp, #24
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
 8008afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d101      	bne.n	8008b08 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008b04:	2301      	movs	r3, #1
 8008b06:	e0a2      	b.n	8008c4e <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d111      	bne.n	8008b38 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f001 f8a9 	bl	8009c74 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d102      	bne.n	8008b30 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	4a4a      	ldr	r2, [pc, #296]	; (8008c58 <HAL_TIM_Encoder_Init+0x164>)
 8008b2e:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2202      	movs	r2, #2
 8008b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	689b      	ldr	r3, [r3, #8]
 8008b46:	687a      	ldr	r2, [r7, #4]
 8008b48:	6812      	ldr	r2, [r2, #0]
 8008b4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b4e:	f023 0307 	bic.w	r3, r3, #7
 8008b52:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	3304      	adds	r3, #4
 8008b5c:	4619      	mov	r1, r3
 8008b5e:	4610      	mov	r0, r2
 8008b60:	f000 fdbc 	bl	80096dc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	699b      	ldr	r3, [r3, #24]
 8008b72:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	6a1b      	ldr	r3, [r3, #32]
 8008b7a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	697a      	ldr	r2, [r7, #20]
 8008b82:	4313      	orrs	r3, r2
 8008b84:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b8c:	f023 0303 	bic.w	r3, r3, #3
 8008b90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	689a      	ldr	r2, [r3, #8]
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	699b      	ldr	r3, [r3, #24]
 8008b9a:	021b      	lsls	r3, r3, #8
 8008b9c:	4313      	orrs	r3, r2
 8008b9e:	693a      	ldr	r2, [r7, #16]
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008baa:	f023 030c 	bic.w	r3, r3, #12
 8008bae:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008bb6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008bba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	68da      	ldr	r2, [r3, #12]
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	69db      	ldr	r3, [r3, #28]
 8008bc4:	021b      	lsls	r3, r3, #8
 8008bc6:	4313      	orrs	r3, r2
 8008bc8:	693a      	ldr	r2, [r7, #16]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	691b      	ldr	r3, [r3, #16]
 8008bd2:	011a      	lsls	r2, r3, #4
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	6a1b      	ldr	r3, [r3, #32]
 8008bd8:	031b      	lsls	r3, r3, #12
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	693a      	ldr	r2, [r7, #16]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008be8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008bf0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	685a      	ldr	r2, [r3, #4]
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	695b      	ldr	r3, [r3, #20]
 8008bfa:	011b      	lsls	r3, r3, #4
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	68fa      	ldr	r2, [r7, #12]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	697a      	ldr	r2, [r7, #20]
 8008c0a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	693a      	ldr	r2, [r7, #16]
 8008c12:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	68fa      	ldr	r2, [r7, #12]
 8008c1a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2201      	movs	r2, #1
 8008c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2201      	movs	r2, #1
 8008c38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2201      	movs	r2, #1
 8008c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c4c:	2300      	movs	r3, #0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3718      	adds	r7, #24
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}
 8008c56:	bf00      	nop
 8008c58:	08005041 	.word	0x08005041

08008c5c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b084      	sub	sp, #16
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
 8008c64:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c6c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008c74:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008c7c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008c84:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d110      	bne.n	8008cae <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c8c:	7bfb      	ldrb	r3, [r7, #15]
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d102      	bne.n	8008c98 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008c92:	7b7b      	ldrb	r3, [r7, #13]
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	d001      	beq.n	8008c9c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008c98:	2301      	movs	r3, #1
 8008c9a:	e069      	b.n	8008d70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2202      	movs	r2, #2
 8008ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2202      	movs	r2, #2
 8008ca8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008cac:	e031      	b.n	8008d12 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	2b04      	cmp	r3, #4
 8008cb2:	d110      	bne.n	8008cd6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cb4:	7bbb      	ldrb	r3, [r7, #14]
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d102      	bne.n	8008cc0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008cba:	7b3b      	ldrb	r3, [r7, #12]
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d001      	beq.n	8008cc4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	e055      	b.n	8008d70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2202      	movs	r2, #2
 8008cc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2202      	movs	r2, #2
 8008cd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008cd4:	e01d      	b.n	8008d12 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cd6:	7bfb      	ldrb	r3, [r7, #15]
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d108      	bne.n	8008cee <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cdc:	7bbb      	ldrb	r3, [r7, #14]
 8008cde:	2b01      	cmp	r3, #1
 8008ce0:	d105      	bne.n	8008cee <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ce2:	7b7b      	ldrb	r3, [r7, #13]
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d102      	bne.n	8008cee <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ce8:	7b3b      	ldrb	r3, [r7, #12]
 8008cea:	2b01      	cmp	r3, #1
 8008cec:	d001      	beq.n	8008cf2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e03e      	b.n	8008d70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2202      	movs	r2, #2
 8008cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2202      	movs	r2, #2
 8008cfe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2202      	movs	r2, #2
 8008d06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2202      	movs	r2, #2
 8008d0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d003      	beq.n	8008d20 <HAL_TIM_Encoder_Start+0xc4>
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	2b04      	cmp	r3, #4
 8008d1c:	d008      	beq.n	8008d30 <HAL_TIM_Encoder_Start+0xd4>
 8008d1e:	e00f      	b.n	8008d40 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	2201      	movs	r2, #1
 8008d26:	2100      	movs	r1, #0
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f000 ff7d 	bl	8009c28 <TIM_CCxChannelCmd>
      break;
 8008d2e:	e016      	b.n	8008d5e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2201      	movs	r2, #1
 8008d36:	2104      	movs	r1, #4
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f000 ff75 	bl	8009c28 <TIM_CCxChannelCmd>
      break;
 8008d3e:	e00e      	b.n	8008d5e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	2201      	movs	r2, #1
 8008d46:	2100      	movs	r1, #0
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f000 ff6d 	bl	8009c28 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	2201      	movs	r2, #1
 8008d54:	2104      	movs	r1, #4
 8008d56:	4618      	mov	r0, r3
 8008d58:	f000 ff66 	bl	8009c28 <TIM_CCxChannelCmd>
      break;
 8008d5c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f042 0201 	orr.w	r2, r2, #1
 8008d6c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008d6e:	2300      	movs	r3, #0
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3710      	adds	r7, #16
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b082      	sub	sp, #8
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	691b      	ldr	r3, [r3, #16]
 8008d86:	f003 0302 	and.w	r3, r3, #2
 8008d8a:	2b02      	cmp	r3, #2
 8008d8c:	d128      	bne.n	8008de0 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	f003 0302 	and.w	r3, r3, #2
 8008d98:	2b02      	cmp	r3, #2
 8008d9a:	d121      	bne.n	8008de0 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f06f 0202 	mvn.w	r2, #2
 8008da4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2201      	movs	r2, #1
 8008daa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	699b      	ldr	r3, [r3, #24]
 8008db2:	f003 0303 	and.w	r3, r3, #3
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d005      	beq.n	8008dc6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	4798      	blx	r3
 8008dc4:	e009      	b.n	8008dda <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	691b      	ldr	r3, [r3, #16]
 8008de6:	f003 0304 	and.w	r3, r3, #4
 8008dea:	2b04      	cmp	r3, #4
 8008dec:	d128      	bne.n	8008e40 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	68db      	ldr	r3, [r3, #12]
 8008df4:	f003 0304 	and.w	r3, r3, #4
 8008df8:	2b04      	cmp	r3, #4
 8008dfa:	d121      	bne.n	8008e40 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f06f 0204 	mvn.w	r2, #4
 8008e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2202      	movs	r2, #2
 8008e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	699b      	ldr	r3, [r3, #24]
 8008e12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d005      	beq.n	8008e26 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	4798      	blx	r3
 8008e24:	e009      	b.n	8008e3a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	691b      	ldr	r3, [r3, #16]
 8008e46:	f003 0308 	and.w	r3, r3, #8
 8008e4a:	2b08      	cmp	r3, #8
 8008e4c:	d128      	bne.n	8008ea0 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	68db      	ldr	r3, [r3, #12]
 8008e54:	f003 0308 	and.w	r3, r3, #8
 8008e58:	2b08      	cmp	r3, #8
 8008e5a:	d121      	bne.n	8008ea0 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f06f 0208 	mvn.w	r2, #8
 8008e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2204      	movs	r2, #4
 8008e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	69db      	ldr	r3, [r3, #28]
 8008e72:	f003 0303 	and.w	r3, r3, #3
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d005      	beq.n	8008e86 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	4798      	blx	r3
 8008e84:	e009      	b.n	8008e9a <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	691b      	ldr	r3, [r3, #16]
 8008ea6:	f003 0310 	and.w	r3, r3, #16
 8008eaa:	2b10      	cmp	r3, #16
 8008eac:	d128      	bne.n	8008f00 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	68db      	ldr	r3, [r3, #12]
 8008eb4:	f003 0310 	and.w	r3, r3, #16
 8008eb8:	2b10      	cmp	r3, #16
 8008eba:	d121      	bne.n	8008f00 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f06f 0210 	mvn.w	r2, #16
 8008ec4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2208      	movs	r2, #8
 8008eca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	69db      	ldr	r3, [r3, #28]
 8008ed2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d005      	beq.n	8008ee6 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	4798      	blx	r3
 8008ee4:	e009      	b.n	8008efa <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	691b      	ldr	r3, [r3, #16]
 8008f06:	f003 0301 	and.w	r3, r3, #1
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	d110      	bne.n	8008f30 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	68db      	ldr	r3, [r3, #12]
 8008f14:	f003 0301 	and.w	r3, r3, #1
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d109      	bne.n	8008f30 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f06f 0201 	mvn.w	r2, #1
 8008f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	691b      	ldr	r3, [r3, #16]
 8008f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f3a:	2b80      	cmp	r3, #128	; 0x80
 8008f3c:	d110      	bne.n	8008f60 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	68db      	ldr	r3, [r3, #12]
 8008f44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f48:	2b80      	cmp	r3, #128	; 0x80
 8008f4a:	d109      	bne.n	8008f60 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	691b      	ldr	r3, [r3, #16]
 8008f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f6a:	2b40      	cmp	r3, #64	; 0x40
 8008f6c:	d110      	bne.n	8008f90 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	68db      	ldr	r3, [r3, #12]
 8008f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f78:	2b40      	cmp	r3, #64	; 0x40
 8008f7a:	d109      	bne.n	8008f90 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008f84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	691b      	ldr	r3, [r3, #16]
 8008f96:	f003 0320 	and.w	r3, r3, #32
 8008f9a:	2b20      	cmp	r3, #32
 8008f9c:	d110      	bne.n	8008fc0 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	f003 0320 	and.w	r3, r3, #32
 8008fa8:	2b20      	cmp	r3, #32
 8008faa:	d109      	bne.n	8008fc0 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f06f 0220 	mvn.w	r2, #32
 8008fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008fc0:	bf00      	nop
 8008fc2:	3708      	adds	r7, #8
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b086      	sub	sp, #24
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	60f8      	str	r0, [r7, #12]
 8008fd0:	60b9      	str	r1, [r7, #8]
 8008fd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d101      	bne.n	8008fe6 <HAL_TIM_OC_ConfigChannel+0x1e>
 8008fe2:	2302      	movs	r3, #2
 8008fe4:	e048      	b.n	8009078 <HAL_TIM_OC_ConfigChannel+0xb0>
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2201      	movs	r2, #1
 8008fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2b0c      	cmp	r3, #12
 8008ff2:	d839      	bhi.n	8009068 <HAL_TIM_OC_ConfigChannel+0xa0>
 8008ff4:	a201      	add	r2, pc, #4	; (adr r2, 8008ffc <HAL_TIM_OC_ConfigChannel+0x34>)
 8008ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ffa:	bf00      	nop
 8008ffc:	08009031 	.word	0x08009031
 8009000:	08009069 	.word	0x08009069
 8009004:	08009069 	.word	0x08009069
 8009008:	08009069 	.word	0x08009069
 800900c:	0800903f 	.word	0x0800903f
 8009010:	08009069 	.word	0x08009069
 8009014:	08009069 	.word	0x08009069
 8009018:	08009069 	.word	0x08009069
 800901c:	0800904d 	.word	0x0800904d
 8009020:	08009069 	.word	0x08009069
 8009024:	08009069 	.word	0x08009069
 8009028:	08009069 	.word	0x08009069
 800902c:	0800905b 	.word	0x0800905b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	68b9      	ldr	r1, [r7, #8]
 8009036:	4618      	mov	r0, r3
 8009038:	f000 fbd0 	bl	80097dc <TIM_OC1_SetConfig>
      break;
 800903c:	e017      	b.n	800906e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	68b9      	ldr	r1, [r7, #8]
 8009044:	4618      	mov	r0, r3
 8009046:	f000 fc2f 	bl	80098a8 <TIM_OC2_SetConfig>
      break;
 800904a:	e010      	b.n	800906e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	68b9      	ldr	r1, [r7, #8]
 8009052:	4618      	mov	r0, r3
 8009054:	f000 fc94 	bl	8009980 <TIM_OC3_SetConfig>
      break;
 8009058:	e009      	b.n	800906e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	68b9      	ldr	r1, [r7, #8]
 8009060:	4618      	mov	r0, r3
 8009062:	f000 fcf7 	bl	8009a54 <TIM_OC4_SetConfig>
      break;
 8009066:	e002      	b.n	800906e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8009068:	2301      	movs	r3, #1
 800906a:	75fb      	strb	r3, [r7, #23]
      break;
 800906c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2200      	movs	r2, #0
 8009072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009076:	7dfb      	ldrb	r3, [r7, #23]
}
 8009078:	4618      	mov	r0, r3
 800907a:	3718      	adds	r7, #24
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}

08009080 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b086      	sub	sp, #24
 8009084:	af00      	add	r7, sp, #0
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800908c:	2300      	movs	r3, #0
 800908e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009096:	2b01      	cmp	r3, #1
 8009098:	d101      	bne.n	800909e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800909a:	2302      	movs	r3, #2
 800909c:	e0ae      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2201      	movs	r2, #1
 80090a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2b0c      	cmp	r3, #12
 80090aa:	f200 809f 	bhi.w	80091ec <HAL_TIM_PWM_ConfigChannel+0x16c>
 80090ae:	a201      	add	r2, pc, #4	; (adr r2, 80090b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80090b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090b4:	080090e9 	.word	0x080090e9
 80090b8:	080091ed 	.word	0x080091ed
 80090bc:	080091ed 	.word	0x080091ed
 80090c0:	080091ed 	.word	0x080091ed
 80090c4:	08009129 	.word	0x08009129
 80090c8:	080091ed 	.word	0x080091ed
 80090cc:	080091ed 	.word	0x080091ed
 80090d0:	080091ed 	.word	0x080091ed
 80090d4:	0800916b 	.word	0x0800916b
 80090d8:	080091ed 	.word	0x080091ed
 80090dc:	080091ed 	.word	0x080091ed
 80090e0:	080091ed 	.word	0x080091ed
 80090e4:	080091ab 	.word	0x080091ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	68b9      	ldr	r1, [r7, #8]
 80090ee:	4618      	mov	r0, r3
 80090f0:	f000 fb74 	bl	80097dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	699a      	ldr	r2, [r3, #24]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f042 0208 	orr.w	r2, r2, #8
 8009102:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	699a      	ldr	r2, [r3, #24]
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f022 0204 	bic.w	r2, r2, #4
 8009112:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	6999      	ldr	r1, [r3, #24]
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	691a      	ldr	r2, [r3, #16]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	430a      	orrs	r2, r1
 8009124:	619a      	str	r2, [r3, #24]
      break;
 8009126:	e064      	b.n	80091f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	68b9      	ldr	r1, [r7, #8]
 800912e:	4618      	mov	r0, r3
 8009130:	f000 fbba 	bl	80098a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	699a      	ldr	r2, [r3, #24]
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009142:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	699a      	ldr	r2, [r3, #24]
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009152:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	6999      	ldr	r1, [r3, #24]
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	691b      	ldr	r3, [r3, #16]
 800915e:	021a      	lsls	r2, r3, #8
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	430a      	orrs	r2, r1
 8009166:	619a      	str	r2, [r3, #24]
      break;
 8009168:	e043      	b.n	80091f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	68b9      	ldr	r1, [r7, #8]
 8009170:	4618      	mov	r0, r3
 8009172:	f000 fc05 	bl	8009980 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	69da      	ldr	r2, [r3, #28]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f042 0208 	orr.w	r2, r2, #8
 8009184:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	69da      	ldr	r2, [r3, #28]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f022 0204 	bic.w	r2, r2, #4
 8009194:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	69d9      	ldr	r1, [r3, #28]
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	691a      	ldr	r2, [r3, #16]
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	430a      	orrs	r2, r1
 80091a6:	61da      	str	r2, [r3, #28]
      break;
 80091a8:	e023      	b.n	80091f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	68b9      	ldr	r1, [r7, #8]
 80091b0:	4618      	mov	r0, r3
 80091b2:	f000 fc4f 	bl	8009a54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	69da      	ldr	r2, [r3, #28]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	69da      	ldr	r2, [r3, #28]
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80091d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	69d9      	ldr	r1, [r3, #28]
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	691b      	ldr	r3, [r3, #16]
 80091e0:	021a      	lsls	r2, r3, #8
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	430a      	orrs	r2, r1
 80091e8:	61da      	str	r2, [r3, #28]
      break;
 80091ea:	e002      	b.n	80091f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80091ec:	2301      	movs	r3, #1
 80091ee:	75fb      	strb	r3, [r7, #23]
      break;
 80091f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	2200      	movs	r2, #0
 80091f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80091fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	3718      	adds	r7, #24
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}

08009204 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b084      	sub	sp, #16
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800920e:	2300      	movs	r3, #0
 8009210:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009218:	2b01      	cmp	r3, #1
 800921a:	d101      	bne.n	8009220 <HAL_TIM_ConfigClockSource+0x1c>
 800921c:	2302      	movs	r3, #2
 800921e:	e0b4      	b.n	800938a <HAL_TIM_ConfigClockSource+0x186>
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2201      	movs	r2, #1
 8009224:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2202      	movs	r2, #2
 800922c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	689b      	ldr	r3, [r3, #8]
 8009236:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800923e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009246:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	68ba      	ldr	r2, [r7, #8]
 800924e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009258:	d03e      	beq.n	80092d8 <HAL_TIM_ConfigClockSource+0xd4>
 800925a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800925e:	f200 8087 	bhi.w	8009370 <HAL_TIM_ConfigClockSource+0x16c>
 8009262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009266:	f000 8086 	beq.w	8009376 <HAL_TIM_ConfigClockSource+0x172>
 800926a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800926e:	d87f      	bhi.n	8009370 <HAL_TIM_ConfigClockSource+0x16c>
 8009270:	2b70      	cmp	r3, #112	; 0x70
 8009272:	d01a      	beq.n	80092aa <HAL_TIM_ConfigClockSource+0xa6>
 8009274:	2b70      	cmp	r3, #112	; 0x70
 8009276:	d87b      	bhi.n	8009370 <HAL_TIM_ConfigClockSource+0x16c>
 8009278:	2b60      	cmp	r3, #96	; 0x60
 800927a:	d050      	beq.n	800931e <HAL_TIM_ConfigClockSource+0x11a>
 800927c:	2b60      	cmp	r3, #96	; 0x60
 800927e:	d877      	bhi.n	8009370 <HAL_TIM_ConfigClockSource+0x16c>
 8009280:	2b50      	cmp	r3, #80	; 0x50
 8009282:	d03c      	beq.n	80092fe <HAL_TIM_ConfigClockSource+0xfa>
 8009284:	2b50      	cmp	r3, #80	; 0x50
 8009286:	d873      	bhi.n	8009370 <HAL_TIM_ConfigClockSource+0x16c>
 8009288:	2b40      	cmp	r3, #64	; 0x40
 800928a:	d058      	beq.n	800933e <HAL_TIM_ConfigClockSource+0x13a>
 800928c:	2b40      	cmp	r3, #64	; 0x40
 800928e:	d86f      	bhi.n	8009370 <HAL_TIM_ConfigClockSource+0x16c>
 8009290:	2b30      	cmp	r3, #48	; 0x30
 8009292:	d064      	beq.n	800935e <HAL_TIM_ConfigClockSource+0x15a>
 8009294:	2b30      	cmp	r3, #48	; 0x30
 8009296:	d86b      	bhi.n	8009370 <HAL_TIM_ConfigClockSource+0x16c>
 8009298:	2b20      	cmp	r3, #32
 800929a:	d060      	beq.n	800935e <HAL_TIM_ConfigClockSource+0x15a>
 800929c:	2b20      	cmp	r3, #32
 800929e:	d867      	bhi.n	8009370 <HAL_TIM_ConfigClockSource+0x16c>
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d05c      	beq.n	800935e <HAL_TIM_ConfigClockSource+0x15a>
 80092a4:	2b10      	cmp	r3, #16
 80092a6:	d05a      	beq.n	800935e <HAL_TIM_ConfigClockSource+0x15a>
 80092a8:	e062      	b.n	8009370 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6818      	ldr	r0, [r3, #0]
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	6899      	ldr	r1, [r3, #8]
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	685a      	ldr	r2, [r3, #4]
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	68db      	ldr	r3, [r3, #12]
 80092ba:	f000 fc95 	bl	8009be8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	689b      	ldr	r3, [r3, #8]
 80092c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80092cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	68ba      	ldr	r2, [r7, #8]
 80092d4:	609a      	str	r2, [r3, #8]
      break;
 80092d6:	e04f      	b.n	8009378 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6818      	ldr	r0, [r3, #0]
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	6899      	ldr	r1, [r3, #8]
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	685a      	ldr	r2, [r3, #4]
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	68db      	ldr	r3, [r3, #12]
 80092e8:	f000 fc7e 	bl	8009be8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	689a      	ldr	r2, [r3, #8]
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80092fa:	609a      	str	r2, [r3, #8]
      break;
 80092fc:	e03c      	b.n	8009378 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6818      	ldr	r0, [r3, #0]
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	6859      	ldr	r1, [r3, #4]
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	68db      	ldr	r3, [r3, #12]
 800930a:	461a      	mov	r2, r3
 800930c:	f000 fbf2 	bl	8009af4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	2150      	movs	r1, #80	; 0x50
 8009316:	4618      	mov	r0, r3
 8009318:	f000 fc4b 	bl	8009bb2 <TIM_ITRx_SetConfig>
      break;
 800931c:	e02c      	b.n	8009378 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6818      	ldr	r0, [r3, #0]
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	6859      	ldr	r1, [r3, #4]
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	68db      	ldr	r3, [r3, #12]
 800932a:	461a      	mov	r2, r3
 800932c:	f000 fc11 	bl	8009b52 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	2160      	movs	r1, #96	; 0x60
 8009336:	4618      	mov	r0, r3
 8009338:	f000 fc3b 	bl	8009bb2 <TIM_ITRx_SetConfig>
      break;
 800933c:	e01c      	b.n	8009378 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6818      	ldr	r0, [r3, #0]
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	6859      	ldr	r1, [r3, #4]
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	68db      	ldr	r3, [r3, #12]
 800934a:	461a      	mov	r2, r3
 800934c:	f000 fbd2 	bl	8009af4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	2140      	movs	r1, #64	; 0x40
 8009356:	4618      	mov	r0, r3
 8009358:	f000 fc2b 	bl	8009bb2 <TIM_ITRx_SetConfig>
      break;
 800935c:	e00c      	b.n	8009378 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4619      	mov	r1, r3
 8009368:	4610      	mov	r0, r2
 800936a:	f000 fc22 	bl	8009bb2 <TIM_ITRx_SetConfig>
      break;
 800936e:	e003      	b.n	8009378 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009370:	2301      	movs	r3, #1
 8009372:	73fb      	strb	r3, [r7, #15]
      break;
 8009374:	e000      	b.n	8009378 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009376:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2201      	movs	r2, #1
 800937c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2200      	movs	r2, #0
 8009384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009388:	7bfb      	ldrb	r3, [r7, #15]
}
 800938a:	4618      	mov	r0, r3
 800938c:	3710      	adds	r7, #16
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}

08009392 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009392:	b480      	push	{r7}
 8009394:	b083      	sub	sp, #12
 8009396:	af00      	add	r7, sp, #0
 8009398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800939a:	bf00      	nop
 800939c:	370c      	adds	r7, #12
 800939e:	46bd      	mov	sp, r7
 80093a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a4:	4770      	bx	lr

080093a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80093a6:	b480      	push	{r7}
 80093a8:	b083      	sub	sp, #12
 80093aa:	af00      	add	r7, sp, #0
 80093ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80093ae:	bf00      	nop
 80093b0:	370c      	adds	r7, #12
 80093b2:	46bd      	mov	sp, r7
 80093b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b8:	4770      	bx	lr

080093ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80093ba:	b480      	push	{r7}
 80093bc:	b083      	sub	sp, #12
 80093be:	af00      	add	r7, sp, #0
 80093c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80093c2:	bf00      	nop
 80093c4:	370c      	adds	r7, #12
 80093c6:	46bd      	mov	sp, r7
 80093c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093cc:	4770      	bx	lr

080093ce <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80093ce:	b480      	push	{r7}
 80093d0:	b083      	sub	sp, #12
 80093d2:	af00      	add	r7, sp, #0
 80093d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80093d6:	bf00      	nop
 80093d8:	370c      	adds	r7, #12
 80093da:	46bd      	mov	sp, r7
 80093dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e0:	4770      	bx	lr

080093e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80093e2:	b480      	push	{r7}
 80093e4:	b083      	sub	sp, #12
 80093e6:	af00      	add	r7, sp, #0
 80093e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80093ea:	bf00      	nop
 80093ec:	370c      	adds	r7, #12
 80093ee:	46bd      	mov	sp, r7
 80093f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f4:	4770      	bx	lr

080093f6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80093f6:	b480      	push	{r7}
 80093f8:	b083      	sub	sp, #12
 80093fa:	af00      	add	r7, sp, #0
 80093fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80093fe:	bf00      	nop
 8009400:	370c      	adds	r7, #12
 8009402:	46bd      	mov	sp, r7
 8009404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009408:	4770      	bx	lr

0800940a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800940a:	b480      	push	{r7}
 800940c:	b083      	sub	sp, #12
 800940e:	af00      	add	r7, sp, #0
 8009410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009412:	bf00      	nop
 8009414:	370c      	adds	r7, #12
 8009416:	46bd      	mov	sp, r7
 8009418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941c:	4770      	bx	lr

0800941e <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800941e:	b480      	push	{r7}
 8009420:	b083      	sub	sp, #12
 8009422:	af00      	add	r7, sp, #0
 8009424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8009426:	bf00      	nop
 8009428:	370c      	adds	r7, #12
 800942a:	46bd      	mov	sp, r7
 800942c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009430:	4770      	bx	lr

08009432 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009432:	b480      	push	{r7}
 8009434:	b083      	sub	sp, #12
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800943a:	bf00      	nop
 800943c:	370c      	adds	r7, #12
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr
	...

08009448 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8009448:	b480      	push	{r7}
 800944a:	b087      	sub	sp, #28
 800944c:	af00      	add	r7, sp, #0
 800944e:	60f8      	str	r0, [r7, #12]
 8009450:	460b      	mov	r3, r1
 8009452:	607a      	str	r2, [r7, #4]
 8009454:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009456:	2300      	movs	r3, #0
 8009458:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d101      	bne.n	8009464 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8009460:	2301      	movs	r3, #1
 8009462:	e135      	b.n	80096d0 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800946a:	2b01      	cmp	r3, #1
 800946c:	d101      	bne.n	8009472 <HAL_TIM_RegisterCallback+0x2a>
 800946e:	2302      	movs	r3, #2
 8009470:	e12e      	b.n	80096d0 <HAL_TIM_RegisterCallback+0x288>
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2201      	movs	r2, #1
 8009476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009480:	b2db      	uxtb	r3, r3
 8009482:	2b01      	cmp	r3, #1
 8009484:	f040 80ba 	bne.w	80095fc <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 8009488:	7afb      	ldrb	r3, [r7, #11]
 800948a:	2b1a      	cmp	r3, #26
 800948c:	f200 80b3 	bhi.w	80095f6 <HAL_TIM_RegisterCallback+0x1ae>
 8009490:	a201      	add	r2, pc, #4	; (adr r2, 8009498 <HAL_TIM_RegisterCallback+0x50>)
 8009492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009496:	bf00      	nop
 8009498:	08009505 	.word	0x08009505
 800949c:	0800950d 	.word	0x0800950d
 80094a0:	08009515 	.word	0x08009515
 80094a4:	0800951d 	.word	0x0800951d
 80094a8:	08009525 	.word	0x08009525
 80094ac:	0800952d 	.word	0x0800952d
 80094b0:	08009535 	.word	0x08009535
 80094b4:	0800953d 	.word	0x0800953d
 80094b8:	08009545 	.word	0x08009545
 80094bc:	0800954d 	.word	0x0800954d
 80094c0:	08009555 	.word	0x08009555
 80094c4:	0800955d 	.word	0x0800955d
 80094c8:	08009565 	.word	0x08009565
 80094cc:	0800956d 	.word	0x0800956d
 80094d0:	08009575 	.word	0x08009575
 80094d4:	0800957f 	.word	0x0800957f
 80094d8:	08009589 	.word	0x08009589
 80094dc:	08009593 	.word	0x08009593
 80094e0:	0800959d 	.word	0x0800959d
 80094e4:	080095a7 	.word	0x080095a7
 80094e8:	080095b1 	.word	0x080095b1
 80094ec:	080095bb 	.word	0x080095bb
 80094f0:	080095c5 	.word	0x080095c5
 80094f4:	080095cf 	.word	0x080095cf
 80094f8:	080095d9 	.word	0x080095d9
 80094fc:	080095e3 	.word	0x080095e3
 8009500:	080095ed 	.word	0x080095ed
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	687a      	ldr	r2, [r7, #4]
 8009508:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800950a:	e0dc      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	687a      	ldr	r2, [r7, #4]
 8009510:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8009512:	e0d8      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	687a      	ldr	r2, [r7, #4]
 8009518:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800951a:	e0d4      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	687a      	ldr	r2, [r7, #4]
 8009520:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8009522:	e0d0      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	687a      	ldr	r2, [r7, #4]
 8009528:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800952a:	e0cc      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	687a      	ldr	r2, [r7, #4]
 8009530:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8009532:	e0c8      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	687a      	ldr	r2, [r7, #4]
 8009538:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800953a:	e0c4      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	687a      	ldr	r2, [r7, #4]
 8009540:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8009542:	e0c0      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	687a      	ldr	r2, [r7, #4]
 8009548:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 800954a:	e0bc      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	687a      	ldr	r2, [r7, #4]
 8009550:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8009552:	e0b8      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	687a      	ldr	r2, [r7, #4]
 8009558:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800955a:	e0b4      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	687a      	ldr	r2, [r7, #4]
 8009560:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8009562:	e0b0      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	687a      	ldr	r2, [r7, #4]
 8009568:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800956a:	e0ac      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	687a      	ldr	r2, [r7, #4]
 8009570:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8009572:	e0a8      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	687a      	ldr	r2, [r7, #4]
 8009578:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 800957c:	e0a3      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	687a      	ldr	r2, [r7, #4]
 8009582:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 8009586:	e09e      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	687a      	ldr	r2, [r7, #4]
 800958c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 8009590:	e099      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	687a      	ldr	r2, [r7, #4]
 8009596:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 800959a:	e094      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	687a      	ldr	r2, [r7, #4]
 80095a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 80095a4:	e08f      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	687a      	ldr	r2, [r7, #4]
 80095aa:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 80095ae:	e08a      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	687a      	ldr	r2, [r7, #4]
 80095b4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 80095b8:	e085      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	687a      	ldr	r2, [r7, #4]
 80095be:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 80095c2:	e080      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	687a      	ldr	r2, [r7, #4]
 80095c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 80095cc:	e07b      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 80095d6:	e076      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	687a      	ldr	r2, [r7, #4]
 80095dc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 80095e0:	e071      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 80095ea:	e06c      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	687a      	ldr	r2, [r7, #4]
 80095f0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 80095f4:	e067      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80095f6:	2301      	movs	r3, #1
 80095f8:	75fb      	strb	r3, [r7, #23]
        break;
 80095fa:	e064      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009602:	b2db      	uxtb	r3, r3
 8009604:	2b00      	cmp	r3, #0
 8009606:	d15c      	bne.n	80096c2 <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 8009608:	7afb      	ldrb	r3, [r7, #11]
 800960a:	2b0d      	cmp	r3, #13
 800960c:	d856      	bhi.n	80096bc <HAL_TIM_RegisterCallback+0x274>
 800960e:	a201      	add	r2, pc, #4	; (adr r2, 8009614 <HAL_TIM_RegisterCallback+0x1cc>)
 8009610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009614:	0800964d 	.word	0x0800964d
 8009618:	08009655 	.word	0x08009655
 800961c:	0800965d 	.word	0x0800965d
 8009620:	08009665 	.word	0x08009665
 8009624:	0800966d 	.word	0x0800966d
 8009628:	08009675 	.word	0x08009675
 800962c:	0800967d 	.word	0x0800967d
 8009630:	08009685 	.word	0x08009685
 8009634:	0800968d 	.word	0x0800968d
 8009638:	08009695 	.word	0x08009695
 800963c:	0800969d 	.word	0x0800969d
 8009640:	080096a5 	.word	0x080096a5
 8009644:	080096ad 	.word	0x080096ad
 8009648:	080096b5 	.word	0x080096b5
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	687a      	ldr	r2, [r7, #4]
 8009650:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8009652:	e038      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	687a      	ldr	r2, [r7, #4]
 8009658:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800965a:	e034      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	687a      	ldr	r2, [r7, #4]
 8009660:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8009662:	e030      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	687a      	ldr	r2, [r7, #4]
 8009668:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800966a:	e02c      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8009672:	e028      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	687a      	ldr	r2, [r7, #4]
 8009678:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800967a:	e024      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	687a      	ldr	r2, [r7, #4]
 8009680:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8009682:	e020      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	687a      	ldr	r2, [r7, #4]
 8009688:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800968a:	e01c      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8009692:	e018      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	687a      	ldr	r2, [r7, #4]
 8009698:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800969a:	e014      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	687a      	ldr	r2, [r7, #4]
 80096a0:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 80096a2:	e010      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	687a      	ldr	r2, [r7, #4]
 80096a8:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 80096aa:	e00c      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	687a      	ldr	r2, [r7, #4]
 80096b0:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 80096b2:	e008      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	687a      	ldr	r2, [r7, #4]
 80096b8:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 80096ba:	e004      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80096bc:	2301      	movs	r3, #1
 80096be:	75fb      	strb	r3, [r7, #23]
        break;
 80096c0:	e001      	b.n	80096c6 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 80096c2:	2301      	movs	r3, #1
 80096c4:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	2200      	movs	r2, #0
 80096ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80096ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	371c      	adds	r7, #28
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr

080096dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80096dc:	b480      	push	{r7}
 80096de:	b085      	sub	sp, #20
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	4a34      	ldr	r2, [pc, #208]	; (80097c0 <TIM_Base_SetConfig+0xe4>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d00f      	beq.n	8009714 <TIM_Base_SetConfig+0x38>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096fa:	d00b      	beq.n	8009714 <TIM_Base_SetConfig+0x38>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	4a31      	ldr	r2, [pc, #196]	; (80097c4 <TIM_Base_SetConfig+0xe8>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d007      	beq.n	8009714 <TIM_Base_SetConfig+0x38>
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	4a30      	ldr	r2, [pc, #192]	; (80097c8 <TIM_Base_SetConfig+0xec>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d003      	beq.n	8009714 <TIM_Base_SetConfig+0x38>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	4a2f      	ldr	r2, [pc, #188]	; (80097cc <TIM_Base_SetConfig+0xf0>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d108      	bne.n	8009726 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800971a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	685b      	ldr	r3, [r3, #4]
 8009720:	68fa      	ldr	r2, [r7, #12]
 8009722:	4313      	orrs	r3, r2
 8009724:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	4a25      	ldr	r2, [pc, #148]	; (80097c0 <TIM_Base_SetConfig+0xe4>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d01b      	beq.n	8009766 <TIM_Base_SetConfig+0x8a>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009734:	d017      	beq.n	8009766 <TIM_Base_SetConfig+0x8a>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	4a22      	ldr	r2, [pc, #136]	; (80097c4 <TIM_Base_SetConfig+0xe8>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d013      	beq.n	8009766 <TIM_Base_SetConfig+0x8a>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	4a21      	ldr	r2, [pc, #132]	; (80097c8 <TIM_Base_SetConfig+0xec>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d00f      	beq.n	8009766 <TIM_Base_SetConfig+0x8a>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	4a20      	ldr	r2, [pc, #128]	; (80097cc <TIM_Base_SetConfig+0xf0>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d00b      	beq.n	8009766 <TIM_Base_SetConfig+0x8a>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	4a1f      	ldr	r2, [pc, #124]	; (80097d0 <TIM_Base_SetConfig+0xf4>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d007      	beq.n	8009766 <TIM_Base_SetConfig+0x8a>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	4a1e      	ldr	r2, [pc, #120]	; (80097d4 <TIM_Base_SetConfig+0xf8>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d003      	beq.n	8009766 <TIM_Base_SetConfig+0x8a>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	4a1d      	ldr	r2, [pc, #116]	; (80097d8 <TIM_Base_SetConfig+0xfc>)
 8009762:	4293      	cmp	r3, r2
 8009764:	d108      	bne.n	8009778 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800976c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	68db      	ldr	r3, [r3, #12]
 8009772:	68fa      	ldr	r2, [r7, #12]
 8009774:	4313      	orrs	r3, r2
 8009776:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	695b      	ldr	r3, [r3, #20]
 8009782:	4313      	orrs	r3, r2
 8009784:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	68fa      	ldr	r2, [r7, #12]
 800978a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	689a      	ldr	r2, [r3, #8]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	681a      	ldr	r2, [r3, #0]
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	4a08      	ldr	r2, [pc, #32]	; (80097c0 <TIM_Base_SetConfig+0xe4>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d103      	bne.n	80097ac <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	691a      	ldr	r2, [r3, #16]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2201      	movs	r2, #1
 80097b0:	615a      	str	r2, [r3, #20]
}
 80097b2:	bf00      	nop
 80097b4:	3714      	adds	r7, #20
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr
 80097be:	bf00      	nop
 80097c0:	40010000 	.word	0x40010000
 80097c4:	40000400 	.word	0x40000400
 80097c8:	40000800 	.word	0x40000800
 80097cc:	40000c00 	.word	0x40000c00
 80097d0:	40014000 	.word	0x40014000
 80097d4:	40014400 	.word	0x40014400
 80097d8:	40014800 	.word	0x40014800

080097dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80097dc:	b480      	push	{r7}
 80097de:	b087      	sub	sp, #28
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6a1b      	ldr	r3, [r3, #32]
 80097ea:	f023 0201 	bic.w	r2, r3, #1
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6a1b      	ldr	r3, [r3, #32]
 80097f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	685b      	ldr	r3, [r3, #4]
 80097fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	699b      	ldr	r3, [r3, #24]
 8009802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800980a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f023 0303 	bic.w	r3, r3, #3
 8009812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	68fa      	ldr	r2, [r7, #12]
 800981a:	4313      	orrs	r3, r2
 800981c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	f023 0302 	bic.w	r3, r3, #2
 8009824:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	689b      	ldr	r3, [r3, #8]
 800982a:	697a      	ldr	r2, [r7, #20]
 800982c:	4313      	orrs	r3, r2
 800982e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	4a1c      	ldr	r2, [pc, #112]	; (80098a4 <TIM_OC1_SetConfig+0xc8>)
 8009834:	4293      	cmp	r3, r2
 8009836:	d10c      	bne.n	8009852 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	f023 0308 	bic.w	r3, r3, #8
 800983e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	68db      	ldr	r3, [r3, #12]
 8009844:	697a      	ldr	r2, [r7, #20]
 8009846:	4313      	orrs	r3, r2
 8009848:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	f023 0304 	bic.w	r3, r3, #4
 8009850:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	4a13      	ldr	r2, [pc, #76]	; (80098a4 <TIM_OC1_SetConfig+0xc8>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d111      	bne.n	800987e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009860:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009868:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	695b      	ldr	r3, [r3, #20]
 800986e:	693a      	ldr	r2, [r7, #16]
 8009870:	4313      	orrs	r3, r2
 8009872:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	699b      	ldr	r3, [r3, #24]
 8009878:	693a      	ldr	r2, [r7, #16]
 800987a:	4313      	orrs	r3, r2
 800987c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	693a      	ldr	r2, [r7, #16]
 8009882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	68fa      	ldr	r2, [r7, #12]
 8009888:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	685a      	ldr	r2, [r3, #4]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	697a      	ldr	r2, [r7, #20]
 8009896:	621a      	str	r2, [r3, #32]
}
 8009898:	bf00      	nop
 800989a:	371c      	adds	r7, #28
 800989c:	46bd      	mov	sp, r7
 800989e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a2:	4770      	bx	lr
 80098a4:	40010000 	.word	0x40010000

080098a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b087      	sub	sp, #28
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
 80098b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6a1b      	ldr	r3, [r3, #32]
 80098b6:	f023 0210 	bic.w	r2, r3, #16
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6a1b      	ldr	r3, [r3, #32]
 80098c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	699b      	ldr	r3, [r3, #24]
 80098ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	021b      	lsls	r3, r3, #8
 80098e6:	68fa      	ldr	r2, [r7, #12]
 80098e8:	4313      	orrs	r3, r2
 80098ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80098ec:	697b      	ldr	r3, [r7, #20]
 80098ee:	f023 0320 	bic.w	r3, r3, #32
 80098f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	689b      	ldr	r3, [r3, #8]
 80098f8:	011b      	lsls	r3, r3, #4
 80098fa:	697a      	ldr	r2, [r7, #20]
 80098fc:	4313      	orrs	r3, r2
 80098fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	4a1e      	ldr	r2, [pc, #120]	; (800997c <TIM_OC2_SetConfig+0xd4>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d10d      	bne.n	8009924 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009908:	697b      	ldr	r3, [r7, #20]
 800990a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800990e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	68db      	ldr	r3, [r3, #12]
 8009914:	011b      	lsls	r3, r3, #4
 8009916:	697a      	ldr	r2, [r7, #20]
 8009918:	4313      	orrs	r3, r2
 800991a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800991c:	697b      	ldr	r3, [r7, #20]
 800991e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009922:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	4a15      	ldr	r2, [pc, #84]	; (800997c <TIM_OC2_SetConfig+0xd4>)
 8009928:	4293      	cmp	r3, r2
 800992a:	d113      	bne.n	8009954 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009932:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800993a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	695b      	ldr	r3, [r3, #20]
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	693a      	ldr	r2, [r7, #16]
 8009944:	4313      	orrs	r3, r2
 8009946:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	699b      	ldr	r3, [r3, #24]
 800994c:	009b      	lsls	r3, r3, #2
 800994e:	693a      	ldr	r2, [r7, #16]
 8009950:	4313      	orrs	r3, r2
 8009952:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	693a      	ldr	r2, [r7, #16]
 8009958:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	68fa      	ldr	r2, [r7, #12]
 800995e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	685a      	ldr	r2, [r3, #4]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	697a      	ldr	r2, [r7, #20]
 800996c:	621a      	str	r2, [r3, #32]
}
 800996e:	bf00      	nop
 8009970:	371c      	adds	r7, #28
 8009972:	46bd      	mov	sp, r7
 8009974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009978:	4770      	bx	lr
 800997a:	bf00      	nop
 800997c:	40010000 	.word	0x40010000

08009980 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009980:	b480      	push	{r7}
 8009982:	b087      	sub	sp, #28
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
 8009988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6a1b      	ldr	r3, [r3, #32]
 800998e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6a1b      	ldr	r3, [r3, #32]
 800999a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	69db      	ldr	r3, [r3, #28]
 80099a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	f023 0303 	bic.w	r3, r3, #3
 80099b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	68fa      	ldr	r2, [r7, #12]
 80099be:	4313      	orrs	r3, r2
 80099c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80099c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	689b      	ldr	r3, [r3, #8]
 80099ce:	021b      	lsls	r3, r3, #8
 80099d0:	697a      	ldr	r2, [r7, #20]
 80099d2:	4313      	orrs	r3, r2
 80099d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	4a1d      	ldr	r2, [pc, #116]	; (8009a50 <TIM_OC3_SetConfig+0xd0>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d10d      	bne.n	80099fa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80099e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	68db      	ldr	r3, [r3, #12]
 80099ea:	021b      	lsls	r3, r3, #8
 80099ec:	697a      	ldr	r2, [r7, #20]
 80099ee:	4313      	orrs	r3, r2
 80099f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80099f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	4a14      	ldr	r2, [pc, #80]	; (8009a50 <TIM_OC3_SetConfig+0xd0>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d113      	bne.n	8009a2a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009a10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	695b      	ldr	r3, [r3, #20]
 8009a16:	011b      	lsls	r3, r3, #4
 8009a18:	693a      	ldr	r2, [r7, #16]
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	699b      	ldr	r3, [r3, #24]
 8009a22:	011b      	lsls	r3, r3, #4
 8009a24:	693a      	ldr	r2, [r7, #16]
 8009a26:	4313      	orrs	r3, r2
 8009a28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	693a      	ldr	r2, [r7, #16]
 8009a2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	68fa      	ldr	r2, [r7, #12]
 8009a34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	685a      	ldr	r2, [r3, #4]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	697a      	ldr	r2, [r7, #20]
 8009a42:	621a      	str	r2, [r3, #32]
}
 8009a44:	bf00      	nop
 8009a46:	371c      	adds	r7, #28
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4e:	4770      	bx	lr
 8009a50:	40010000 	.word	0x40010000

08009a54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b087      	sub	sp, #28
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6a1b      	ldr	r3, [r3, #32]
 8009a62:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6a1b      	ldr	r3, [r3, #32]
 8009a6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	685b      	ldr	r3, [r3, #4]
 8009a74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	69db      	ldr	r3, [r3, #28]
 8009a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	021b      	lsls	r3, r3, #8
 8009a92:	68fa      	ldr	r2, [r7, #12]
 8009a94:	4313      	orrs	r3, r2
 8009a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009a98:	693b      	ldr	r3, [r7, #16]
 8009a9a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009a9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	689b      	ldr	r3, [r3, #8]
 8009aa4:	031b      	lsls	r3, r3, #12
 8009aa6:	693a      	ldr	r2, [r7, #16]
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	4a10      	ldr	r2, [pc, #64]	; (8009af0 <TIM_OC4_SetConfig+0x9c>)
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d109      	bne.n	8009ac8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009ab4:	697b      	ldr	r3, [r7, #20]
 8009ab6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009aba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	695b      	ldr	r3, [r3, #20]
 8009ac0:	019b      	lsls	r3, r3, #6
 8009ac2:	697a      	ldr	r2, [r7, #20]
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	697a      	ldr	r2, [r7, #20]
 8009acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	68fa      	ldr	r2, [r7, #12]
 8009ad2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	685a      	ldr	r2, [r3, #4]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	693a      	ldr	r2, [r7, #16]
 8009ae0:	621a      	str	r2, [r3, #32]
}
 8009ae2:	bf00      	nop
 8009ae4:	371c      	adds	r7, #28
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aec:	4770      	bx	lr
 8009aee:	bf00      	nop
 8009af0:	40010000 	.word	0x40010000

08009af4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b087      	sub	sp, #28
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	60f8      	str	r0, [r7, #12]
 8009afc:	60b9      	str	r1, [r7, #8]
 8009afe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	6a1b      	ldr	r3, [r3, #32]
 8009b04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	6a1b      	ldr	r3, [r3, #32]
 8009b0a:	f023 0201 	bic.w	r2, r3, #1
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	699b      	ldr	r3, [r3, #24]
 8009b16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009b1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	011b      	lsls	r3, r3, #4
 8009b24:	693a      	ldr	r2, [r7, #16]
 8009b26:	4313      	orrs	r3, r2
 8009b28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	f023 030a 	bic.w	r3, r3, #10
 8009b30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009b32:	697a      	ldr	r2, [r7, #20]
 8009b34:	68bb      	ldr	r3, [r7, #8]
 8009b36:	4313      	orrs	r3, r2
 8009b38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	693a      	ldr	r2, [r7, #16]
 8009b3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	697a      	ldr	r2, [r7, #20]
 8009b44:	621a      	str	r2, [r3, #32]
}
 8009b46:	bf00      	nop
 8009b48:	371c      	adds	r7, #28
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b50:	4770      	bx	lr

08009b52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009b52:	b480      	push	{r7}
 8009b54:	b087      	sub	sp, #28
 8009b56:	af00      	add	r7, sp, #0
 8009b58:	60f8      	str	r0, [r7, #12]
 8009b5a:	60b9      	str	r1, [r7, #8]
 8009b5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	6a1b      	ldr	r3, [r3, #32]
 8009b62:	f023 0210 	bic.w	r2, r3, #16
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	699b      	ldr	r3, [r3, #24]
 8009b6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	6a1b      	ldr	r3, [r3, #32]
 8009b74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009b7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	031b      	lsls	r3, r3, #12
 8009b82:	697a      	ldr	r2, [r7, #20]
 8009b84:	4313      	orrs	r3, r2
 8009b86:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009b8e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	011b      	lsls	r3, r3, #4
 8009b94:	693a      	ldr	r2, [r7, #16]
 8009b96:	4313      	orrs	r3, r2
 8009b98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	697a      	ldr	r2, [r7, #20]
 8009b9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	693a      	ldr	r2, [r7, #16]
 8009ba4:	621a      	str	r2, [r3, #32]
}
 8009ba6:	bf00      	nop
 8009ba8:	371c      	adds	r7, #28
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr

08009bb2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009bb2:	b480      	push	{r7}
 8009bb4:	b085      	sub	sp, #20
 8009bb6:	af00      	add	r7, sp, #0
 8009bb8:	6078      	str	r0, [r7, #4]
 8009bba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	689b      	ldr	r3, [r3, #8]
 8009bc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009bca:	683a      	ldr	r2, [r7, #0]
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	f043 0307 	orr.w	r3, r3, #7
 8009bd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	68fa      	ldr	r2, [r7, #12]
 8009bda:	609a      	str	r2, [r3, #8]
}
 8009bdc:	bf00      	nop
 8009bde:	3714      	adds	r7, #20
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr

08009be8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b087      	sub	sp, #28
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	60f8      	str	r0, [r7, #12]
 8009bf0:	60b9      	str	r1, [r7, #8]
 8009bf2:	607a      	str	r2, [r7, #4]
 8009bf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	689b      	ldr	r3, [r3, #8]
 8009bfa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009c02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	021a      	lsls	r2, r3, #8
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	431a      	orrs	r2, r3
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	697a      	ldr	r2, [r7, #20]
 8009c12:	4313      	orrs	r3, r2
 8009c14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	697a      	ldr	r2, [r7, #20]
 8009c1a:	609a      	str	r2, [r3, #8]
}
 8009c1c:	bf00      	nop
 8009c1e:	371c      	adds	r7, #28
 8009c20:	46bd      	mov	sp, r7
 8009c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c26:	4770      	bx	lr

08009c28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009c28:	b480      	push	{r7}
 8009c2a:	b087      	sub	sp, #28
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	60f8      	str	r0, [r7, #12]
 8009c30:	60b9      	str	r1, [r7, #8]
 8009c32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	f003 031f 	and.w	r3, r3, #31
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8009c40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	6a1a      	ldr	r2, [r3, #32]
 8009c46:	697b      	ldr	r3, [r7, #20]
 8009c48:	43db      	mvns	r3, r3
 8009c4a:	401a      	ands	r2, r3
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	6a1a      	ldr	r2, [r3, #32]
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	f003 031f 	and.w	r3, r3, #31
 8009c5a:	6879      	ldr	r1, [r7, #4]
 8009c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8009c60:	431a      	orrs	r2, r3
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	621a      	str	r2, [r3, #32]
}
 8009c66:	bf00      	nop
 8009c68:	371c      	adds	r7, #28
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c70:	4770      	bx	lr
	...

08009c74 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8009c74:	b480      	push	{r7}
 8009c76:	b083      	sub	sp, #12
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	4a1c      	ldr	r2, [pc, #112]	; (8009cf0 <TIM_ResetCallback+0x7c>)
 8009c80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	4a1b      	ldr	r2, [pc, #108]	; (8009cf4 <TIM_ResetCallback+0x80>)
 8009c88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	4a1a      	ldr	r2, [pc, #104]	; (8009cf8 <TIM_ResetCallback+0x84>)
 8009c90:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	4a19      	ldr	r2, [pc, #100]	; (8009cfc <TIM_ResetCallback+0x88>)
 8009c98:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	4a18      	ldr	r2, [pc, #96]	; (8009d00 <TIM_ResetCallback+0x8c>)
 8009ca0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	4a17      	ldr	r2, [pc, #92]	; (8009d04 <TIM_ResetCallback+0x90>)
 8009ca8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	4a16      	ldr	r2, [pc, #88]	; (8009d08 <TIM_ResetCallback+0x94>)
 8009cb0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	4a15      	ldr	r2, [pc, #84]	; (8009d0c <TIM_ResetCallback+0x98>)
 8009cb8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	4a14      	ldr	r2, [pc, #80]	; (8009d10 <TIM_ResetCallback+0x9c>)
 8009cc0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	4a13      	ldr	r2, [pc, #76]	; (8009d14 <TIM_ResetCallback+0xa0>)
 8009cc8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	4a12      	ldr	r2, [pc, #72]	; (8009d18 <TIM_ResetCallback+0xa4>)
 8009cd0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	4a11      	ldr	r2, [pc, #68]	; (8009d1c <TIM_ResetCallback+0xa8>)
 8009cd8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	4a10      	ldr	r2, [pc, #64]	; (8009d20 <TIM_ResetCallback+0xac>)
 8009ce0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8009ce4:	bf00      	nop
 8009ce6:	370c      	adds	r7, #12
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr
 8009cf0:	08004c31 	.word	0x08004c31
 8009cf4:	08009393 	.word	0x08009393
 8009cf8:	0800940b 	.word	0x0800940b
 8009cfc:	0800941f 	.word	0x0800941f
 8009d00:	080093bb 	.word	0x080093bb
 8009d04:	080093cf 	.word	0x080093cf
 8009d08:	080093a7 	.word	0x080093a7
 8009d0c:	080093e3 	.word	0x080093e3
 8009d10:	080093f7 	.word	0x080093f7
 8009d14:	08009433 	.word	0x08009433
 8009d18:	08009e01 	.word	0x08009e01
 8009d1c:	08009e15 	.word	0x08009e15
 8009d20:	08009e29 	.word	0x08009e29

08009d24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b085      	sub	sp, #20
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
 8009d2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d34:	2b01      	cmp	r3, #1
 8009d36:	d101      	bne.n	8009d3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d38:	2302      	movs	r3, #2
 8009d3a:	e050      	b.n	8009dde <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2201      	movs	r2, #1
 8009d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2202      	movs	r2, #2
 8009d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	685b      	ldr	r3, [r3, #4]
 8009d52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	689b      	ldr	r3, [r3, #8]
 8009d5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	68fa      	ldr	r2, [r7, #12]
 8009d6a:	4313      	orrs	r3, r2
 8009d6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	68fa      	ldr	r2, [r7, #12]
 8009d74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	4a1c      	ldr	r2, [pc, #112]	; (8009dec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d018      	beq.n	8009db2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d88:	d013      	beq.n	8009db2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	4a18      	ldr	r2, [pc, #96]	; (8009df0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d00e      	beq.n	8009db2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	4a16      	ldr	r2, [pc, #88]	; (8009df4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009d9a:	4293      	cmp	r3, r2
 8009d9c:	d009      	beq.n	8009db2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	4a15      	ldr	r2, [pc, #84]	; (8009df8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d004      	beq.n	8009db2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	4a13      	ldr	r2, [pc, #76]	; (8009dfc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d10c      	bne.n	8009dcc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009db8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	685b      	ldr	r3, [r3, #4]
 8009dbe:	68ba      	ldr	r2, [r7, #8]
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	68ba      	ldr	r2, [r7, #8]
 8009dca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2201      	movs	r2, #1
 8009dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ddc:	2300      	movs	r3, #0
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	3714      	adds	r7, #20
 8009de2:	46bd      	mov	sp, r7
 8009de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de8:	4770      	bx	lr
 8009dea:	bf00      	nop
 8009dec:	40010000 	.word	0x40010000
 8009df0:	40000400 	.word	0x40000400
 8009df4:	40000800 	.word	0x40000800
 8009df8:	40000c00 	.word	0x40000c00
 8009dfc:	40014000 	.word	0x40014000

08009e00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b083      	sub	sp, #12
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e08:	bf00      	nop
 8009e0a:	370c      	adds	r7, #12
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e12:	4770      	bx	lr

08009e14 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009e14:	b480      	push	{r7}
 8009e16:	b083      	sub	sp, #12
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8009e1c:	bf00      	nop
 8009e1e:	370c      	adds	r7, #12
 8009e20:	46bd      	mov	sp, r7
 8009e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e26:	4770      	bx	lr

08009e28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b083      	sub	sp, #12
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009e30:	bf00      	nop
 8009e32:	370c      	adds	r7, #12
 8009e34:	46bd      	mov	sp, r7
 8009e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3a:	4770      	bx	lr

08009e3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b082      	sub	sp, #8
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d101      	bne.n	8009e4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	e04a      	b.n	8009ee4 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d111      	bne.n	8009e7e <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f000 fd2c 	bl	800a8c0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d102      	bne.n	8009e76 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	4a1e      	ldr	r2, [pc, #120]	; (8009eec <HAL_UART_Init+0xb0>)
 8009e74:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2224      	movs	r2, #36	; 0x24
 8009e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	68da      	ldr	r2, [r3, #12]
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009e94:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f000 fff6 	bl	800ae88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	691a      	ldr	r2, [r3, #16]
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009eaa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	695a      	ldr	r2, [r3, #20]
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009eba:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	68da      	ldr	r2, [r3, #12]
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009eca:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2220      	movs	r2, #32
 8009ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2220      	movs	r2, #32
 8009ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009ee2:	2300      	movs	r3, #0
}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	3708      	adds	r7, #8
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bd80      	pop	{r7, pc}
 8009eec:	08005235 	.word	0x08005235

08009ef0 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b087      	sub	sp, #28
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	60f8      	str	r0, [r7, #12]
 8009ef8:	460b      	mov	r3, r1
 8009efa:	607a      	str	r2, [r7, #4]
 8009efc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009efe:	2300      	movs	r3, #0
 8009f00:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d107      	bne.n	8009f18 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f0c:	f043 0220 	orr.w	r2, r3, #32
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8009f14:	2301      	movs	r3, #1
 8009f16:	e08c      	b.n	800a032 <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f1e:	2b01      	cmp	r3, #1
 8009f20:	d101      	bne.n	8009f26 <HAL_UART_RegisterCallback+0x36>
 8009f22:	2302      	movs	r3, #2
 8009f24:	e085      	b.n	800a032 <HAL_UART_RegisterCallback+0x142>
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	2201      	movs	r2, #1
 8009f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f34:	b2db      	uxtb	r3, r3
 8009f36:	2b20      	cmp	r3, #32
 8009f38:	d151      	bne.n	8009fde <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 8009f3a:	7afb      	ldrb	r3, [r7, #11]
 8009f3c:	2b0c      	cmp	r3, #12
 8009f3e:	d845      	bhi.n	8009fcc <HAL_UART_RegisterCallback+0xdc>
 8009f40:	a201      	add	r2, pc, #4	; (adr r2, 8009f48 <HAL_UART_RegisterCallback+0x58>)
 8009f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f46:	bf00      	nop
 8009f48:	08009f7d 	.word	0x08009f7d
 8009f4c:	08009f85 	.word	0x08009f85
 8009f50:	08009f8d 	.word	0x08009f8d
 8009f54:	08009f95 	.word	0x08009f95
 8009f58:	08009f9d 	.word	0x08009f9d
 8009f5c:	08009fa5 	.word	0x08009fa5
 8009f60:	08009fad 	.word	0x08009fad
 8009f64:	08009fb5 	.word	0x08009fb5
 8009f68:	08009fcd 	.word	0x08009fcd
 8009f6c:	08009fcd 	.word	0x08009fcd
 8009f70:	08009fcd 	.word	0x08009fcd
 8009f74:	08009fbd 	.word	0x08009fbd
 8009f78:	08009fc5 	.word	0x08009fc5
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	687a      	ldr	r2, [r7, #4]
 8009f80:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 8009f82:	e051      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8009f8a:	e04d      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	687a      	ldr	r2, [r7, #4]
 8009f90:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8009f92:	e049      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8009f9a:	e045      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	687a      	ldr	r2, [r7, #4]
 8009fa0:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8009fa2:	e041      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	687a      	ldr	r2, [r7, #4]
 8009fa8:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8009faa:	e03d      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	687a      	ldr	r2, [r7, #4]
 8009fb0:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8009fb2:	e039      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	687a      	ldr	r2, [r7, #4]
 8009fb8:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8009fba:	e035      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	687a      	ldr	r2, [r7, #4]
 8009fc0:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8009fc2:	e031      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	687a      	ldr	r2, [r7, #4]
 8009fc8:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8009fca:	e02d      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fd0:	f043 0220 	orr.w	r2, r3, #32
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	75fb      	strb	r3, [r7, #23]
        break;
 8009fdc:	e024      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d116      	bne.n	800a018 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 8009fea:	7afb      	ldrb	r3, [r7, #11]
 8009fec:	2b0b      	cmp	r3, #11
 8009fee:	d002      	beq.n	8009ff6 <HAL_UART_RegisterCallback+0x106>
 8009ff0:	2b0c      	cmp	r3, #12
 8009ff2:	d004      	beq.n	8009ffe <HAL_UART_RegisterCallback+0x10e>
 8009ff4:	e007      	b.n	800a006 <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8009ffc:	e014      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	687a      	ldr	r2, [r7, #4]
 800a002:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a004:	e010      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a00a:	f043 0220 	orr.w	r2, r3, #32
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800a012:	2301      	movs	r3, #1
 800a014:	75fb      	strb	r3, [r7, #23]
        break;
 800a016:	e007      	b.n	800a028 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a01c:	f043 0220 	orr.w	r2, r3, #32
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 800a024:	2301      	movs	r3, #1
 800a026:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2200      	movs	r2, #0
 800a02c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a030:	7dfb      	ldrb	r3, [r7, #23]
}
 800a032:	4618      	mov	r0, r3
 800a034:	371c      	adds	r7, #28
 800a036:	46bd      	mov	sp, r7
 800a038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03c:	4770      	bx	lr
 800a03e:	bf00      	nop

0800a040 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b084      	sub	sp, #16
 800a044:	af00      	add	r7, sp, #0
 800a046:	60f8      	str	r0, [r7, #12]
 800a048:	60b9      	str	r1, [r7, #8]
 800a04a:	4613      	mov	r3, r2
 800a04c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a054:	b2db      	uxtb	r3, r3
 800a056:	2b20      	cmp	r3, #32
 800a058:	d11d      	bne.n	800a096 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d002      	beq.n	800a066 <HAL_UART_Receive_IT+0x26>
 800a060:	88fb      	ldrh	r3, [r7, #6]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d101      	bne.n	800a06a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a066:	2301      	movs	r3, #1
 800a068:	e016      	b.n	800a098 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a070:	2b01      	cmp	r3, #1
 800a072:	d101      	bne.n	800a078 <HAL_UART_Receive_IT+0x38>
 800a074:	2302      	movs	r3, #2
 800a076:	e00f      	b.n	800a098 <HAL_UART_Receive_IT+0x58>
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	2201      	movs	r2, #1
 800a07c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2200      	movs	r2, #0
 800a084:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a086:	88fb      	ldrh	r3, [r7, #6]
 800a088:	461a      	mov	r2, r3
 800a08a:	68b9      	ldr	r1, [r7, #8]
 800a08c:	68f8      	ldr	r0, [r7, #12]
 800a08e:	f000 fcf7 	bl	800aa80 <UART_Start_Receive_IT>
 800a092:	4603      	mov	r3, r0
 800a094:	e000      	b.n	800a098 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a096:	2302      	movs	r3, #2
  }
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3710      	adds	r7, #16
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b08c      	sub	sp, #48	; 0x30
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	60f8      	str	r0, [r7, #12]
 800a0a8:	60b9      	str	r1, [r7, #8]
 800a0aa:	4613      	mov	r3, r2
 800a0ac:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a0b4:	b2db      	uxtb	r3, r3
 800a0b6:	2b20      	cmp	r3, #32
 800a0b8:	d165      	bne.n	800a186 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d002      	beq.n	800a0c6 <HAL_UART_Transmit_DMA+0x26>
 800a0c0:	88fb      	ldrh	r3, [r7, #6]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d101      	bne.n	800a0ca <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800a0c6:	2301      	movs	r3, #1
 800a0c8:	e05e      	b.n	800a188 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	d101      	bne.n	800a0d8 <HAL_UART_Transmit_DMA+0x38>
 800a0d4:	2302      	movs	r3, #2
 800a0d6:	e057      	b.n	800a188 <HAL_UART_Transmit_DMA+0xe8>
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2201      	movs	r2, #1
 800a0dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800a0e0:	68ba      	ldr	r2, [r7, #8]
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	88fa      	ldrh	r2, [r7, #6]
 800a0ea:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	88fa      	ldrh	r2, [r7, #6]
 800a0f0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	2221      	movs	r2, #33	; 0x21
 800a0fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a104:	4a22      	ldr	r2, [pc, #136]	; (800a190 <HAL_UART_Transmit_DMA+0xf0>)
 800a106:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a10c:	4a21      	ldr	r2, [pc, #132]	; (800a194 <HAL_UART_Transmit_DMA+0xf4>)
 800a10e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a114:	4a20      	ldr	r2, [pc, #128]	; (800a198 <HAL_UART_Transmit_DMA+0xf8>)
 800a116:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a11c:	2200      	movs	r2, #0
 800a11e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800a120:	f107 0308 	add.w	r3, r7, #8
 800a124:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a12a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a12c:	6819      	ldr	r1, [r3, #0]
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	3304      	adds	r3, #4
 800a134:	461a      	mov	r2, r3
 800a136:	88fb      	ldrh	r3, [r7, #6]
 800a138:	f7fc f812 	bl	8006160 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a144:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2200      	movs	r2, #0
 800a14a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	3314      	adds	r3, #20
 800a154:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a156:	69bb      	ldr	r3, [r7, #24]
 800a158:	e853 3f00 	ldrex	r3, [r3]
 800a15c:	617b      	str	r3, [r7, #20]
   return(result);
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a164:	62bb      	str	r3, [r7, #40]	; 0x28
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	3314      	adds	r3, #20
 800a16c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a16e:	627a      	str	r2, [r7, #36]	; 0x24
 800a170:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a172:	6a39      	ldr	r1, [r7, #32]
 800a174:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a176:	e841 2300 	strex	r3, r2, [r1]
 800a17a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a17c:	69fb      	ldr	r3, [r7, #28]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d1e5      	bne.n	800a14e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800a182:	2300      	movs	r3, #0
 800a184:	e000      	b.n	800a188 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800a186:	2302      	movs	r3, #2
  }
}
 800a188:	4618      	mov	r0, r3
 800a18a:	3730      	adds	r7, #48	; 0x30
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}
 800a190:	0800a931 	.word	0x0800a931
 800a194:	0800a9cd 	.word	0x0800a9cd
 800a198:	0800a9eb 	.word	0x0800a9eb

0800a19c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b09a      	sub	sp, #104	; 0x68
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	330c      	adds	r3, #12
 800a1aa:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a1ae:	e853 3f00 	ldrex	r3, [r3]
 800a1b2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a1b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1b6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a1ba:	667b      	str	r3, [r7, #100]	; 0x64
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	330c      	adds	r3, #12
 800a1c2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a1c4:	657a      	str	r2, [r7, #84]	; 0x54
 800a1c6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1c8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a1ca:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a1cc:	e841 2300 	strex	r3, r2, [r1]
 800a1d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a1d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d1e5      	bne.n	800a1a4 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	3314      	adds	r3, #20
 800a1de:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1e2:	e853 3f00 	ldrex	r3, [r3]
 800a1e6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a1e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1ea:	f023 0301 	bic.w	r3, r3, #1
 800a1ee:	663b      	str	r3, [r7, #96]	; 0x60
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	3314      	adds	r3, #20
 800a1f6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a1f8:	643a      	str	r2, [r7, #64]	; 0x40
 800a1fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1fc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a1fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a200:	e841 2300 	strex	r3, r2, [r1]
 800a204:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d1e5      	bne.n	800a1d8 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a210:	2b01      	cmp	r3, #1
 800a212:	d119      	bne.n	800a248 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	330c      	adds	r3, #12
 800a21a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a21c:	6a3b      	ldr	r3, [r7, #32]
 800a21e:	e853 3f00 	ldrex	r3, [r3]
 800a222:	61fb      	str	r3, [r7, #28]
   return(result);
 800a224:	69fb      	ldr	r3, [r7, #28]
 800a226:	f023 0310 	bic.w	r3, r3, #16
 800a22a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	330c      	adds	r3, #12
 800a232:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a234:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a236:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a238:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a23a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a23c:	e841 2300 	strex	r3, r2, [r1]
 800a240:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a244:	2b00      	cmp	r3, #0
 800a246:	d1e5      	bne.n	800a214 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	695b      	ldr	r3, [r3, #20]
 800a24e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a252:	2b40      	cmp	r3, #64	; 0x40
 800a254:	d136      	bne.n	800a2c4 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	3314      	adds	r3, #20
 800a25c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	e853 3f00 	ldrex	r3, [r3]
 800a264:	60bb      	str	r3, [r7, #8]
   return(result);
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a26c:	65bb      	str	r3, [r7, #88]	; 0x58
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	3314      	adds	r3, #20
 800a274:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a276:	61ba      	str	r2, [r7, #24]
 800a278:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a27a:	6979      	ldr	r1, [r7, #20]
 800a27c:	69ba      	ldr	r2, [r7, #24]
 800a27e:	e841 2300 	strex	r3, r2, [r1]
 800a282:	613b      	str	r3, [r7, #16]
   return(result);
 800a284:	693b      	ldr	r3, [r7, #16]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d1e5      	bne.n	800a256 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d018      	beq.n	800a2c4 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a296:	2200      	movs	r2, #0
 800a298:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a29e:	4618      	mov	r0, r3
 800a2a0:	f7fb ffb6 	bl	8006210 <HAL_DMA_Abort>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d00c      	beq.n	800a2c4 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f7fc f9ca 	bl	8006648 <HAL_DMA_GetError>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	2b20      	cmp	r3, #32
 800a2b8:	d104      	bne.n	800a2c4 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2210      	movs	r2, #16
 800a2be:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 800a2c0:	2303      	movs	r3, #3
 800a2c2:	e00a      	b.n	800a2da <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2220      	movs	r2, #32
 800a2ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800a2d8:	2300      	movs	r3, #0
}
 800a2da:	4618      	mov	r0, r3
 800a2dc:	3768      	adds	r7, #104	; 0x68
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}
	...

0800a2e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b0ba      	sub	sp, #232	; 0xe8
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	68db      	ldr	r3, [r3, #12]
 800a2fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	695b      	ldr	r3, [r3, #20]
 800a306:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a30a:	2300      	movs	r3, #0
 800a30c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a310:	2300      	movs	r3, #0
 800a312:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a31a:	f003 030f 	and.w	r3, r3, #15
 800a31e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a322:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a326:	2b00      	cmp	r3, #0
 800a328:	d10f      	bne.n	800a34a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a32a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a32e:	f003 0320 	and.w	r3, r3, #32
 800a332:	2b00      	cmp	r3, #0
 800a334:	d009      	beq.n	800a34a <HAL_UART_IRQHandler+0x66>
 800a336:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a33a:	f003 0320 	and.w	r3, r3, #32
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d003      	beq.n	800a34a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f000 fce3 	bl	800ad0e <UART_Receive_IT>
      return;
 800a348:	e25b      	b.n	800a802 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a34a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a34e:	2b00      	cmp	r3, #0
 800a350:	f000 80e1 	beq.w	800a516 <HAL_UART_IRQHandler+0x232>
 800a354:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a358:	f003 0301 	and.w	r3, r3, #1
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d106      	bne.n	800a36e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a360:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a364:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a368:	2b00      	cmp	r3, #0
 800a36a:	f000 80d4 	beq.w	800a516 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a36e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a372:	f003 0301 	and.w	r3, r3, #1
 800a376:	2b00      	cmp	r3, #0
 800a378:	d00b      	beq.n	800a392 <HAL_UART_IRQHandler+0xae>
 800a37a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a37e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a382:	2b00      	cmp	r3, #0
 800a384:	d005      	beq.n	800a392 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a38a:	f043 0201 	orr.w	r2, r3, #1
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a396:	f003 0304 	and.w	r3, r3, #4
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d00b      	beq.n	800a3b6 <HAL_UART_IRQHandler+0xd2>
 800a39e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a3a2:	f003 0301 	and.w	r3, r3, #1
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d005      	beq.n	800a3b6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3ae:	f043 0202 	orr.w	r2, r3, #2
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a3b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3ba:	f003 0302 	and.w	r3, r3, #2
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d00b      	beq.n	800a3da <HAL_UART_IRQHandler+0xf6>
 800a3c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a3c6:	f003 0301 	and.w	r3, r3, #1
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d005      	beq.n	800a3da <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3d2:	f043 0204 	orr.w	r2, r3, #4
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a3da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3de:	f003 0308 	and.w	r3, r3, #8
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d011      	beq.n	800a40a <HAL_UART_IRQHandler+0x126>
 800a3e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3ea:	f003 0320 	and.w	r3, r3, #32
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d105      	bne.n	800a3fe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a3f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a3f6:	f003 0301 	and.w	r3, r3, #1
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d005      	beq.n	800a40a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a402:	f043 0208 	orr.w	r2, r3, #8
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a40e:	2b00      	cmp	r3, #0
 800a410:	f000 81f2 	beq.w	800a7f8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a414:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a418:	f003 0320 	and.w	r3, r3, #32
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d008      	beq.n	800a432 <HAL_UART_IRQHandler+0x14e>
 800a420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a424:	f003 0320 	and.w	r3, r3, #32
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d002      	beq.n	800a432 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a42c:	6878      	ldr	r0, [r7, #4]
 800a42e:	f000 fc6e 	bl	800ad0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	695b      	ldr	r3, [r3, #20]
 800a438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a43c:	2b40      	cmp	r3, #64	; 0x40
 800a43e:	bf0c      	ite	eq
 800a440:	2301      	moveq	r3, #1
 800a442:	2300      	movne	r3, #0
 800a444:	b2db      	uxtb	r3, r3
 800a446:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a44e:	f003 0308 	and.w	r3, r3, #8
 800a452:	2b00      	cmp	r3, #0
 800a454:	d103      	bne.n	800a45e <HAL_UART_IRQHandler+0x17a>
 800a456:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d051      	beq.n	800a502 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f000 fb74 	bl	800ab4c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	695b      	ldr	r3, [r3, #20]
 800a46a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a46e:	2b40      	cmp	r3, #64	; 0x40
 800a470:	d142      	bne.n	800a4f8 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	3314      	adds	r3, #20
 800a478:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a47c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a480:	e853 3f00 	ldrex	r3, [r3]
 800a484:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a488:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a48c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a490:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	3314      	adds	r3, #20
 800a49a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a49e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a4a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a4aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a4ae:	e841 2300 	strex	r3, r2, [r1]
 800a4b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a4b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d1d9      	bne.n	800a472 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d013      	beq.n	800a4ee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4ca:	4a7f      	ldr	r2, [pc, #508]	; (800a6c8 <HAL_UART_IRQHandler+0x3e4>)
 800a4cc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f7fb ff0c 	bl	80062f0 <HAL_DMA_Abort_IT>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d019      	beq.n	800a512 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a4e4:	687a      	ldr	r2, [r7, #4]
 800a4e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a4e8:	4610      	mov	r0, r2
 800a4ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4ec:	e011      	b.n	800a512 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4f6:	e00c      	b.n	800a512 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a500:	e007      	b.n	800a512 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2200      	movs	r2, #0
 800a50e:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a510:	e172      	b.n	800a7f8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a512:	bf00      	nop
    return;
 800a514:	e170      	b.n	800a7f8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a51a:	2b01      	cmp	r3, #1
 800a51c:	f040 814c 	bne.w	800a7b8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a520:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a524:	f003 0310 	and.w	r3, r3, #16
 800a528:	2b00      	cmp	r3, #0
 800a52a:	f000 8145 	beq.w	800a7b8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a52e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a532:	f003 0310 	and.w	r3, r3, #16
 800a536:	2b00      	cmp	r3, #0
 800a538:	f000 813e 	beq.w	800a7b8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a53c:	2300      	movs	r3, #0
 800a53e:	60bb      	str	r3, [r7, #8]
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	60bb      	str	r3, [r7, #8]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	60bb      	str	r3, [r7, #8]
 800a550:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	695b      	ldr	r3, [r3, #20]
 800a558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a55c:	2b40      	cmp	r3, #64	; 0x40
 800a55e:	f040 80b5 	bne.w	800a6cc <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	685b      	ldr	r3, [r3, #4]
 800a56a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a56e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a572:	2b00      	cmp	r3, #0
 800a574:	f000 8142 	beq.w	800a7fc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a57c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a580:	429a      	cmp	r2, r3
 800a582:	f080 813b 	bcs.w	800a7fc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a58c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a592:	69db      	ldr	r3, [r3, #28]
 800a594:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a598:	f000 8088 	beq.w	800a6ac <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	330c      	adds	r3, #12
 800a5a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a5aa:	e853 3f00 	ldrex	r3, [r3]
 800a5ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a5b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a5b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a5ba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	330c      	adds	r3, #12
 800a5c4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a5c8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a5cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5d0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a5d4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a5d8:	e841 2300 	strex	r3, r2, [r1]
 800a5dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a5e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d1d9      	bne.n	800a59c <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	3314      	adds	r3, #20
 800a5ee:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a5f2:	e853 3f00 	ldrex	r3, [r3]
 800a5f6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a5f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a5fa:	f023 0301 	bic.w	r3, r3, #1
 800a5fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	3314      	adds	r3, #20
 800a608:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a60c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a610:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a612:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a614:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a618:	e841 2300 	strex	r3, r2, [r1]
 800a61c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a61e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a620:	2b00      	cmp	r3, #0
 800a622:	d1e1      	bne.n	800a5e8 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	3314      	adds	r3, #20
 800a62a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a62c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a62e:	e853 3f00 	ldrex	r3, [r3]
 800a632:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a634:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a636:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a63a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	3314      	adds	r3, #20
 800a644:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a648:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a64a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a64c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a64e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a650:	e841 2300 	strex	r3, r2, [r1]
 800a654:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a656:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d1e3      	bne.n	800a624 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2220      	movs	r2, #32
 800a660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2200      	movs	r2, #0
 800a668:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	330c      	adds	r3, #12
 800a670:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a672:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a674:	e853 3f00 	ldrex	r3, [r3]
 800a678:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a67a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a67c:	f023 0310 	bic.w	r3, r3, #16
 800a680:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	330c      	adds	r3, #12
 800a68a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a68e:	65ba      	str	r2, [r7, #88]	; 0x58
 800a690:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a692:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a694:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a696:	e841 2300 	strex	r3, r2, [r1]
 800a69a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a69c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d1e3      	bne.n	800a66a <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f7fb fdb2 	bl	8006210 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800a6b4:	687a      	ldr	r2, [r7, #4]
 800a6b6:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800a6b8:	b292      	uxth	r2, r2
 800a6ba:	1a8a      	subs	r2, r1, r2
 800a6bc:	b292      	uxth	r2, r2
 800a6be:	4611      	mov	r1, r2
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a6c4:	e09a      	b.n	800a7fc <HAL_UART_IRQHandler+0x518>
 800a6c6:	bf00      	nop
 800a6c8:	0800ac13 	.word	0x0800ac13
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a6d4:	b29b      	uxth	r3, r3
 800a6d6:	1ad3      	subs	r3, r2, r3
 800a6d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a6e0:	b29b      	uxth	r3, r3
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	f000 808c 	beq.w	800a800 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a6e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	f000 8087 	beq.w	800a800 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	330c      	adds	r3, #12
 800a6f8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6fc:	e853 3f00 	ldrex	r3, [r3]
 800a700:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a704:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a708:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	330c      	adds	r3, #12
 800a712:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a716:	647a      	str	r2, [r7, #68]	; 0x44
 800a718:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a71a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a71c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a71e:	e841 2300 	strex	r3, r2, [r1]
 800a722:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a726:	2b00      	cmp	r3, #0
 800a728:	d1e3      	bne.n	800a6f2 <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	3314      	adds	r3, #20
 800a730:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a734:	e853 3f00 	ldrex	r3, [r3]
 800a738:	623b      	str	r3, [r7, #32]
   return(result);
 800a73a:	6a3b      	ldr	r3, [r7, #32]
 800a73c:	f023 0301 	bic.w	r3, r3, #1
 800a740:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	3314      	adds	r3, #20
 800a74a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a74e:	633a      	str	r2, [r7, #48]	; 0x30
 800a750:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a752:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a754:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a756:	e841 2300 	strex	r3, r2, [r1]
 800a75a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a75c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d1e3      	bne.n	800a72a <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	2220      	movs	r2, #32
 800a766:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2200      	movs	r2, #0
 800a76e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	330c      	adds	r3, #12
 800a776:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a778:	693b      	ldr	r3, [r7, #16]
 800a77a:	e853 3f00 	ldrex	r3, [r3]
 800a77e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	f023 0310 	bic.w	r3, r3, #16
 800a786:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	330c      	adds	r3, #12
 800a790:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a794:	61fa      	str	r2, [r7, #28]
 800a796:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a798:	69b9      	ldr	r1, [r7, #24]
 800a79a:	69fa      	ldr	r2, [r7, #28]
 800a79c:	e841 2300 	strex	r3, r2, [r1]
 800a7a0:	617b      	str	r3, [r7, #20]
   return(result);
 800a7a2:	697b      	ldr	r3, [r7, #20]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d1e3      	bne.n	800a770 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a7ac:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800a7b0:	4611      	mov	r1, r2
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a7b6:	e023      	b.n	800a800 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a7b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d009      	beq.n	800a7d8 <HAL_UART_IRQHandler+0x4f4>
 800a7c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a7c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d003      	beq.n	800a7d8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a7d0:	6878      	ldr	r0, [r7, #4]
 800a7d2:	f000 fa33 	bl	800ac3c <UART_Transmit_IT>
    return;
 800a7d6:	e014      	b.n	800a802 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a7d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d00e      	beq.n	800a802 <HAL_UART_IRQHandler+0x51e>
 800a7e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a7e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d008      	beq.n	800a802 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f000 fa73 	bl	800acdc <UART_EndTransmit_IT>
    return;
 800a7f6:	e004      	b.n	800a802 <HAL_UART_IRQHandler+0x51e>
    return;
 800a7f8:	bf00      	nop
 800a7fa:	e002      	b.n	800a802 <HAL_UART_IRQHandler+0x51e>
      return;
 800a7fc:	bf00      	nop
 800a7fe:	e000      	b.n	800a802 <HAL_UART_IRQHandler+0x51e>
      return;
 800a800:	bf00      	nop
  }
}
 800a802:	37e8      	adds	r7, #232	; 0xe8
 800a804:	46bd      	mov	sp, r7
 800a806:	bd80      	pop	{r7, pc}

0800a808 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a808:	b480      	push	{r7}
 800a80a:	b083      	sub	sp, #12
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a810:	bf00      	nop
 800a812:	370c      	adds	r7, #12
 800a814:	46bd      	mov	sp, r7
 800a816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81a:	4770      	bx	lr

0800a81c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b083      	sub	sp, #12
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800a824:	bf00      	nop
 800a826:	370c      	adds	r7, #12
 800a828:	46bd      	mov	sp, r7
 800a82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82e:	4770      	bx	lr

0800a830 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a830:	b480      	push	{r7}
 800a832:	b083      	sub	sp, #12
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a838:	bf00      	nop
 800a83a:	370c      	adds	r7, #12
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr

0800a844 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a844:	b480      	push	{r7}
 800a846:	b083      	sub	sp, #12
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a84c:	bf00      	nop
 800a84e:	370c      	adds	r7, #12
 800a850:	46bd      	mov	sp, r7
 800a852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a856:	4770      	bx	lr

0800a858 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a858:	b480      	push	{r7}
 800a85a:	b083      	sub	sp, #12
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a860:	bf00      	nop
 800a862:	370c      	adds	r7, #12
 800a864:	46bd      	mov	sp, r7
 800a866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86a:	4770      	bx	lr

0800a86c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800a86c:	b480      	push	{r7}
 800a86e:	b083      	sub	sp, #12
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800a874:	bf00      	nop
 800a876:	370c      	adds	r7, #12
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr

0800a880 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800a880:	b480      	push	{r7}
 800a882:	b083      	sub	sp, #12
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800a888:	bf00      	nop
 800a88a:	370c      	adds	r7, #12
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800a894:	b480      	push	{r7}
 800a896:	b083      	sub	sp, #12
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800a89c:	bf00      	nop
 800a89e:	370c      	adds	r7, #12
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a6:	4770      	bx	lr

0800a8a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b083      	sub	sp, #12
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
 800a8b0:	460b      	mov	r3, r1
 800a8b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a8b4:	bf00      	nop
 800a8b6:	370c      	adds	r7, #12
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b083      	sub	sp, #12
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	4a10      	ldr	r2, [pc, #64]	; (800a90c <UART_InitCallbacksToDefault+0x4c>)
 800a8cc:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	4a0f      	ldr	r2, [pc, #60]	; (800a910 <UART_InitCallbacksToDefault+0x50>)
 800a8d2:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	4a0f      	ldr	r2, [pc, #60]	; (800a914 <UART_InitCallbacksToDefault+0x54>)
 800a8d8:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	4a0e      	ldr	r2, [pc, #56]	; (800a918 <UART_InitCallbacksToDefault+0x58>)
 800a8de:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	4a0e      	ldr	r2, [pc, #56]	; (800a91c <UART_InitCallbacksToDefault+0x5c>)
 800a8e4:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	4a0d      	ldr	r2, [pc, #52]	; (800a920 <UART_InitCallbacksToDefault+0x60>)
 800a8ea:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	4a0d      	ldr	r2, [pc, #52]	; (800a924 <UART_InitCallbacksToDefault+0x64>)
 800a8f0:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	4a0c      	ldr	r2, [pc, #48]	; (800a928 <UART_InitCallbacksToDefault+0x68>)
 800a8f6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	4a0c      	ldr	r2, [pc, #48]	; (800a92c <UART_InitCallbacksToDefault+0x6c>)
 800a8fc:	669a      	str	r2, [r3, #104]	; 0x68

}
 800a8fe:	bf00      	nop
 800a900:	370c      	adds	r7, #12
 800a902:	46bd      	mov	sp, r7
 800a904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a908:	4770      	bx	lr
 800a90a:	bf00      	nop
 800a90c:	0800a81d 	.word	0x0800a81d
 800a910:	0800a809 	.word	0x0800a809
 800a914:	0800a845 	.word	0x0800a845
 800a918:	0800a831 	.word	0x0800a831
 800a91c:	0800a859 	.word	0x0800a859
 800a920:	0800a86d 	.word	0x0800a86d
 800a924:	0800a881 	.word	0x0800a881
 800a928:	0800a895 	.word	0x0800a895
 800a92c:	0800a8a9 	.word	0x0800a8a9

0800a930 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b090      	sub	sp, #64	; 0x40
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a93c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d137      	bne.n	800a9bc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800a94c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a94e:	2200      	movs	r2, #0
 800a950:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a952:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	3314      	adds	r3, #20
 800a958:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a95a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a95c:	e853 3f00 	ldrex	r3, [r3]
 800a960:	623b      	str	r3, [r7, #32]
   return(result);
 800a962:	6a3b      	ldr	r3, [r7, #32]
 800a964:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a968:	63bb      	str	r3, [r7, #56]	; 0x38
 800a96a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	3314      	adds	r3, #20
 800a970:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a972:	633a      	str	r2, [r7, #48]	; 0x30
 800a974:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a976:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a978:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a97a:	e841 2300 	strex	r3, r2, [r1]
 800a97e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a982:	2b00      	cmp	r3, #0
 800a984:	d1e5      	bne.n	800a952 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	330c      	adds	r3, #12
 800a98c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	e853 3f00 	ldrex	r3, [r3]
 800a994:	60fb      	str	r3, [r7, #12]
   return(result);
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a99c:	637b      	str	r3, [r7, #52]	; 0x34
 800a99e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	330c      	adds	r3, #12
 800a9a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a9a6:	61fa      	str	r2, [r7, #28]
 800a9a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9aa:	69b9      	ldr	r1, [r7, #24]
 800a9ac:	69fa      	ldr	r2, [r7, #28]
 800a9ae:	e841 2300 	strex	r3, r2, [r1]
 800a9b2:	617b      	str	r3, [r7, #20]
   return(result);
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d1e5      	bne.n	800a986 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a9ba:	e003      	b.n	800a9c4 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 800a9bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a9c0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a9c2:	4798      	blx	r3
}
 800a9c4:	bf00      	nop
 800a9c6:	3740      	adds	r7, #64	; 0x40
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bd80      	pop	{r7, pc}

0800a9cc <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b084      	sub	sp, #16
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9d8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9de:	68f8      	ldr	r0, [r7, #12]
 800a9e0:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a9e2:	bf00      	nop
 800a9e4:	3710      	adds	r7, #16
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}

0800a9ea <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a9ea:	b580      	push	{r7, lr}
 800a9ec:	b084      	sub	sp, #16
 800a9ee:	af00      	add	r7, sp, #0
 800a9f0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9fa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	695b      	ldr	r3, [r3, #20]
 800aa02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa06:	2b80      	cmp	r3, #128	; 0x80
 800aa08:	bf0c      	ite	eq
 800aa0a:	2301      	moveq	r3, #1
 800aa0c:	2300      	movne	r3, #0
 800aa0e:	b2db      	uxtb	r3, r3
 800aa10:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa18:	b2db      	uxtb	r3, r3
 800aa1a:	2b21      	cmp	r3, #33	; 0x21
 800aa1c:	d108      	bne.n	800aa30 <UART_DMAError+0x46>
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d005      	beq.n	800aa30 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	2200      	movs	r2, #0
 800aa28:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800aa2a:	68b8      	ldr	r0, [r7, #8]
 800aa2c:	f000 f866 	bl	800aafc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	695b      	ldr	r3, [r3, #20]
 800aa36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa3a:	2b40      	cmp	r3, #64	; 0x40
 800aa3c:	bf0c      	ite	eq
 800aa3e:	2301      	moveq	r3, #1
 800aa40:	2300      	movne	r3, #0
 800aa42:	b2db      	uxtb	r3, r3
 800aa44:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800aa4c:	b2db      	uxtb	r3, r3
 800aa4e:	2b22      	cmp	r3, #34	; 0x22
 800aa50:	d108      	bne.n	800aa64 <UART_DMAError+0x7a>
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d005      	beq.n	800aa64 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800aa5e:	68b8      	ldr	r0, [r7, #8]
 800aa60:	f000 f874 	bl	800ab4c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa68:	f043 0210 	orr.w	r2, r3, #16
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa74:	68b8      	ldr	r0, [r7, #8]
 800aa76:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aa78:	bf00      	nop
 800aa7a:	3710      	adds	r7, #16
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa80:	b480      	push	{r7}
 800aa82:	b085      	sub	sp, #20
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	60f8      	str	r0, [r7, #12]
 800aa88:	60b9      	str	r1, [r7, #8]
 800aa8a:	4613      	mov	r3, r2
 800aa8c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	68ba      	ldr	r2, [r7, #8]
 800aa92:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	88fa      	ldrh	r2, [r7, #6]
 800aa98:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	88fa      	ldrh	r2, [r7, #6]
 800aa9e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	2222      	movs	r2, #34	; 0x22
 800aaaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2200      	movs	r2, #0
 800aab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	691b      	ldr	r3, [r3, #16]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d007      	beq.n	800aace <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	68da      	ldr	r2, [r3, #12]
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aacc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	695a      	ldr	r2, [r3, #20]
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f042 0201 	orr.w	r2, r2, #1
 800aadc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	68da      	ldr	r2, [r3, #12]
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f042 0220 	orr.w	r2, r2, #32
 800aaec:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800aaee:	2300      	movs	r3, #0
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	3714      	adds	r7, #20
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafa:	4770      	bx	lr

0800aafc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b089      	sub	sp, #36	; 0x24
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	330c      	adds	r3, #12
 800ab0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	e853 3f00 	ldrex	r3, [r3]
 800ab12:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ab1a:	61fb      	str	r3, [r7, #28]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	330c      	adds	r3, #12
 800ab22:	69fa      	ldr	r2, [r7, #28]
 800ab24:	61ba      	str	r2, [r7, #24]
 800ab26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab28:	6979      	ldr	r1, [r7, #20]
 800ab2a:	69ba      	ldr	r2, [r7, #24]
 800ab2c:	e841 2300 	strex	r3, r2, [r1]
 800ab30:	613b      	str	r3, [r7, #16]
   return(result);
 800ab32:	693b      	ldr	r3, [r7, #16]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d1e5      	bne.n	800ab04 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	2220      	movs	r2, #32
 800ab3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800ab40:	bf00      	nop
 800ab42:	3724      	adds	r7, #36	; 0x24
 800ab44:	46bd      	mov	sp, r7
 800ab46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4a:	4770      	bx	lr

0800ab4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b095      	sub	sp, #84	; 0x54
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	330c      	adds	r3, #12
 800ab5a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab5e:	e853 3f00 	ldrex	r3, [r3]
 800ab62:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ab64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab66:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ab6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	330c      	adds	r3, #12
 800ab72:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ab74:	643a      	str	r2, [r7, #64]	; 0x40
 800ab76:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab78:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ab7a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ab7c:	e841 2300 	strex	r3, r2, [r1]
 800ab80:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ab82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d1e5      	bne.n	800ab54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	3314      	adds	r3, #20
 800ab8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab90:	6a3b      	ldr	r3, [r7, #32]
 800ab92:	e853 3f00 	ldrex	r3, [r3]
 800ab96:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab98:	69fb      	ldr	r3, [r7, #28]
 800ab9a:	f023 0301 	bic.w	r3, r3, #1
 800ab9e:	64bb      	str	r3, [r7, #72]	; 0x48
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	3314      	adds	r3, #20
 800aba6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aba8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800abaa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800abae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800abb0:	e841 2300 	strex	r3, r2, [r1]
 800abb4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800abb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d1e5      	bne.n	800ab88 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abc0:	2b01      	cmp	r3, #1
 800abc2:	d119      	bne.n	800abf8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	330c      	adds	r3, #12
 800abca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	e853 3f00 	ldrex	r3, [r3]
 800abd2:	60bb      	str	r3, [r7, #8]
   return(result);
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	f023 0310 	bic.w	r3, r3, #16
 800abda:	647b      	str	r3, [r7, #68]	; 0x44
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	330c      	adds	r3, #12
 800abe2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800abe4:	61ba      	str	r2, [r7, #24]
 800abe6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abe8:	6979      	ldr	r1, [r7, #20]
 800abea:	69ba      	ldr	r2, [r7, #24]
 800abec:	e841 2300 	strex	r3, r2, [r1]
 800abf0:	613b      	str	r3, [r7, #16]
   return(result);
 800abf2:	693b      	ldr	r3, [r7, #16]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d1e5      	bne.n	800abc4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2220      	movs	r2, #32
 800abfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2200      	movs	r2, #0
 800ac04:	631a      	str	r2, [r3, #48]	; 0x30
}
 800ac06:	bf00      	nop
 800ac08:	3754      	adds	r7, #84	; 0x54
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac10:	4770      	bx	lr

0800ac12 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ac12:	b580      	push	{r7, lr}
 800ac14:	b084      	sub	sp, #16
 800ac16:	af00      	add	r7, sp, #0
 800ac18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac1e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	2200      	movs	r2, #0
 800ac24:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	2200      	movs	r2, #0
 800ac2a:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac30:	68f8      	ldr	r0, [r7, #12]
 800ac32:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac34:	bf00      	nop
 800ac36:	3710      	adds	r7, #16
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	bd80      	pop	{r7, pc}

0800ac3c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ac3c:	b480      	push	{r7}
 800ac3e:	b085      	sub	sp, #20
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac4a:	b2db      	uxtb	r3, r3
 800ac4c:	2b21      	cmp	r3, #33	; 0x21
 800ac4e:	d13e      	bne.n	800acce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	689b      	ldr	r3, [r3, #8]
 800ac54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac58:	d114      	bne.n	800ac84 <UART_Transmit_IT+0x48>
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	691b      	ldr	r3, [r3, #16]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d110      	bne.n	800ac84 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6a1b      	ldr	r3, [r3, #32]
 800ac66:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	881b      	ldrh	r3, [r3, #0]
 800ac6c:	461a      	mov	r2, r3
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac76:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	6a1b      	ldr	r3, [r3, #32]
 800ac7c:	1c9a      	adds	r2, r3, #2
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	621a      	str	r2, [r3, #32]
 800ac82:	e008      	b.n	800ac96 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	6a1b      	ldr	r3, [r3, #32]
 800ac88:	1c59      	adds	r1, r3, #1
 800ac8a:	687a      	ldr	r2, [r7, #4]
 800ac8c:	6211      	str	r1, [r2, #32]
 800ac8e:	781a      	ldrb	r2, [r3, #0]
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac9a:	b29b      	uxth	r3, r3
 800ac9c:	3b01      	subs	r3, #1
 800ac9e:	b29b      	uxth	r3, r3
 800aca0:	687a      	ldr	r2, [r7, #4]
 800aca2:	4619      	mov	r1, r3
 800aca4:	84d1      	strh	r1, [r2, #38]	; 0x26
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d10f      	bne.n	800acca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	68da      	ldr	r2, [r3, #12]
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800acb8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	68da      	ldr	r2, [r3, #12]
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800acc8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800acca:	2300      	movs	r3, #0
 800accc:	e000      	b.n	800acd0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800acce:	2302      	movs	r3, #2
  }
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	3714      	adds	r7, #20
 800acd4:	46bd      	mov	sp, r7
 800acd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acda:	4770      	bx	lr

0800acdc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b082      	sub	sp, #8
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	68da      	ldr	r2, [r3, #12]
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800acf2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	2220      	movs	r2, #32
 800acf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ad00:	6878      	ldr	r0, [r7, #4]
 800ad02:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ad04:	2300      	movs	r3, #0
}
 800ad06:	4618      	mov	r0, r3
 800ad08:	3708      	adds	r7, #8
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bd80      	pop	{r7, pc}

0800ad0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ad0e:	b580      	push	{r7, lr}
 800ad10:	b08c      	sub	sp, #48	; 0x30
 800ad12:	af00      	add	r7, sp, #0
 800ad14:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ad1c:	b2db      	uxtb	r3, r3
 800ad1e:	2b22      	cmp	r3, #34	; 0x22
 800ad20:	f040 80ad 	bne.w	800ae7e <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	689b      	ldr	r3, [r3, #8]
 800ad28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad2c:	d117      	bne.n	800ad5e <UART_Receive_IT+0x50>
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	691b      	ldr	r3, [r3, #16]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d113      	bne.n	800ad5e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800ad36:	2300      	movs	r3, #0
 800ad38:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad3e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	685b      	ldr	r3, [r3, #4]
 800ad46:	b29b      	uxth	r3, r3
 800ad48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad4c:	b29a      	uxth	r2, r3
 800ad4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad50:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad56:	1c9a      	adds	r2, r3, #2
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	629a      	str	r2, [r3, #40]	; 0x28
 800ad5c:	e026      	b.n	800adac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad62:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800ad64:	2300      	movs	r3, #0
 800ad66:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad70:	d007      	beq.n	800ad82 <UART_Receive_IT+0x74>
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	689b      	ldr	r3, [r3, #8]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d10a      	bne.n	800ad90 <UART_Receive_IT+0x82>
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	691b      	ldr	r3, [r3, #16]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d106      	bne.n	800ad90 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	685b      	ldr	r3, [r3, #4]
 800ad88:	b2da      	uxtb	r2, r3
 800ad8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad8c:	701a      	strb	r2, [r3, #0]
 800ad8e:	e008      	b.n	800ada2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	685b      	ldr	r3, [r3, #4]
 800ad96:	b2db      	uxtb	r3, r3
 800ad98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad9c:	b2da      	uxtb	r2, r3
 800ad9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ada0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ada6:	1c5a      	adds	r2, r3, #1
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800adb0:	b29b      	uxth	r3, r3
 800adb2:	3b01      	subs	r3, #1
 800adb4:	b29b      	uxth	r3, r3
 800adb6:	687a      	ldr	r2, [r7, #4]
 800adb8:	4619      	mov	r1, r3
 800adba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d15c      	bne.n	800ae7a <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	68da      	ldr	r2, [r3, #12]
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f022 0220 	bic.w	r2, r2, #32
 800adce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	68da      	ldr	r2, [r3, #12]
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800adde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	695a      	ldr	r2, [r3, #20]
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f022 0201 	bic.w	r2, r2, #1
 800adee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2220      	movs	r2, #32
 800adf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	d136      	bne.n	800ae6e <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2200      	movs	r2, #0
 800ae04:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	330c      	adds	r3, #12
 800ae0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae0e:	697b      	ldr	r3, [r7, #20]
 800ae10:	e853 3f00 	ldrex	r3, [r3]
 800ae14:	613b      	str	r3, [r7, #16]
   return(result);
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	f023 0310 	bic.w	r3, r3, #16
 800ae1c:	627b      	str	r3, [r7, #36]	; 0x24
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	330c      	adds	r3, #12
 800ae24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae26:	623a      	str	r2, [r7, #32]
 800ae28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae2a:	69f9      	ldr	r1, [r7, #28]
 800ae2c:	6a3a      	ldr	r2, [r7, #32]
 800ae2e:	e841 2300 	strex	r3, r2, [r1]
 800ae32:	61bb      	str	r3, [r7, #24]
   return(result);
 800ae34:	69bb      	ldr	r3, [r7, #24]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d1e5      	bne.n	800ae06 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	f003 0310 	and.w	r3, r3, #16
 800ae44:	2b10      	cmp	r3, #16
 800ae46:	d10a      	bne.n	800ae5e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ae48:	2300      	movs	r3, #0
 800ae4a:	60fb      	str	r3, [r7, #12]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	60fb      	str	r3, [r7, #12]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	685b      	ldr	r3, [r3, #4]
 800ae5a:	60fb      	str	r3, [r7, #12]
 800ae5c:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ae62:	687a      	ldr	r2, [r7, #4]
 800ae64:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800ae66:	4611      	mov	r1, r2
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	4798      	blx	r3
 800ae6c:	e003      	b.n	800ae76 <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ae76:	2300      	movs	r3, #0
 800ae78:	e002      	b.n	800ae80 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	e000      	b.n	800ae80 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 800ae7e:	2302      	movs	r3, #2
  }
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3730      	adds	r7, #48	; 0x30
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ae88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ae8c:	b0c0      	sub	sp, #256	; 0x100
 800ae8e:	af00      	add	r7, sp, #0
 800ae90:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	691b      	ldr	r3, [r3, #16]
 800ae9c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800aea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aea4:	68d9      	ldr	r1, [r3, #12]
 800aea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeaa:	681a      	ldr	r2, [r3, #0]
 800aeac:	ea40 0301 	orr.w	r3, r0, r1
 800aeb0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aeb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeb6:	689a      	ldr	r2, [r3, #8]
 800aeb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aebc:	691b      	ldr	r3, [r3, #16]
 800aebe:	431a      	orrs	r2, r3
 800aec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aec4:	695b      	ldr	r3, [r3, #20]
 800aec6:	431a      	orrs	r2, r3
 800aec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aecc:	69db      	ldr	r3, [r3, #28]
 800aece:	4313      	orrs	r3, r2
 800aed0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800aed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	68db      	ldr	r3, [r3, #12]
 800aedc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800aee0:	f021 010c 	bic.w	r1, r1, #12
 800aee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aee8:	681a      	ldr	r2, [r3, #0]
 800aeea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800aeee:	430b      	orrs	r3, r1
 800aef0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800aef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	695b      	ldr	r3, [r3, #20]
 800aefa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800aefe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af02:	6999      	ldr	r1, [r3, #24]
 800af04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af08:	681a      	ldr	r2, [r3, #0]
 800af0a:	ea40 0301 	orr.w	r3, r0, r1
 800af0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800af10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af14:	681a      	ldr	r2, [r3, #0]
 800af16:	4b8f      	ldr	r3, [pc, #572]	; (800b154 <UART_SetConfig+0x2cc>)
 800af18:	429a      	cmp	r2, r3
 800af1a:	d005      	beq.n	800af28 <UART_SetConfig+0xa0>
 800af1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af20:	681a      	ldr	r2, [r3, #0]
 800af22:	4b8d      	ldr	r3, [pc, #564]	; (800b158 <UART_SetConfig+0x2d0>)
 800af24:	429a      	cmp	r2, r3
 800af26:	d104      	bne.n	800af32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800af28:	f7fd fa6e 	bl	8008408 <HAL_RCC_GetPCLK2Freq>
 800af2c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800af30:	e003      	b.n	800af3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800af32:	f7fd fa55 	bl	80083e0 <HAL_RCC_GetPCLK1Freq>
 800af36:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800af3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af3e:	69db      	ldr	r3, [r3, #28]
 800af40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af44:	f040 810c 	bne.w	800b160 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800af48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800af4c:	2200      	movs	r2, #0
 800af4e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800af52:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800af56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800af5a:	4622      	mov	r2, r4
 800af5c:	462b      	mov	r3, r5
 800af5e:	1891      	adds	r1, r2, r2
 800af60:	65b9      	str	r1, [r7, #88]	; 0x58
 800af62:	415b      	adcs	r3, r3
 800af64:	65fb      	str	r3, [r7, #92]	; 0x5c
 800af66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800af6a:	4621      	mov	r1, r4
 800af6c:	eb12 0801 	adds.w	r8, r2, r1
 800af70:	4629      	mov	r1, r5
 800af72:	eb43 0901 	adc.w	r9, r3, r1
 800af76:	f04f 0200 	mov.w	r2, #0
 800af7a:	f04f 0300 	mov.w	r3, #0
 800af7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800af82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800af86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800af8a:	4690      	mov	r8, r2
 800af8c:	4699      	mov	r9, r3
 800af8e:	4623      	mov	r3, r4
 800af90:	eb18 0303 	adds.w	r3, r8, r3
 800af94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800af98:	462b      	mov	r3, r5
 800af9a:	eb49 0303 	adc.w	r3, r9, r3
 800af9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800afa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afa6:	685b      	ldr	r3, [r3, #4]
 800afa8:	2200      	movs	r2, #0
 800afaa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800afae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800afb2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800afb6:	460b      	mov	r3, r1
 800afb8:	18db      	adds	r3, r3, r3
 800afba:	653b      	str	r3, [r7, #80]	; 0x50
 800afbc:	4613      	mov	r3, r2
 800afbe:	eb42 0303 	adc.w	r3, r2, r3
 800afc2:	657b      	str	r3, [r7, #84]	; 0x54
 800afc4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800afc8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800afcc:	f7f5 fde8 	bl	8000ba0 <__aeabi_uldivmod>
 800afd0:	4602      	mov	r2, r0
 800afd2:	460b      	mov	r3, r1
 800afd4:	4b61      	ldr	r3, [pc, #388]	; (800b15c <UART_SetConfig+0x2d4>)
 800afd6:	fba3 2302 	umull	r2, r3, r3, r2
 800afda:	095b      	lsrs	r3, r3, #5
 800afdc:	011c      	lsls	r4, r3, #4
 800afde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800afe2:	2200      	movs	r2, #0
 800afe4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800afe8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800afec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800aff0:	4642      	mov	r2, r8
 800aff2:	464b      	mov	r3, r9
 800aff4:	1891      	adds	r1, r2, r2
 800aff6:	64b9      	str	r1, [r7, #72]	; 0x48
 800aff8:	415b      	adcs	r3, r3
 800affa:	64fb      	str	r3, [r7, #76]	; 0x4c
 800affc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b000:	4641      	mov	r1, r8
 800b002:	eb12 0a01 	adds.w	sl, r2, r1
 800b006:	4649      	mov	r1, r9
 800b008:	eb43 0b01 	adc.w	fp, r3, r1
 800b00c:	f04f 0200 	mov.w	r2, #0
 800b010:	f04f 0300 	mov.w	r3, #0
 800b014:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b018:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b01c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b020:	4692      	mov	sl, r2
 800b022:	469b      	mov	fp, r3
 800b024:	4643      	mov	r3, r8
 800b026:	eb1a 0303 	adds.w	r3, sl, r3
 800b02a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b02e:	464b      	mov	r3, r9
 800b030:	eb4b 0303 	adc.w	r3, fp, r3
 800b034:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	2200      	movs	r2, #0
 800b040:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b044:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b048:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b04c:	460b      	mov	r3, r1
 800b04e:	18db      	adds	r3, r3, r3
 800b050:	643b      	str	r3, [r7, #64]	; 0x40
 800b052:	4613      	mov	r3, r2
 800b054:	eb42 0303 	adc.w	r3, r2, r3
 800b058:	647b      	str	r3, [r7, #68]	; 0x44
 800b05a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b05e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b062:	f7f5 fd9d 	bl	8000ba0 <__aeabi_uldivmod>
 800b066:	4602      	mov	r2, r0
 800b068:	460b      	mov	r3, r1
 800b06a:	4611      	mov	r1, r2
 800b06c:	4b3b      	ldr	r3, [pc, #236]	; (800b15c <UART_SetConfig+0x2d4>)
 800b06e:	fba3 2301 	umull	r2, r3, r3, r1
 800b072:	095b      	lsrs	r3, r3, #5
 800b074:	2264      	movs	r2, #100	; 0x64
 800b076:	fb02 f303 	mul.w	r3, r2, r3
 800b07a:	1acb      	subs	r3, r1, r3
 800b07c:	00db      	lsls	r3, r3, #3
 800b07e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b082:	4b36      	ldr	r3, [pc, #216]	; (800b15c <UART_SetConfig+0x2d4>)
 800b084:	fba3 2302 	umull	r2, r3, r3, r2
 800b088:	095b      	lsrs	r3, r3, #5
 800b08a:	005b      	lsls	r3, r3, #1
 800b08c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b090:	441c      	add	r4, r3
 800b092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b096:	2200      	movs	r2, #0
 800b098:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b09c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b0a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b0a4:	4642      	mov	r2, r8
 800b0a6:	464b      	mov	r3, r9
 800b0a8:	1891      	adds	r1, r2, r2
 800b0aa:	63b9      	str	r1, [r7, #56]	; 0x38
 800b0ac:	415b      	adcs	r3, r3
 800b0ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b0b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b0b4:	4641      	mov	r1, r8
 800b0b6:	1851      	adds	r1, r2, r1
 800b0b8:	6339      	str	r1, [r7, #48]	; 0x30
 800b0ba:	4649      	mov	r1, r9
 800b0bc:	414b      	adcs	r3, r1
 800b0be:	637b      	str	r3, [r7, #52]	; 0x34
 800b0c0:	f04f 0200 	mov.w	r2, #0
 800b0c4:	f04f 0300 	mov.w	r3, #0
 800b0c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b0cc:	4659      	mov	r1, fp
 800b0ce:	00cb      	lsls	r3, r1, #3
 800b0d0:	4651      	mov	r1, sl
 800b0d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b0d6:	4651      	mov	r1, sl
 800b0d8:	00ca      	lsls	r2, r1, #3
 800b0da:	4610      	mov	r0, r2
 800b0dc:	4619      	mov	r1, r3
 800b0de:	4603      	mov	r3, r0
 800b0e0:	4642      	mov	r2, r8
 800b0e2:	189b      	adds	r3, r3, r2
 800b0e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b0e8:	464b      	mov	r3, r9
 800b0ea:	460a      	mov	r2, r1
 800b0ec:	eb42 0303 	adc.w	r3, r2, r3
 800b0f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b0f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b100:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b104:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b108:	460b      	mov	r3, r1
 800b10a:	18db      	adds	r3, r3, r3
 800b10c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b10e:	4613      	mov	r3, r2
 800b110:	eb42 0303 	adc.w	r3, r2, r3
 800b114:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b116:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b11a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b11e:	f7f5 fd3f 	bl	8000ba0 <__aeabi_uldivmod>
 800b122:	4602      	mov	r2, r0
 800b124:	460b      	mov	r3, r1
 800b126:	4b0d      	ldr	r3, [pc, #52]	; (800b15c <UART_SetConfig+0x2d4>)
 800b128:	fba3 1302 	umull	r1, r3, r3, r2
 800b12c:	095b      	lsrs	r3, r3, #5
 800b12e:	2164      	movs	r1, #100	; 0x64
 800b130:	fb01 f303 	mul.w	r3, r1, r3
 800b134:	1ad3      	subs	r3, r2, r3
 800b136:	00db      	lsls	r3, r3, #3
 800b138:	3332      	adds	r3, #50	; 0x32
 800b13a:	4a08      	ldr	r2, [pc, #32]	; (800b15c <UART_SetConfig+0x2d4>)
 800b13c:	fba2 2303 	umull	r2, r3, r2, r3
 800b140:	095b      	lsrs	r3, r3, #5
 800b142:	f003 0207 	and.w	r2, r3, #7
 800b146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	4422      	add	r2, r4
 800b14e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b150:	e105      	b.n	800b35e <UART_SetConfig+0x4d6>
 800b152:	bf00      	nop
 800b154:	40011000 	.word	0x40011000
 800b158:	40011400 	.word	0x40011400
 800b15c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b160:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b164:	2200      	movs	r2, #0
 800b166:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b16a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b16e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b172:	4642      	mov	r2, r8
 800b174:	464b      	mov	r3, r9
 800b176:	1891      	adds	r1, r2, r2
 800b178:	6239      	str	r1, [r7, #32]
 800b17a:	415b      	adcs	r3, r3
 800b17c:	627b      	str	r3, [r7, #36]	; 0x24
 800b17e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b182:	4641      	mov	r1, r8
 800b184:	1854      	adds	r4, r2, r1
 800b186:	4649      	mov	r1, r9
 800b188:	eb43 0501 	adc.w	r5, r3, r1
 800b18c:	f04f 0200 	mov.w	r2, #0
 800b190:	f04f 0300 	mov.w	r3, #0
 800b194:	00eb      	lsls	r3, r5, #3
 800b196:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b19a:	00e2      	lsls	r2, r4, #3
 800b19c:	4614      	mov	r4, r2
 800b19e:	461d      	mov	r5, r3
 800b1a0:	4643      	mov	r3, r8
 800b1a2:	18e3      	adds	r3, r4, r3
 800b1a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b1a8:	464b      	mov	r3, r9
 800b1aa:	eb45 0303 	adc.w	r3, r5, r3
 800b1ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b1b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b1be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b1c2:	f04f 0200 	mov.w	r2, #0
 800b1c6:	f04f 0300 	mov.w	r3, #0
 800b1ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b1ce:	4629      	mov	r1, r5
 800b1d0:	008b      	lsls	r3, r1, #2
 800b1d2:	4621      	mov	r1, r4
 800b1d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b1d8:	4621      	mov	r1, r4
 800b1da:	008a      	lsls	r2, r1, #2
 800b1dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b1e0:	f7f5 fcde 	bl	8000ba0 <__aeabi_uldivmod>
 800b1e4:	4602      	mov	r2, r0
 800b1e6:	460b      	mov	r3, r1
 800b1e8:	4b60      	ldr	r3, [pc, #384]	; (800b36c <UART_SetConfig+0x4e4>)
 800b1ea:	fba3 2302 	umull	r2, r3, r3, r2
 800b1ee:	095b      	lsrs	r3, r3, #5
 800b1f0:	011c      	lsls	r4, r3, #4
 800b1f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b1fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b200:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b204:	4642      	mov	r2, r8
 800b206:	464b      	mov	r3, r9
 800b208:	1891      	adds	r1, r2, r2
 800b20a:	61b9      	str	r1, [r7, #24]
 800b20c:	415b      	adcs	r3, r3
 800b20e:	61fb      	str	r3, [r7, #28]
 800b210:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b214:	4641      	mov	r1, r8
 800b216:	1851      	adds	r1, r2, r1
 800b218:	6139      	str	r1, [r7, #16]
 800b21a:	4649      	mov	r1, r9
 800b21c:	414b      	adcs	r3, r1
 800b21e:	617b      	str	r3, [r7, #20]
 800b220:	f04f 0200 	mov.w	r2, #0
 800b224:	f04f 0300 	mov.w	r3, #0
 800b228:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b22c:	4659      	mov	r1, fp
 800b22e:	00cb      	lsls	r3, r1, #3
 800b230:	4651      	mov	r1, sl
 800b232:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b236:	4651      	mov	r1, sl
 800b238:	00ca      	lsls	r2, r1, #3
 800b23a:	4610      	mov	r0, r2
 800b23c:	4619      	mov	r1, r3
 800b23e:	4603      	mov	r3, r0
 800b240:	4642      	mov	r2, r8
 800b242:	189b      	adds	r3, r3, r2
 800b244:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b248:	464b      	mov	r3, r9
 800b24a:	460a      	mov	r2, r1
 800b24c:	eb42 0303 	adc.w	r3, r2, r3
 800b250:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b258:	685b      	ldr	r3, [r3, #4]
 800b25a:	2200      	movs	r2, #0
 800b25c:	67bb      	str	r3, [r7, #120]	; 0x78
 800b25e:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b260:	f04f 0200 	mov.w	r2, #0
 800b264:	f04f 0300 	mov.w	r3, #0
 800b268:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b26c:	4649      	mov	r1, r9
 800b26e:	008b      	lsls	r3, r1, #2
 800b270:	4641      	mov	r1, r8
 800b272:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b276:	4641      	mov	r1, r8
 800b278:	008a      	lsls	r2, r1, #2
 800b27a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b27e:	f7f5 fc8f 	bl	8000ba0 <__aeabi_uldivmod>
 800b282:	4602      	mov	r2, r0
 800b284:	460b      	mov	r3, r1
 800b286:	4b39      	ldr	r3, [pc, #228]	; (800b36c <UART_SetConfig+0x4e4>)
 800b288:	fba3 1302 	umull	r1, r3, r3, r2
 800b28c:	095b      	lsrs	r3, r3, #5
 800b28e:	2164      	movs	r1, #100	; 0x64
 800b290:	fb01 f303 	mul.w	r3, r1, r3
 800b294:	1ad3      	subs	r3, r2, r3
 800b296:	011b      	lsls	r3, r3, #4
 800b298:	3332      	adds	r3, #50	; 0x32
 800b29a:	4a34      	ldr	r2, [pc, #208]	; (800b36c <UART_SetConfig+0x4e4>)
 800b29c:	fba2 2303 	umull	r2, r3, r2, r3
 800b2a0:	095b      	lsrs	r3, r3, #5
 800b2a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b2a6:	441c      	add	r4, r3
 800b2a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	673b      	str	r3, [r7, #112]	; 0x70
 800b2b0:	677a      	str	r2, [r7, #116]	; 0x74
 800b2b2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b2b6:	4642      	mov	r2, r8
 800b2b8:	464b      	mov	r3, r9
 800b2ba:	1891      	adds	r1, r2, r2
 800b2bc:	60b9      	str	r1, [r7, #8]
 800b2be:	415b      	adcs	r3, r3
 800b2c0:	60fb      	str	r3, [r7, #12]
 800b2c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b2c6:	4641      	mov	r1, r8
 800b2c8:	1851      	adds	r1, r2, r1
 800b2ca:	6039      	str	r1, [r7, #0]
 800b2cc:	4649      	mov	r1, r9
 800b2ce:	414b      	adcs	r3, r1
 800b2d0:	607b      	str	r3, [r7, #4]
 800b2d2:	f04f 0200 	mov.w	r2, #0
 800b2d6:	f04f 0300 	mov.w	r3, #0
 800b2da:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b2de:	4659      	mov	r1, fp
 800b2e0:	00cb      	lsls	r3, r1, #3
 800b2e2:	4651      	mov	r1, sl
 800b2e4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b2e8:	4651      	mov	r1, sl
 800b2ea:	00ca      	lsls	r2, r1, #3
 800b2ec:	4610      	mov	r0, r2
 800b2ee:	4619      	mov	r1, r3
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	4642      	mov	r2, r8
 800b2f4:	189b      	adds	r3, r3, r2
 800b2f6:	66bb      	str	r3, [r7, #104]	; 0x68
 800b2f8:	464b      	mov	r3, r9
 800b2fa:	460a      	mov	r2, r1
 800b2fc:	eb42 0303 	adc.w	r3, r2, r3
 800b300:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b306:	685b      	ldr	r3, [r3, #4]
 800b308:	2200      	movs	r2, #0
 800b30a:	663b      	str	r3, [r7, #96]	; 0x60
 800b30c:	667a      	str	r2, [r7, #100]	; 0x64
 800b30e:	f04f 0200 	mov.w	r2, #0
 800b312:	f04f 0300 	mov.w	r3, #0
 800b316:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b31a:	4649      	mov	r1, r9
 800b31c:	008b      	lsls	r3, r1, #2
 800b31e:	4641      	mov	r1, r8
 800b320:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b324:	4641      	mov	r1, r8
 800b326:	008a      	lsls	r2, r1, #2
 800b328:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b32c:	f7f5 fc38 	bl	8000ba0 <__aeabi_uldivmod>
 800b330:	4602      	mov	r2, r0
 800b332:	460b      	mov	r3, r1
 800b334:	4b0d      	ldr	r3, [pc, #52]	; (800b36c <UART_SetConfig+0x4e4>)
 800b336:	fba3 1302 	umull	r1, r3, r3, r2
 800b33a:	095b      	lsrs	r3, r3, #5
 800b33c:	2164      	movs	r1, #100	; 0x64
 800b33e:	fb01 f303 	mul.w	r3, r1, r3
 800b342:	1ad3      	subs	r3, r2, r3
 800b344:	011b      	lsls	r3, r3, #4
 800b346:	3332      	adds	r3, #50	; 0x32
 800b348:	4a08      	ldr	r2, [pc, #32]	; (800b36c <UART_SetConfig+0x4e4>)
 800b34a:	fba2 2303 	umull	r2, r3, r2, r3
 800b34e:	095b      	lsrs	r3, r3, #5
 800b350:	f003 020f 	and.w	r2, r3, #15
 800b354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	4422      	add	r2, r4
 800b35c:	609a      	str	r2, [r3, #8]
}
 800b35e:	bf00      	nop
 800b360:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b364:	46bd      	mov	sp, r7
 800b366:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b36a:	bf00      	nop
 800b36c:	51eb851f 	.word	0x51eb851f

0800b370 <calloc>:
 800b370:	4b02      	ldr	r3, [pc, #8]	; (800b37c <calloc+0xc>)
 800b372:	460a      	mov	r2, r1
 800b374:	4601      	mov	r1, r0
 800b376:	6818      	ldr	r0, [r3, #0]
 800b378:	f000 b852 	b.w	800b420 <_calloc_r>
 800b37c:	200003bc 	.word	0x200003bc

0800b380 <__errno>:
 800b380:	4b01      	ldr	r3, [pc, #4]	; (800b388 <__errno+0x8>)
 800b382:	6818      	ldr	r0, [r3, #0]
 800b384:	4770      	bx	lr
 800b386:	bf00      	nop
 800b388:	200003bc 	.word	0x200003bc

0800b38c <__libc_init_array>:
 800b38c:	b570      	push	{r4, r5, r6, lr}
 800b38e:	4d0d      	ldr	r5, [pc, #52]	; (800b3c4 <__libc_init_array+0x38>)
 800b390:	4c0d      	ldr	r4, [pc, #52]	; (800b3c8 <__libc_init_array+0x3c>)
 800b392:	1b64      	subs	r4, r4, r5
 800b394:	10a4      	asrs	r4, r4, #2
 800b396:	2600      	movs	r6, #0
 800b398:	42a6      	cmp	r6, r4
 800b39a:	d109      	bne.n	800b3b0 <__libc_init_array+0x24>
 800b39c:	4d0b      	ldr	r5, [pc, #44]	; (800b3cc <__libc_init_array+0x40>)
 800b39e:	4c0c      	ldr	r4, [pc, #48]	; (800b3d0 <__libc_init_array+0x44>)
 800b3a0:	f002 fb48 	bl	800da34 <_init>
 800b3a4:	1b64      	subs	r4, r4, r5
 800b3a6:	10a4      	asrs	r4, r4, #2
 800b3a8:	2600      	movs	r6, #0
 800b3aa:	42a6      	cmp	r6, r4
 800b3ac:	d105      	bne.n	800b3ba <__libc_init_array+0x2e>
 800b3ae:	bd70      	pop	{r4, r5, r6, pc}
 800b3b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3b4:	4798      	blx	r3
 800b3b6:	3601      	adds	r6, #1
 800b3b8:	e7ee      	b.n	800b398 <__libc_init_array+0xc>
 800b3ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3be:	4798      	blx	r3
 800b3c0:	3601      	adds	r6, #1
 800b3c2:	e7f2      	b.n	800b3aa <__libc_init_array+0x1e>
 800b3c4:	0800dc88 	.word	0x0800dc88
 800b3c8:	0800dc88 	.word	0x0800dc88
 800b3cc:	0800dc88 	.word	0x0800dc88
 800b3d0:	0800dc8c 	.word	0x0800dc8c

0800b3d4 <malloc>:
 800b3d4:	4b02      	ldr	r3, [pc, #8]	; (800b3e0 <malloc+0xc>)
 800b3d6:	4601      	mov	r1, r0
 800b3d8:	6818      	ldr	r0, [r3, #0]
 800b3da:	f000 b8a3 	b.w	800b524 <_malloc_r>
 800b3de:	bf00      	nop
 800b3e0:	200003bc 	.word	0x200003bc

0800b3e4 <free>:
 800b3e4:	4b02      	ldr	r3, [pc, #8]	; (800b3f0 <free+0xc>)
 800b3e6:	4601      	mov	r1, r0
 800b3e8:	6818      	ldr	r0, [r3, #0]
 800b3ea:	f000 b82f 	b.w	800b44c <_free_r>
 800b3ee:	bf00      	nop
 800b3f0:	200003bc 	.word	0x200003bc

0800b3f4 <memcpy>:
 800b3f4:	440a      	add	r2, r1
 800b3f6:	4291      	cmp	r1, r2
 800b3f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b3fc:	d100      	bne.n	800b400 <memcpy+0xc>
 800b3fe:	4770      	bx	lr
 800b400:	b510      	push	{r4, lr}
 800b402:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b406:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b40a:	4291      	cmp	r1, r2
 800b40c:	d1f9      	bne.n	800b402 <memcpy+0xe>
 800b40e:	bd10      	pop	{r4, pc}

0800b410 <memset>:
 800b410:	4402      	add	r2, r0
 800b412:	4603      	mov	r3, r0
 800b414:	4293      	cmp	r3, r2
 800b416:	d100      	bne.n	800b41a <memset+0xa>
 800b418:	4770      	bx	lr
 800b41a:	f803 1b01 	strb.w	r1, [r3], #1
 800b41e:	e7f9      	b.n	800b414 <memset+0x4>

0800b420 <_calloc_r>:
 800b420:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b422:	fba1 2402 	umull	r2, r4, r1, r2
 800b426:	b94c      	cbnz	r4, 800b43c <_calloc_r+0x1c>
 800b428:	4611      	mov	r1, r2
 800b42a:	9201      	str	r2, [sp, #4]
 800b42c:	f000 f87a 	bl	800b524 <_malloc_r>
 800b430:	9a01      	ldr	r2, [sp, #4]
 800b432:	4605      	mov	r5, r0
 800b434:	b930      	cbnz	r0, 800b444 <_calloc_r+0x24>
 800b436:	4628      	mov	r0, r5
 800b438:	b003      	add	sp, #12
 800b43a:	bd30      	pop	{r4, r5, pc}
 800b43c:	220c      	movs	r2, #12
 800b43e:	6002      	str	r2, [r0, #0]
 800b440:	2500      	movs	r5, #0
 800b442:	e7f8      	b.n	800b436 <_calloc_r+0x16>
 800b444:	4621      	mov	r1, r4
 800b446:	f7ff ffe3 	bl	800b410 <memset>
 800b44a:	e7f4      	b.n	800b436 <_calloc_r+0x16>

0800b44c <_free_r>:
 800b44c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b44e:	2900      	cmp	r1, #0
 800b450:	d044      	beq.n	800b4dc <_free_r+0x90>
 800b452:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b456:	9001      	str	r0, [sp, #4]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	f1a1 0404 	sub.w	r4, r1, #4
 800b45e:	bfb8      	it	lt
 800b460:	18e4      	addlt	r4, r4, r3
 800b462:	f000 f8e3 	bl	800b62c <__malloc_lock>
 800b466:	4a1e      	ldr	r2, [pc, #120]	; (800b4e0 <_free_r+0x94>)
 800b468:	9801      	ldr	r0, [sp, #4]
 800b46a:	6813      	ldr	r3, [r2, #0]
 800b46c:	b933      	cbnz	r3, 800b47c <_free_r+0x30>
 800b46e:	6063      	str	r3, [r4, #4]
 800b470:	6014      	str	r4, [r2, #0]
 800b472:	b003      	add	sp, #12
 800b474:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b478:	f000 b8de 	b.w	800b638 <__malloc_unlock>
 800b47c:	42a3      	cmp	r3, r4
 800b47e:	d908      	bls.n	800b492 <_free_r+0x46>
 800b480:	6825      	ldr	r5, [r4, #0]
 800b482:	1961      	adds	r1, r4, r5
 800b484:	428b      	cmp	r3, r1
 800b486:	bf01      	itttt	eq
 800b488:	6819      	ldreq	r1, [r3, #0]
 800b48a:	685b      	ldreq	r3, [r3, #4]
 800b48c:	1949      	addeq	r1, r1, r5
 800b48e:	6021      	streq	r1, [r4, #0]
 800b490:	e7ed      	b.n	800b46e <_free_r+0x22>
 800b492:	461a      	mov	r2, r3
 800b494:	685b      	ldr	r3, [r3, #4]
 800b496:	b10b      	cbz	r3, 800b49c <_free_r+0x50>
 800b498:	42a3      	cmp	r3, r4
 800b49a:	d9fa      	bls.n	800b492 <_free_r+0x46>
 800b49c:	6811      	ldr	r1, [r2, #0]
 800b49e:	1855      	adds	r5, r2, r1
 800b4a0:	42a5      	cmp	r5, r4
 800b4a2:	d10b      	bne.n	800b4bc <_free_r+0x70>
 800b4a4:	6824      	ldr	r4, [r4, #0]
 800b4a6:	4421      	add	r1, r4
 800b4a8:	1854      	adds	r4, r2, r1
 800b4aa:	42a3      	cmp	r3, r4
 800b4ac:	6011      	str	r1, [r2, #0]
 800b4ae:	d1e0      	bne.n	800b472 <_free_r+0x26>
 800b4b0:	681c      	ldr	r4, [r3, #0]
 800b4b2:	685b      	ldr	r3, [r3, #4]
 800b4b4:	6053      	str	r3, [r2, #4]
 800b4b6:	4421      	add	r1, r4
 800b4b8:	6011      	str	r1, [r2, #0]
 800b4ba:	e7da      	b.n	800b472 <_free_r+0x26>
 800b4bc:	d902      	bls.n	800b4c4 <_free_r+0x78>
 800b4be:	230c      	movs	r3, #12
 800b4c0:	6003      	str	r3, [r0, #0]
 800b4c2:	e7d6      	b.n	800b472 <_free_r+0x26>
 800b4c4:	6825      	ldr	r5, [r4, #0]
 800b4c6:	1961      	adds	r1, r4, r5
 800b4c8:	428b      	cmp	r3, r1
 800b4ca:	bf04      	itt	eq
 800b4cc:	6819      	ldreq	r1, [r3, #0]
 800b4ce:	685b      	ldreq	r3, [r3, #4]
 800b4d0:	6063      	str	r3, [r4, #4]
 800b4d2:	bf04      	itt	eq
 800b4d4:	1949      	addeq	r1, r1, r5
 800b4d6:	6021      	streq	r1, [r4, #0]
 800b4d8:	6054      	str	r4, [r2, #4]
 800b4da:	e7ca      	b.n	800b472 <_free_r+0x26>
 800b4dc:	b003      	add	sp, #12
 800b4de:	bd30      	pop	{r4, r5, pc}
 800b4e0:	2000138c 	.word	0x2000138c

0800b4e4 <sbrk_aligned>:
 800b4e4:	b570      	push	{r4, r5, r6, lr}
 800b4e6:	4e0e      	ldr	r6, [pc, #56]	; (800b520 <sbrk_aligned+0x3c>)
 800b4e8:	460c      	mov	r4, r1
 800b4ea:	6831      	ldr	r1, [r6, #0]
 800b4ec:	4605      	mov	r5, r0
 800b4ee:	b911      	cbnz	r1, 800b4f6 <sbrk_aligned+0x12>
 800b4f0:	f000 f88c 	bl	800b60c <_sbrk_r>
 800b4f4:	6030      	str	r0, [r6, #0]
 800b4f6:	4621      	mov	r1, r4
 800b4f8:	4628      	mov	r0, r5
 800b4fa:	f000 f887 	bl	800b60c <_sbrk_r>
 800b4fe:	1c43      	adds	r3, r0, #1
 800b500:	d00a      	beq.n	800b518 <sbrk_aligned+0x34>
 800b502:	1cc4      	adds	r4, r0, #3
 800b504:	f024 0403 	bic.w	r4, r4, #3
 800b508:	42a0      	cmp	r0, r4
 800b50a:	d007      	beq.n	800b51c <sbrk_aligned+0x38>
 800b50c:	1a21      	subs	r1, r4, r0
 800b50e:	4628      	mov	r0, r5
 800b510:	f000 f87c 	bl	800b60c <_sbrk_r>
 800b514:	3001      	adds	r0, #1
 800b516:	d101      	bne.n	800b51c <sbrk_aligned+0x38>
 800b518:	f04f 34ff 	mov.w	r4, #4294967295
 800b51c:	4620      	mov	r0, r4
 800b51e:	bd70      	pop	{r4, r5, r6, pc}
 800b520:	20001390 	.word	0x20001390

0800b524 <_malloc_r>:
 800b524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b528:	1ccd      	adds	r5, r1, #3
 800b52a:	f025 0503 	bic.w	r5, r5, #3
 800b52e:	3508      	adds	r5, #8
 800b530:	2d0c      	cmp	r5, #12
 800b532:	bf38      	it	cc
 800b534:	250c      	movcc	r5, #12
 800b536:	2d00      	cmp	r5, #0
 800b538:	4607      	mov	r7, r0
 800b53a:	db01      	blt.n	800b540 <_malloc_r+0x1c>
 800b53c:	42a9      	cmp	r1, r5
 800b53e:	d905      	bls.n	800b54c <_malloc_r+0x28>
 800b540:	230c      	movs	r3, #12
 800b542:	603b      	str	r3, [r7, #0]
 800b544:	2600      	movs	r6, #0
 800b546:	4630      	mov	r0, r6
 800b548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b54c:	4e2e      	ldr	r6, [pc, #184]	; (800b608 <_malloc_r+0xe4>)
 800b54e:	f000 f86d 	bl	800b62c <__malloc_lock>
 800b552:	6833      	ldr	r3, [r6, #0]
 800b554:	461c      	mov	r4, r3
 800b556:	bb34      	cbnz	r4, 800b5a6 <_malloc_r+0x82>
 800b558:	4629      	mov	r1, r5
 800b55a:	4638      	mov	r0, r7
 800b55c:	f7ff ffc2 	bl	800b4e4 <sbrk_aligned>
 800b560:	1c43      	adds	r3, r0, #1
 800b562:	4604      	mov	r4, r0
 800b564:	d14d      	bne.n	800b602 <_malloc_r+0xde>
 800b566:	6834      	ldr	r4, [r6, #0]
 800b568:	4626      	mov	r6, r4
 800b56a:	2e00      	cmp	r6, #0
 800b56c:	d140      	bne.n	800b5f0 <_malloc_r+0xcc>
 800b56e:	6823      	ldr	r3, [r4, #0]
 800b570:	4631      	mov	r1, r6
 800b572:	4638      	mov	r0, r7
 800b574:	eb04 0803 	add.w	r8, r4, r3
 800b578:	f000 f848 	bl	800b60c <_sbrk_r>
 800b57c:	4580      	cmp	r8, r0
 800b57e:	d13a      	bne.n	800b5f6 <_malloc_r+0xd2>
 800b580:	6821      	ldr	r1, [r4, #0]
 800b582:	3503      	adds	r5, #3
 800b584:	1a6d      	subs	r5, r5, r1
 800b586:	f025 0503 	bic.w	r5, r5, #3
 800b58a:	3508      	adds	r5, #8
 800b58c:	2d0c      	cmp	r5, #12
 800b58e:	bf38      	it	cc
 800b590:	250c      	movcc	r5, #12
 800b592:	4629      	mov	r1, r5
 800b594:	4638      	mov	r0, r7
 800b596:	f7ff ffa5 	bl	800b4e4 <sbrk_aligned>
 800b59a:	3001      	adds	r0, #1
 800b59c:	d02b      	beq.n	800b5f6 <_malloc_r+0xd2>
 800b59e:	6823      	ldr	r3, [r4, #0]
 800b5a0:	442b      	add	r3, r5
 800b5a2:	6023      	str	r3, [r4, #0]
 800b5a4:	e00e      	b.n	800b5c4 <_malloc_r+0xa0>
 800b5a6:	6822      	ldr	r2, [r4, #0]
 800b5a8:	1b52      	subs	r2, r2, r5
 800b5aa:	d41e      	bmi.n	800b5ea <_malloc_r+0xc6>
 800b5ac:	2a0b      	cmp	r2, #11
 800b5ae:	d916      	bls.n	800b5de <_malloc_r+0xba>
 800b5b0:	1961      	adds	r1, r4, r5
 800b5b2:	42a3      	cmp	r3, r4
 800b5b4:	6025      	str	r5, [r4, #0]
 800b5b6:	bf18      	it	ne
 800b5b8:	6059      	strne	r1, [r3, #4]
 800b5ba:	6863      	ldr	r3, [r4, #4]
 800b5bc:	bf08      	it	eq
 800b5be:	6031      	streq	r1, [r6, #0]
 800b5c0:	5162      	str	r2, [r4, r5]
 800b5c2:	604b      	str	r3, [r1, #4]
 800b5c4:	4638      	mov	r0, r7
 800b5c6:	f104 060b 	add.w	r6, r4, #11
 800b5ca:	f000 f835 	bl	800b638 <__malloc_unlock>
 800b5ce:	f026 0607 	bic.w	r6, r6, #7
 800b5d2:	1d23      	adds	r3, r4, #4
 800b5d4:	1af2      	subs	r2, r6, r3
 800b5d6:	d0b6      	beq.n	800b546 <_malloc_r+0x22>
 800b5d8:	1b9b      	subs	r3, r3, r6
 800b5da:	50a3      	str	r3, [r4, r2]
 800b5dc:	e7b3      	b.n	800b546 <_malloc_r+0x22>
 800b5de:	6862      	ldr	r2, [r4, #4]
 800b5e0:	42a3      	cmp	r3, r4
 800b5e2:	bf0c      	ite	eq
 800b5e4:	6032      	streq	r2, [r6, #0]
 800b5e6:	605a      	strne	r2, [r3, #4]
 800b5e8:	e7ec      	b.n	800b5c4 <_malloc_r+0xa0>
 800b5ea:	4623      	mov	r3, r4
 800b5ec:	6864      	ldr	r4, [r4, #4]
 800b5ee:	e7b2      	b.n	800b556 <_malloc_r+0x32>
 800b5f0:	4634      	mov	r4, r6
 800b5f2:	6876      	ldr	r6, [r6, #4]
 800b5f4:	e7b9      	b.n	800b56a <_malloc_r+0x46>
 800b5f6:	230c      	movs	r3, #12
 800b5f8:	603b      	str	r3, [r7, #0]
 800b5fa:	4638      	mov	r0, r7
 800b5fc:	f000 f81c 	bl	800b638 <__malloc_unlock>
 800b600:	e7a1      	b.n	800b546 <_malloc_r+0x22>
 800b602:	6025      	str	r5, [r4, #0]
 800b604:	e7de      	b.n	800b5c4 <_malloc_r+0xa0>
 800b606:	bf00      	nop
 800b608:	2000138c 	.word	0x2000138c

0800b60c <_sbrk_r>:
 800b60c:	b538      	push	{r3, r4, r5, lr}
 800b60e:	4d06      	ldr	r5, [pc, #24]	; (800b628 <_sbrk_r+0x1c>)
 800b610:	2300      	movs	r3, #0
 800b612:	4604      	mov	r4, r0
 800b614:	4608      	mov	r0, r1
 800b616:	602b      	str	r3, [r5, #0]
 800b618:	f7f9 fefc 	bl	8005414 <_sbrk>
 800b61c:	1c43      	adds	r3, r0, #1
 800b61e:	d102      	bne.n	800b626 <_sbrk_r+0x1a>
 800b620:	682b      	ldr	r3, [r5, #0]
 800b622:	b103      	cbz	r3, 800b626 <_sbrk_r+0x1a>
 800b624:	6023      	str	r3, [r4, #0]
 800b626:	bd38      	pop	{r3, r4, r5, pc}
 800b628:	20001394 	.word	0x20001394

0800b62c <__malloc_lock>:
 800b62c:	4801      	ldr	r0, [pc, #4]	; (800b634 <__malloc_lock+0x8>)
 800b62e:	f000 b809 	b.w	800b644 <__retarget_lock_acquire_recursive>
 800b632:	bf00      	nop
 800b634:	20001398 	.word	0x20001398

0800b638 <__malloc_unlock>:
 800b638:	4801      	ldr	r0, [pc, #4]	; (800b640 <__malloc_unlock+0x8>)
 800b63a:	f000 b804 	b.w	800b646 <__retarget_lock_release_recursive>
 800b63e:	bf00      	nop
 800b640:	20001398 	.word	0x20001398

0800b644 <__retarget_lock_acquire_recursive>:
 800b644:	4770      	bx	lr

0800b646 <__retarget_lock_release_recursive>:
 800b646:	4770      	bx	lr

0800b648 <cos>:
 800b648:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b64a:	ec53 2b10 	vmov	r2, r3, d0
 800b64e:	4826      	ldr	r0, [pc, #152]	; (800b6e8 <cos+0xa0>)
 800b650:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b654:	4281      	cmp	r1, r0
 800b656:	dc06      	bgt.n	800b666 <cos+0x1e>
 800b658:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800b6e0 <cos+0x98>
 800b65c:	b005      	add	sp, #20
 800b65e:	f85d eb04 	ldr.w	lr, [sp], #4
 800b662:	f001 bc3d 	b.w	800cee0 <__kernel_cos>
 800b666:	4821      	ldr	r0, [pc, #132]	; (800b6ec <cos+0xa4>)
 800b668:	4281      	cmp	r1, r0
 800b66a:	dd09      	ble.n	800b680 <cos+0x38>
 800b66c:	ee10 0a10 	vmov	r0, s0
 800b670:	4619      	mov	r1, r3
 800b672:	f7f4 fdb5 	bl	80001e0 <__aeabi_dsub>
 800b676:	ec41 0b10 	vmov	d0, r0, r1
 800b67a:	b005      	add	sp, #20
 800b67c:	f85d fb04 	ldr.w	pc, [sp], #4
 800b680:	4668      	mov	r0, sp
 800b682:	f001 f96d 	bl	800c960 <__ieee754_rem_pio2>
 800b686:	f000 0003 	and.w	r0, r0, #3
 800b68a:	2801      	cmp	r0, #1
 800b68c:	d00b      	beq.n	800b6a6 <cos+0x5e>
 800b68e:	2802      	cmp	r0, #2
 800b690:	d016      	beq.n	800b6c0 <cos+0x78>
 800b692:	b9e0      	cbnz	r0, 800b6ce <cos+0x86>
 800b694:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b698:	ed9d 0b00 	vldr	d0, [sp]
 800b69c:	f001 fc20 	bl	800cee0 <__kernel_cos>
 800b6a0:	ec51 0b10 	vmov	r0, r1, d0
 800b6a4:	e7e7      	b.n	800b676 <cos+0x2e>
 800b6a6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b6aa:	ed9d 0b00 	vldr	d0, [sp]
 800b6ae:	f002 f82f 	bl	800d710 <__kernel_sin>
 800b6b2:	ec53 2b10 	vmov	r2, r3, d0
 800b6b6:	ee10 0a10 	vmov	r0, s0
 800b6ba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b6be:	e7da      	b.n	800b676 <cos+0x2e>
 800b6c0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b6c4:	ed9d 0b00 	vldr	d0, [sp]
 800b6c8:	f001 fc0a 	bl	800cee0 <__kernel_cos>
 800b6cc:	e7f1      	b.n	800b6b2 <cos+0x6a>
 800b6ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b6d2:	ed9d 0b00 	vldr	d0, [sp]
 800b6d6:	2001      	movs	r0, #1
 800b6d8:	f002 f81a 	bl	800d710 <__kernel_sin>
 800b6dc:	e7e0      	b.n	800b6a0 <cos+0x58>
 800b6de:	bf00      	nop
	...
 800b6e8:	3fe921fb 	.word	0x3fe921fb
 800b6ec:	7fefffff 	.word	0x7fefffff

0800b6f0 <floor>:
 800b6f0:	ec51 0b10 	vmov	r0, r1, d0
 800b6f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6f8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800b6fc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800b700:	2e13      	cmp	r6, #19
 800b702:	ee10 5a10 	vmov	r5, s0
 800b706:	ee10 8a10 	vmov	r8, s0
 800b70a:	460c      	mov	r4, r1
 800b70c:	dc32      	bgt.n	800b774 <floor+0x84>
 800b70e:	2e00      	cmp	r6, #0
 800b710:	da14      	bge.n	800b73c <floor+0x4c>
 800b712:	a333      	add	r3, pc, #204	; (adr r3, 800b7e0 <floor+0xf0>)
 800b714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b718:	f7f4 fd64 	bl	80001e4 <__adddf3>
 800b71c:	2200      	movs	r2, #0
 800b71e:	2300      	movs	r3, #0
 800b720:	f7f5 f9a6 	bl	8000a70 <__aeabi_dcmpgt>
 800b724:	b138      	cbz	r0, 800b736 <floor+0x46>
 800b726:	2c00      	cmp	r4, #0
 800b728:	da57      	bge.n	800b7da <floor+0xea>
 800b72a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800b72e:	431d      	orrs	r5, r3
 800b730:	d001      	beq.n	800b736 <floor+0x46>
 800b732:	4c2d      	ldr	r4, [pc, #180]	; (800b7e8 <floor+0xf8>)
 800b734:	2500      	movs	r5, #0
 800b736:	4621      	mov	r1, r4
 800b738:	4628      	mov	r0, r5
 800b73a:	e025      	b.n	800b788 <floor+0x98>
 800b73c:	4f2b      	ldr	r7, [pc, #172]	; (800b7ec <floor+0xfc>)
 800b73e:	4137      	asrs	r7, r6
 800b740:	ea01 0307 	and.w	r3, r1, r7
 800b744:	4303      	orrs	r3, r0
 800b746:	d01f      	beq.n	800b788 <floor+0x98>
 800b748:	a325      	add	r3, pc, #148	; (adr r3, 800b7e0 <floor+0xf0>)
 800b74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b74e:	f7f4 fd49 	bl	80001e4 <__adddf3>
 800b752:	2200      	movs	r2, #0
 800b754:	2300      	movs	r3, #0
 800b756:	f7f5 f98b 	bl	8000a70 <__aeabi_dcmpgt>
 800b75a:	2800      	cmp	r0, #0
 800b75c:	d0eb      	beq.n	800b736 <floor+0x46>
 800b75e:	2c00      	cmp	r4, #0
 800b760:	bfbe      	ittt	lt
 800b762:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800b766:	fa43 f606 	asrlt.w	r6, r3, r6
 800b76a:	19a4      	addlt	r4, r4, r6
 800b76c:	ea24 0407 	bic.w	r4, r4, r7
 800b770:	2500      	movs	r5, #0
 800b772:	e7e0      	b.n	800b736 <floor+0x46>
 800b774:	2e33      	cmp	r6, #51	; 0x33
 800b776:	dd0b      	ble.n	800b790 <floor+0xa0>
 800b778:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b77c:	d104      	bne.n	800b788 <floor+0x98>
 800b77e:	ee10 2a10 	vmov	r2, s0
 800b782:	460b      	mov	r3, r1
 800b784:	f7f4 fd2e 	bl	80001e4 <__adddf3>
 800b788:	ec41 0b10 	vmov	d0, r0, r1
 800b78c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b790:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800b794:	f04f 33ff 	mov.w	r3, #4294967295
 800b798:	fa23 f707 	lsr.w	r7, r3, r7
 800b79c:	4207      	tst	r7, r0
 800b79e:	d0f3      	beq.n	800b788 <floor+0x98>
 800b7a0:	a30f      	add	r3, pc, #60	; (adr r3, 800b7e0 <floor+0xf0>)
 800b7a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a6:	f7f4 fd1d 	bl	80001e4 <__adddf3>
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	f7f5 f95f 	bl	8000a70 <__aeabi_dcmpgt>
 800b7b2:	2800      	cmp	r0, #0
 800b7b4:	d0bf      	beq.n	800b736 <floor+0x46>
 800b7b6:	2c00      	cmp	r4, #0
 800b7b8:	da02      	bge.n	800b7c0 <floor+0xd0>
 800b7ba:	2e14      	cmp	r6, #20
 800b7bc:	d103      	bne.n	800b7c6 <floor+0xd6>
 800b7be:	3401      	adds	r4, #1
 800b7c0:	ea25 0507 	bic.w	r5, r5, r7
 800b7c4:	e7b7      	b.n	800b736 <floor+0x46>
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800b7cc:	fa03 f606 	lsl.w	r6, r3, r6
 800b7d0:	4435      	add	r5, r6
 800b7d2:	4545      	cmp	r5, r8
 800b7d4:	bf38      	it	cc
 800b7d6:	18e4      	addcc	r4, r4, r3
 800b7d8:	e7f2      	b.n	800b7c0 <floor+0xd0>
 800b7da:	2500      	movs	r5, #0
 800b7dc:	462c      	mov	r4, r5
 800b7de:	e7aa      	b.n	800b736 <floor+0x46>
 800b7e0:	8800759c 	.word	0x8800759c
 800b7e4:	7e37e43c 	.word	0x7e37e43c
 800b7e8:	bff00000 	.word	0xbff00000
 800b7ec:	000fffff 	.word	0x000fffff

0800b7f0 <sin>:
 800b7f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7f2:	ec53 2b10 	vmov	r2, r3, d0
 800b7f6:	4828      	ldr	r0, [pc, #160]	; (800b898 <sin+0xa8>)
 800b7f8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b7fc:	4281      	cmp	r1, r0
 800b7fe:	dc07      	bgt.n	800b810 <sin+0x20>
 800b800:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800b890 <sin+0xa0>
 800b804:	2000      	movs	r0, #0
 800b806:	b005      	add	sp, #20
 800b808:	f85d eb04 	ldr.w	lr, [sp], #4
 800b80c:	f001 bf80 	b.w	800d710 <__kernel_sin>
 800b810:	4822      	ldr	r0, [pc, #136]	; (800b89c <sin+0xac>)
 800b812:	4281      	cmp	r1, r0
 800b814:	dd09      	ble.n	800b82a <sin+0x3a>
 800b816:	ee10 0a10 	vmov	r0, s0
 800b81a:	4619      	mov	r1, r3
 800b81c:	f7f4 fce0 	bl	80001e0 <__aeabi_dsub>
 800b820:	ec41 0b10 	vmov	d0, r0, r1
 800b824:	b005      	add	sp, #20
 800b826:	f85d fb04 	ldr.w	pc, [sp], #4
 800b82a:	4668      	mov	r0, sp
 800b82c:	f001 f898 	bl	800c960 <__ieee754_rem_pio2>
 800b830:	f000 0003 	and.w	r0, r0, #3
 800b834:	2801      	cmp	r0, #1
 800b836:	d00c      	beq.n	800b852 <sin+0x62>
 800b838:	2802      	cmp	r0, #2
 800b83a:	d011      	beq.n	800b860 <sin+0x70>
 800b83c:	b9f0      	cbnz	r0, 800b87c <sin+0x8c>
 800b83e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b842:	ed9d 0b00 	vldr	d0, [sp]
 800b846:	2001      	movs	r0, #1
 800b848:	f001 ff62 	bl	800d710 <__kernel_sin>
 800b84c:	ec51 0b10 	vmov	r0, r1, d0
 800b850:	e7e6      	b.n	800b820 <sin+0x30>
 800b852:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b856:	ed9d 0b00 	vldr	d0, [sp]
 800b85a:	f001 fb41 	bl	800cee0 <__kernel_cos>
 800b85e:	e7f5      	b.n	800b84c <sin+0x5c>
 800b860:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b864:	ed9d 0b00 	vldr	d0, [sp]
 800b868:	2001      	movs	r0, #1
 800b86a:	f001 ff51 	bl	800d710 <__kernel_sin>
 800b86e:	ec53 2b10 	vmov	r2, r3, d0
 800b872:	ee10 0a10 	vmov	r0, s0
 800b876:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b87a:	e7d1      	b.n	800b820 <sin+0x30>
 800b87c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b880:	ed9d 0b00 	vldr	d0, [sp]
 800b884:	f001 fb2c 	bl	800cee0 <__kernel_cos>
 800b888:	e7f1      	b.n	800b86e <sin+0x7e>
 800b88a:	bf00      	nop
 800b88c:	f3af 8000 	nop.w
	...
 800b898:	3fe921fb 	.word	0x3fe921fb
 800b89c:	7fefffff 	.word	0x7fefffff

0800b8a0 <acos>:
 800b8a0:	b538      	push	{r3, r4, r5, lr}
 800b8a2:	ed2d 8b02 	vpush	{d8}
 800b8a6:	ec55 4b10 	vmov	r4, r5, d0
 800b8aa:	f000 f8c9 	bl	800ba40 <__ieee754_acos>
 800b8ae:	4622      	mov	r2, r4
 800b8b0:	462b      	mov	r3, r5
 800b8b2:	4620      	mov	r0, r4
 800b8b4:	4629      	mov	r1, r5
 800b8b6:	eeb0 8a40 	vmov.f32	s16, s0
 800b8ba:	eef0 8a60 	vmov.f32	s17, s1
 800b8be:	f7f5 f8e1 	bl	8000a84 <__aeabi_dcmpun>
 800b8c2:	b9a8      	cbnz	r0, 800b8f0 <acos+0x50>
 800b8c4:	ec45 4b10 	vmov	d0, r4, r5
 800b8c8:	f002 f810 	bl	800d8ec <fabs>
 800b8cc:	4b0c      	ldr	r3, [pc, #48]	; (800b900 <acos+0x60>)
 800b8ce:	ec51 0b10 	vmov	r0, r1, d0
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	f7f5 f8cc 	bl	8000a70 <__aeabi_dcmpgt>
 800b8d8:	b150      	cbz	r0, 800b8f0 <acos+0x50>
 800b8da:	f7ff fd51 	bl	800b380 <__errno>
 800b8de:	ecbd 8b02 	vpop	{d8}
 800b8e2:	2321      	movs	r3, #33	; 0x21
 800b8e4:	6003      	str	r3, [r0, #0]
 800b8e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b8ea:	4806      	ldr	r0, [pc, #24]	; (800b904 <acos+0x64>)
 800b8ec:	f002 b814 	b.w	800d918 <nan>
 800b8f0:	eeb0 0a48 	vmov.f32	s0, s16
 800b8f4:	eef0 0a68 	vmov.f32	s1, s17
 800b8f8:	ecbd 8b02 	vpop	{d8}
 800b8fc:	bd38      	pop	{r3, r4, r5, pc}
 800b8fe:	bf00      	nop
 800b900:	3ff00000 	.word	0x3ff00000
 800b904:	0800da70 	.word	0x0800da70

0800b908 <pow>:
 800b908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b90a:	ed2d 8b02 	vpush	{d8}
 800b90e:	eeb0 8a40 	vmov.f32	s16, s0
 800b912:	eef0 8a60 	vmov.f32	s17, s1
 800b916:	ec55 4b11 	vmov	r4, r5, d1
 800b91a:	f000 faf1 	bl	800bf00 <__ieee754_pow>
 800b91e:	4622      	mov	r2, r4
 800b920:	462b      	mov	r3, r5
 800b922:	4620      	mov	r0, r4
 800b924:	4629      	mov	r1, r5
 800b926:	ec57 6b10 	vmov	r6, r7, d0
 800b92a:	f7f5 f8ab 	bl	8000a84 <__aeabi_dcmpun>
 800b92e:	2800      	cmp	r0, #0
 800b930:	d13b      	bne.n	800b9aa <pow+0xa2>
 800b932:	ec51 0b18 	vmov	r0, r1, d8
 800b936:	2200      	movs	r2, #0
 800b938:	2300      	movs	r3, #0
 800b93a:	f7f5 f871 	bl	8000a20 <__aeabi_dcmpeq>
 800b93e:	b1b8      	cbz	r0, 800b970 <pow+0x68>
 800b940:	2200      	movs	r2, #0
 800b942:	2300      	movs	r3, #0
 800b944:	4620      	mov	r0, r4
 800b946:	4629      	mov	r1, r5
 800b948:	f7f5 f86a 	bl	8000a20 <__aeabi_dcmpeq>
 800b94c:	2800      	cmp	r0, #0
 800b94e:	d146      	bne.n	800b9de <pow+0xd6>
 800b950:	ec45 4b10 	vmov	d0, r4, r5
 800b954:	f001 ffd3 	bl	800d8fe <finite>
 800b958:	b338      	cbz	r0, 800b9aa <pow+0xa2>
 800b95a:	2200      	movs	r2, #0
 800b95c:	2300      	movs	r3, #0
 800b95e:	4620      	mov	r0, r4
 800b960:	4629      	mov	r1, r5
 800b962:	f7f5 f867 	bl	8000a34 <__aeabi_dcmplt>
 800b966:	b300      	cbz	r0, 800b9aa <pow+0xa2>
 800b968:	f7ff fd0a 	bl	800b380 <__errno>
 800b96c:	2322      	movs	r3, #34	; 0x22
 800b96e:	e01b      	b.n	800b9a8 <pow+0xa0>
 800b970:	ec47 6b10 	vmov	d0, r6, r7
 800b974:	f001 ffc3 	bl	800d8fe <finite>
 800b978:	b9e0      	cbnz	r0, 800b9b4 <pow+0xac>
 800b97a:	eeb0 0a48 	vmov.f32	s0, s16
 800b97e:	eef0 0a68 	vmov.f32	s1, s17
 800b982:	f001 ffbc 	bl	800d8fe <finite>
 800b986:	b1a8      	cbz	r0, 800b9b4 <pow+0xac>
 800b988:	ec45 4b10 	vmov	d0, r4, r5
 800b98c:	f001 ffb7 	bl	800d8fe <finite>
 800b990:	b180      	cbz	r0, 800b9b4 <pow+0xac>
 800b992:	4632      	mov	r2, r6
 800b994:	463b      	mov	r3, r7
 800b996:	4630      	mov	r0, r6
 800b998:	4639      	mov	r1, r7
 800b99a:	f7f5 f873 	bl	8000a84 <__aeabi_dcmpun>
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	d0e2      	beq.n	800b968 <pow+0x60>
 800b9a2:	f7ff fced 	bl	800b380 <__errno>
 800b9a6:	2321      	movs	r3, #33	; 0x21
 800b9a8:	6003      	str	r3, [r0, #0]
 800b9aa:	ecbd 8b02 	vpop	{d8}
 800b9ae:	ec47 6b10 	vmov	d0, r6, r7
 800b9b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	4630      	mov	r0, r6
 800b9ba:	4639      	mov	r1, r7
 800b9bc:	f7f5 f830 	bl	8000a20 <__aeabi_dcmpeq>
 800b9c0:	2800      	cmp	r0, #0
 800b9c2:	d0f2      	beq.n	800b9aa <pow+0xa2>
 800b9c4:	eeb0 0a48 	vmov.f32	s0, s16
 800b9c8:	eef0 0a68 	vmov.f32	s1, s17
 800b9cc:	f001 ff97 	bl	800d8fe <finite>
 800b9d0:	2800      	cmp	r0, #0
 800b9d2:	d0ea      	beq.n	800b9aa <pow+0xa2>
 800b9d4:	ec45 4b10 	vmov	d0, r4, r5
 800b9d8:	f001 ff91 	bl	800d8fe <finite>
 800b9dc:	e7c3      	b.n	800b966 <pow+0x5e>
 800b9de:	4f01      	ldr	r7, [pc, #4]	; (800b9e4 <pow+0xdc>)
 800b9e0:	2600      	movs	r6, #0
 800b9e2:	e7e2      	b.n	800b9aa <pow+0xa2>
 800b9e4:	3ff00000 	.word	0x3ff00000

0800b9e8 <sqrt>:
 800b9e8:	b538      	push	{r3, r4, r5, lr}
 800b9ea:	ed2d 8b02 	vpush	{d8}
 800b9ee:	ec55 4b10 	vmov	r4, r5, d0
 800b9f2:	f001 f9c1 	bl	800cd78 <__ieee754_sqrt>
 800b9f6:	4622      	mov	r2, r4
 800b9f8:	462b      	mov	r3, r5
 800b9fa:	4620      	mov	r0, r4
 800b9fc:	4629      	mov	r1, r5
 800b9fe:	eeb0 8a40 	vmov.f32	s16, s0
 800ba02:	eef0 8a60 	vmov.f32	s17, s1
 800ba06:	f7f5 f83d 	bl	8000a84 <__aeabi_dcmpun>
 800ba0a:	b990      	cbnz	r0, 800ba32 <sqrt+0x4a>
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	2300      	movs	r3, #0
 800ba10:	4620      	mov	r0, r4
 800ba12:	4629      	mov	r1, r5
 800ba14:	f7f5 f80e 	bl	8000a34 <__aeabi_dcmplt>
 800ba18:	b158      	cbz	r0, 800ba32 <sqrt+0x4a>
 800ba1a:	f7ff fcb1 	bl	800b380 <__errno>
 800ba1e:	2321      	movs	r3, #33	; 0x21
 800ba20:	6003      	str	r3, [r0, #0]
 800ba22:	2200      	movs	r2, #0
 800ba24:	2300      	movs	r3, #0
 800ba26:	4610      	mov	r0, r2
 800ba28:	4619      	mov	r1, r3
 800ba2a:	f7f4 febb 	bl	80007a4 <__aeabi_ddiv>
 800ba2e:	ec41 0b18 	vmov	d8, r0, r1
 800ba32:	eeb0 0a48 	vmov.f32	s0, s16
 800ba36:	eef0 0a68 	vmov.f32	s1, s17
 800ba3a:	ecbd 8b02 	vpop	{d8}
 800ba3e:	bd38      	pop	{r3, r4, r5, pc}

0800ba40 <__ieee754_acos>:
 800ba40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba44:	ec55 4b10 	vmov	r4, r5, d0
 800ba48:	49b7      	ldr	r1, [pc, #732]	; (800bd28 <__ieee754_acos+0x2e8>)
 800ba4a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ba4e:	428b      	cmp	r3, r1
 800ba50:	dd1b      	ble.n	800ba8a <__ieee754_acos+0x4a>
 800ba52:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800ba56:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800ba5a:	4323      	orrs	r3, r4
 800ba5c:	d106      	bne.n	800ba6c <__ieee754_acos+0x2c>
 800ba5e:	2d00      	cmp	r5, #0
 800ba60:	f300 8211 	bgt.w	800be86 <__ieee754_acos+0x446>
 800ba64:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800bcc0 <__ieee754_acos+0x280>
 800ba68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba6c:	ee10 2a10 	vmov	r2, s0
 800ba70:	462b      	mov	r3, r5
 800ba72:	ee10 0a10 	vmov	r0, s0
 800ba76:	4629      	mov	r1, r5
 800ba78:	f7f4 fbb2 	bl	80001e0 <__aeabi_dsub>
 800ba7c:	4602      	mov	r2, r0
 800ba7e:	460b      	mov	r3, r1
 800ba80:	f7f4 fe90 	bl	80007a4 <__aeabi_ddiv>
 800ba84:	ec41 0b10 	vmov	d0, r0, r1
 800ba88:	e7ee      	b.n	800ba68 <__ieee754_acos+0x28>
 800ba8a:	49a8      	ldr	r1, [pc, #672]	; (800bd2c <__ieee754_acos+0x2ec>)
 800ba8c:	428b      	cmp	r3, r1
 800ba8e:	f300 8087 	bgt.w	800bba0 <__ieee754_acos+0x160>
 800ba92:	4aa7      	ldr	r2, [pc, #668]	; (800bd30 <__ieee754_acos+0x2f0>)
 800ba94:	4293      	cmp	r3, r2
 800ba96:	f340 81f9 	ble.w	800be8c <__ieee754_acos+0x44c>
 800ba9a:	ee10 2a10 	vmov	r2, s0
 800ba9e:	ee10 0a10 	vmov	r0, s0
 800baa2:	462b      	mov	r3, r5
 800baa4:	4629      	mov	r1, r5
 800baa6:	f7f4 fd53 	bl	8000550 <__aeabi_dmul>
 800baaa:	a387      	add	r3, pc, #540	; (adr r3, 800bcc8 <__ieee754_acos+0x288>)
 800baac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab0:	4606      	mov	r6, r0
 800bab2:	460f      	mov	r7, r1
 800bab4:	f7f4 fd4c 	bl	8000550 <__aeabi_dmul>
 800bab8:	a385      	add	r3, pc, #532	; (adr r3, 800bcd0 <__ieee754_acos+0x290>)
 800baba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800babe:	f7f4 fb91 	bl	80001e4 <__adddf3>
 800bac2:	4632      	mov	r2, r6
 800bac4:	463b      	mov	r3, r7
 800bac6:	f7f4 fd43 	bl	8000550 <__aeabi_dmul>
 800baca:	a383      	add	r3, pc, #524	; (adr r3, 800bcd8 <__ieee754_acos+0x298>)
 800bacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad0:	f7f4 fb86 	bl	80001e0 <__aeabi_dsub>
 800bad4:	4632      	mov	r2, r6
 800bad6:	463b      	mov	r3, r7
 800bad8:	f7f4 fd3a 	bl	8000550 <__aeabi_dmul>
 800badc:	a380      	add	r3, pc, #512	; (adr r3, 800bce0 <__ieee754_acos+0x2a0>)
 800bade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae2:	f7f4 fb7f 	bl	80001e4 <__adddf3>
 800bae6:	4632      	mov	r2, r6
 800bae8:	463b      	mov	r3, r7
 800baea:	f7f4 fd31 	bl	8000550 <__aeabi_dmul>
 800baee:	a37e      	add	r3, pc, #504	; (adr r3, 800bce8 <__ieee754_acos+0x2a8>)
 800baf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baf4:	f7f4 fb74 	bl	80001e0 <__aeabi_dsub>
 800baf8:	4632      	mov	r2, r6
 800bafa:	463b      	mov	r3, r7
 800bafc:	f7f4 fd28 	bl	8000550 <__aeabi_dmul>
 800bb00:	a37b      	add	r3, pc, #492	; (adr r3, 800bcf0 <__ieee754_acos+0x2b0>)
 800bb02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb06:	f7f4 fb6d 	bl	80001e4 <__adddf3>
 800bb0a:	4632      	mov	r2, r6
 800bb0c:	463b      	mov	r3, r7
 800bb0e:	f7f4 fd1f 	bl	8000550 <__aeabi_dmul>
 800bb12:	a379      	add	r3, pc, #484	; (adr r3, 800bcf8 <__ieee754_acos+0x2b8>)
 800bb14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb18:	4680      	mov	r8, r0
 800bb1a:	4689      	mov	r9, r1
 800bb1c:	4630      	mov	r0, r6
 800bb1e:	4639      	mov	r1, r7
 800bb20:	f7f4 fd16 	bl	8000550 <__aeabi_dmul>
 800bb24:	a376      	add	r3, pc, #472	; (adr r3, 800bd00 <__ieee754_acos+0x2c0>)
 800bb26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb2a:	f7f4 fb59 	bl	80001e0 <__aeabi_dsub>
 800bb2e:	4632      	mov	r2, r6
 800bb30:	463b      	mov	r3, r7
 800bb32:	f7f4 fd0d 	bl	8000550 <__aeabi_dmul>
 800bb36:	a374      	add	r3, pc, #464	; (adr r3, 800bd08 <__ieee754_acos+0x2c8>)
 800bb38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb3c:	f7f4 fb52 	bl	80001e4 <__adddf3>
 800bb40:	4632      	mov	r2, r6
 800bb42:	463b      	mov	r3, r7
 800bb44:	f7f4 fd04 	bl	8000550 <__aeabi_dmul>
 800bb48:	a371      	add	r3, pc, #452	; (adr r3, 800bd10 <__ieee754_acos+0x2d0>)
 800bb4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb4e:	f7f4 fb47 	bl	80001e0 <__aeabi_dsub>
 800bb52:	4632      	mov	r2, r6
 800bb54:	463b      	mov	r3, r7
 800bb56:	f7f4 fcfb 	bl	8000550 <__aeabi_dmul>
 800bb5a:	4b76      	ldr	r3, [pc, #472]	; (800bd34 <__ieee754_acos+0x2f4>)
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	f7f4 fb41 	bl	80001e4 <__adddf3>
 800bb62:	4602      	mov	r2, r0
 800bb64:	460b      	mov	r3, r1
 800bb66:	4640      	mov	r0, r8
 800bb68:	4649      	mov	r1, r9
 800bb6a:	f7f4 fe1b 	bl	80007a4 <__aeabi_ddiv>
 800bb6e:	4622      	mov	r2, r4
 800bb70:	462b      	mov	r3, r5
 800bb72:	f7f4 fced 	bl	8000550 <__aeabi_dmul>
 800bb76:	4602      	mov	r2, r0
 800bb78:	460b      	mov	r3, r1
 800bb7a:	a167      	add	r1, pc, #412	; (adr r1, 800bd18 <__ieee754_acos+0x2d8>)
 800bb7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb80:	f7f4 fb2e 	bl	80001e0 <__aeabi_dsub>
 800bb84:	4602      	mov	r2, r0
 800bb86:	460b      	mov	r3, r1
 800bb88:	4620      	mov	r0, r4
 800bb8a:	4629      	mov	r1, r5
 800bb8c:	f7f4 fb28 	bl	80001e0 <__aeabi_dsub>
 800bb90:	4602      	mov	r2, r0
 800bb92:	460b      	mov	r3, r1
 800bb94:	a162      	add	r1, pc, #392	; (adr r1, 800bd20 <__ieee754_acos+0x2e0>)
 800bb96:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb9a:	f7f4 fb21 	bl	80001e0 <__aeabi_dsub>
 800bb9e:	e771      	b.n	800ba84 <__ieee754_acos+0x44>
 800bba0:	2d00      	cmp	r5, #0
 800bba2:	f280 80cb 	bge.w	800bd3c <__ieee754_acos+0x2fc>
 800bba6:	ee10 0a10 	vmov	r0, s0
 800bbaa:	4b62      	ldr	r3, [pc, #392]	; (800bd34 <__ieee754_acos+0x2f4>)
 800bbac:	2200      	movs	r2, #0
 800bbae:	4629      	mov	r1, r5
 800bbb0:	f7f4 fb18 	bl	80001e4 <__adddf3>
 800bbb4:	4b60      	ldr	r3, [pc, #384]	; (800bd38 <__ieee754_acos+0x2f8>)
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	f7f4 fcca 	bl	8000550 <__aeabi_dmul>
 800bbbc:	a342      	add	r3, pc, #264	; (adr r3, 800bcc8 <__ieee754_acos+0x288>)
 800bbbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	460d      	mov	r5, r1
 800bbc6:	f7f4 fcc3 	bl	8000550 <__aeabi_dmul>
 800bbca:	a341      	add	r3, pc, #260	; (adr r3, 800bcd0 <__ieee754_acos+0x290>)
 800bbcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd0:	f7f4 fb08 	bl	80001e4 <__adddf3>
 800bbd4:	4622      	mov	r2, r4
 800bbd6:	462b      	mov	r3, r5
 800bbd8:	f7f4 fcba 	bl	8000550 <__aeabi_dmul>
 800bbdc:	a33e      	add	r3, pc, #248	; (adr r3, 800bcd8 <__ieee754_acos+0x298>)
 800bbde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe2:	f7f4 fafd 	bl	80001e0 <__aeabi_dsub>
 800bbe6:	4622      	mov	r2, r4
 800bbe8:	462b      	mov	r3, r5
 800bbea:	f7f4 fcb1 	bl	8000550 <__aeabi_dmul>
 800bbee:	a33c      	add	r3, pc, #240	; (adr r3, 800bce0 <__ieee754_acos+0x2a0>)
 800bbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf4:	f7f4 faf6 	bl	80001e4 <__adddf3>
 800bbf8:	4622      	mov	r2, r4
 800bbfa:	462b      	mov	r3, r5
 800bbfc:	f7f4 fca8 	bl	8000550 <__aeabi_dmul>
 800bc00:	a339      	add	r3, pc, #228	; (adr r3, 800bce8 <__ieee754_acos+0x2a8>)
 800bc02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc06:	f7f4 faeb 	bl	80001e0 <__aeabi_dsub>
 800bc0a:	4622      	mov	r2, r4
 800bc0c:	462b      	mov	r3, r5
 800bc0e:	f7f4 fc9f 	bl	8000550 <__aeabi_dmul>
 800bc12:	a337      	add	r3, pc, #220	; (adr r3, 800bcf0 <__ieee754_acos+0x2b0>)
 800bc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc18:	f7f4 fae4 	bl	80001e4 <__adddf3>
 800bc1c:	4622      	mov	r2, r4
 800bc1e:	462b      	mov	r3, r5
 800bc20:	f7f4 fc96 	bl	8000550 <__aeabi_dmul>
 800bc24:	ec45 4b10 	vmov	d0, r4, r5
 800bc28:	4680      	mov	r8, r0
 800bc2a:	4689      	mov	r9, r1
 800bc2c:	f001 f8a4 	bl	800cd78 <__ieee754_sqrt>
 800bc30:	a331      	add	r3, pc, #196	; (adr r3, 800bcf8 <__ieee754_acos+0x2b8>)
 800bc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc36:	4620      	mov	r0, r4
 800bc38:	4629      	mov	r1, r5
 800bc3a:	ec57 6b10 	vmov	r6, r7, d0
 800bc3e:	f7f4 fc87 	bl	8000550 <__aeabi_dmul>
 800bc42:	a32f      	add	r3, pc, #188	; (adr r3, 800bd00 <__ieee754_acos+0x2c0>)
 800bc44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc48:	f7f4 faca 	bl	80001e0 <__aeabi_dsub>
 800bc4c:	4622      	mov	r2, r4
 800bc4e:	462b      	mov	r3, r5
 800bc50:	f7f4 fc7e 	bl	8000550 <__aeabi_dmul>
 800bc54:	a32c      	add	r3, pc, #176	; (adr r3, 800bd08 <__ieee754_acos+0x2c8>)
 800bc56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5a:	f7f4 fac3 	bl	80001e4 <__adddf3>
 800bc5e:	4622      	mov	r2, r4
 800bc60:	462b      	mov	r3, r5
 800bc62:	f7f4 fc75 	bl	8000550 <__aeabi_dmul>
 800bc66:	a32a      	add	r3, pc, #168	; (adr r3, 800bd10 <__ieee754_acos+0x2d0>)
 800bc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc6c:	f7f4 fab8 	bl	80001e0 <__aeabi_dsub>
 800bc70:	4622      	mov	r2, r4
 800bc72:	462b      	mov	r3, r5
 800bc74:	f7f4 fc6c 	bl	8000550 <__aeabi_dmul>
 800bc78:	4b2e      	ldr	r3, [pc, #184]	; (800bd34 <__ieee754_acos+0x2f4>)
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	f7f4 fab2 	bl	80001e4 <__adddf3>
 800bc80:	4602      	mov	r2, r0
 800bc82:	460b      	mov	r3, r1
 800bc84:	4640      	mov	r0, r8
 800bc86:	4649      	mov	r1, r9
 800bc88:	f7f4 fd8c 	bl	80007a4 <__aeabi_ddiv>
 800bc8c:	4632      	mov	r2, r6
 800bc8e:	463b      	mov	r3, r7
 800bc90:	f7f4 fc5e 	bl	8000550 <__aeabi_dmul>
 800bc94:	a320      	add	r3, pc, #128	; (adr r3, 800bd18 <__ieee754_acos+0x2d8>)
 800bc96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc9a:	f7f4 faa1 	bl	80001e0 <__aeabi_dsub>
 800bc9e:	4632      	mov	r2, r6
 800bca0:	463b      	mov	r3, r7
 800bca2:	f7f4 fa9f 	bl	80001e4 <__adddf3>
 800bca6:	4602      	mov	r2, r0
 800bca8:	460b      	mov	r3, r1
 800bcaa:	f7f4 fa9b 	bl	80001e4 <__adddf3>
 800bcae:	4602      	mov	r2, r0
 800bcb0:	460b      	mov	r3, r1
 800bcb2:	a103      	add	r1, pc, #12	; (adr r1, 800bcc0 <__ieee754_acos+0x280>)
 800bcb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcb8:	e76f      	b.n	800bb9a <__ieee754_acos+0x15a>
 800bcba:	bf00      	nop
 800bcbc:	f3af 8000 	nop.w
 800bcc0:	54442d18 	.word	0x54442d18
 800bcc4:	400921fb 	.word	0x400921fb
 800bcc8:	0dfdf709 	.word	0x0dfdf709
 800bccc:	3f023de1 	.word	0x3f023de1
 800bcd0:	7501b288 	.word	0x7501b288
 800bcd4:	3f49efe0 	.word	0x3f49efe0
 800bcd8:	b5688f3b 	.word	0xb5688f3b
 800bcdc:	3fa48228 	.word	0x3fa48228
 800bce0:	0e884455 	.word	0x0e884455
 800bce4:	3fc9c155 	.word	0x3fc9c155
 800bce8:	03eb6f7d 	.word	0x03eb6f7d
 800bcec:	3fd4d612 	.word	0x3fd4d612
 800bcf0:	55555555 	.word	0x55555555
 800bcf4:	3fc55555 	.word	0x3fc55555
 800bcf8:	b12e9282 	.word	0xb12e9282
 800bcfc:	3fb3b8c5 	.word	0x3fb3b8c5
 800bd00:	1b8d0159 	.word	0x1b8d0159
 800bd04:	3fe6066c 	.word	0x3fe6066c
 800bd08:	9c598ac8 	.word	0x9c598ac8
 800bd0c:	40002ae5 	.word	0x40002ae5
 800bd10:	1c8a2d4b 	.word	0x1c8a2d4b
 800bd14:	40033a27 	.word	0x40033a27
 800bd18:	33145c07 	.word	0x33145c07
 800bd1c:	3c91a626 	.word	0x3c91a626
 800bd20:	54442d18 	.word	0x54442d18
 800bd24:	3ff921fb 	.word	0x3ff921fb
 800bd28:	3fefffff 	.word	0x3fefffff
 800bd2c:	3fdfffff 	.word	0x3fdfffff
 800bd30:	3c600000 	.word	0x3c600000
 800bd34:	3ff00000 	.word	0x3ff00000
 800bd38:	3fe00000 	.word	0x3fe00000
 800bd3c:	ee10 2a10 	vmov	r2, s0
 800bd40:	462b      	mov	r3, r5
 800bd42:	496d      	ldr	r1, [pc, #436]	; (800bef8 <__ieee754_acos+0x4b8>)
 800bd44:	2000      	movs	r0, #0
 800bd46:	f7f4 fa4b 	bl	80001e0 <__aeabi_dsub>
 800bd4a:	4b6c      	ldr	r3, [pc, #432]	; (800befc <__ieee754_acos+0x4bc>)
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	f7f4 fbff 	bl	8000550 <__aeabi_dmul>
 800bd52:	4604      	mov	r4, r0
 800bd54:	460d      	mov	r5, r1
 800bd56:	ec45 4b10 	vmov	d0, r4, r5
 800bd5a:	f001 f80d 	bl	800cd78 <__ieee754_sqrt>
 800bd5e:	a34e      	add	r3, pc, #312	; (adr r3, 800be98 <__ieee754_acos+0x458>)
 800bd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd64:	4620      	mov	r0, r4
 800bd66:	4629      	mov	r1, r5
 800bd68:	ec59 8b10 	vmov	r8, r9, d0
 800bd6c:	f7f4 fbf0 	bl	8000550 <__aeabi_dmul>
 800bd70:	a34b      	add	r3, pc, #300	; (adr r3, 800bea0 <__ieee754_acos+0x460>)
 800bd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd76:	f7f4 fa35 	bl	80001e4 <__adddf3>
 800bd7a:	4622      	mov	r2, r4
 800bd7c:	462b      	mov	r3, r5
 800bd7e:	f7f4 fbe7 	bl	8000550 <__aeabi_dmul>
 800bd82:	a349      	add	r3, pc, #292	; (adr r3, 800bea8 <__ieee754_acos+0x468>)
 800bd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd88:	f7f4 fa2a 	bl	80001e0 <__aeabi_dsub>
 800bd8c:	4622      	mov	r2, r4
 800bd8e:	462b      	mov	r3, r5
 800bd90:	f7f4 fbde 	bl	8000550 <__aeabi_dmul>
 800bd94:	a346      	add	r3, pc, #280	; (adr r3, 800beb0 <__ieee754_acos+0x470>)
 800bd96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9a:	f7f4 fa23 	bl	80001e4 <__adddf3>
 800bd9e:	4622      	mov	r2, r4
 800bda0:	462b      	mov	r3, r5
 800bda2:	f7f4 fbd5 	bl	8000550 <__aeabi_dmul>
 800bda6:	a344      	add	r3, pc, #272	; (adr r3, 800beb8 <__ieee754_acos+0x478>)
 800bda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdac:	f7f4 fa18 	bl	80001e0 <__aeabi_dsub>
 800bdb0:	4622      	mov	r2, r4
 800bdb2:	462b      	mov	r3, r5
 800bdb4:	f7f4 fbcc 	bl	8000550 <__aeabi_dmul>
 800bdb8:	a341      	add	r3, pc, #260	; (adr r3, 800bec0 <__ieee754_acos+0x480>)
 800bdba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdbe:	f7f4 fa11 	bl	80001e4 <__adddf3>
 800bdc2:	4622      	mov	r2, r4
 800bdc4:	462b      	mov	r3, r5
 800bdc6:	f7f4 fbc3 	bl	8000550 <__aeabi_dmul>
 800bdca:	a33f      	add	r3, pc, #252	; (adr r3, 800bec8 <__ieee754_acos+0x488>)
 800bdcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd0:	4682      	mov	sl, r0
 800bdd2:	468b      	mov	fp, r1
 800bdd4:	4620      	mov	r0, r4
 800bdd6:	4629      	mov	r1, r5
 800bdd8:	f7f4 fbba 	bl	8000550 <__aeabi_dmul>
 800bddc:	a33c      	add	r3, pc, #240	; (adr r3, 800bed0 <__ieee754_acos+0x490>)
 800bdde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde2:	f7f4 f9fd 	bl	80001e0 <__aeabi_dsub>
 800bde6:	4622      	mov	r2, r4
 800bde8:	462b      	mov	r3, r5
 800bdea:	f7f4 fbb1 	bl	8000550 <__aeabi_dmul>
 800bdee:	a33a      	add	r3, pc, #232	; (adr r3, 800bed8 <__ieee754_acos+0x498>)
 800bdf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf4:	f7f4 f9f6 	bl	80001e4 <__adddf3>
 800bdf8:	4622      	mov	r2, r4
 800bdfa:	462b      	mov	r3, r5
 800bdfc:	f7f4 fba8 	bl	8000550 <__aeabi_dmul>
 800be00:	a337      	add	r3, pc, #220	; (adr r3, 800bee0 <__ieee754_acos+0x4a0>)
 800be02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be06:	f7f4 f9eb 	bl	80001e0 <__aeabi_dsub>
 800be0a:	4622      	mov	r2, r4
 800be0c:	462b      	mov	r3, r5
 800be0e:	f7f4 fb9f 	bl	8000550 <__aeabi_dmul>
 800be12:	4b39      	ldr	r3, [pc, #228]	; (800bef8 <__ieee754_acos+0x4b8>)
 800be14:	2200      	movs	r2, #0
 800be16:	f7f4 f9e5 	bl	80001e4 <__adddf3>
 800be1a:	4602      	mov	r2, r0
 800be1c:	460b      	mov	r3, r1
 800be1e:	4650      	mov	r0, sl
 800be20:	4659      	mov	r1, fp
 800be22:	f7f4 fcbf 	bl	80007a4 <__aeabi_ddiv>
 800be26:	4642      	mov	r2, r8
 800be28:	464b      	mov	r3, r9
 800be2a:	f7f4 fb91 	bl	8000550 <__aeabi_dmul>
 800be2e:	2600      	movs	r6, #0
 800be30:	4682      	mov	sl, r0
 800be32:	468b      	mov	fp, r1
 800be34:	4632      	mov	r2, r6
 800be36:	464b      	mov	r3, r9
 800be38:	4630      	mov	r0, r6
 800be3a:	4649      	mov	r1, r9
 800be3c:	f7f4 fb88 	bl	8000550 <__aeabi_dmul>
 800be40:	4602      	mov	r2, r0
 800be42:	460b      	mov	r3, r1
 800be44:	4620      	mov	r0, r4
 800be46:	4629      	mov	r1, r5
 800be48:	f7f4 f9ca 	bl	80001e0 <__aeabi_dsub>
 800be4c:	4632      	mov	r2, r6
 800be4e:	4604      	mov	r4, r0
 800be50:	460d      	mov	r5, r1
 800be52:	464b      	mov	r3, r9
 800be54:	4640      	mov	r0, r8
 800be56:	4649      	mov	r1, r9
 800be58:	f7f4 f9c4 	bl	80001e4 <__adddf3>
 800be5c:	4602      	mov	r2, r0
 800be5e:	460b      	mov	r3, r1
 800be60:	4620      	mov	r0, r4
 800be62:	4629      	mov	r1, r5
 800be64:	f7f4 fc9e 	bl	80007a4 <__aeabi_ddiv>
 800be68:	4602      	mov	r2, r0
 800be6a:	460b      	mov	r3, r1
 800be6c:	4650      	mov	r0, sl
 800be6e:	4659      	mov	r1, fp
 800be70:	f7f4 f9b8 	bl	80001e4 <__adddf3>
 800be74:	4632      	mov	r2, r6
 800be76:	464b      	mov	r3, r9
 800be78:	f7f4 f9b4 	bl	80001e4 <__adddf3>
 800be7c:	4602      	mov	r2, r0
 800be7e:	460b      	mov	r3, r1
 800be80:	f7f4 f9b0 	bl	80001e4 <__adddf3>
 800be84:	e5fe      	b.n	800ba84 <__ieee754_acos+0x44>
 800be86:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800bee8 <__ieee754_acos+0x4a8>
 800be8a:	e5ed      	b.n	800ba68 <__ieee754_acos+0x28>
 800be8c:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800bef0 <__ieee754_acos+0x4b0>
 800be90:	e5ea      	b.n	800ba68 <__ieee754_acos+0x28>
 800be92:	bf00      	nop
 800be94:	f3af 8000 	nop.w
 800be98:	0dfdf709 	.word	0x0dfdf709
 800be9c:	3f023de1 	.word	0x3f023de1
 800bea0:	7501b288 	.word	0x7501b288
 800bea4:	3f49efe0 	.word	0x3f49efe0
 800bea8:	b5688f3b 	.word	0xb5688f3b
 800beac:	3fa48228 	.word	0x3fa48228
 800beb0:	0e884455 	.word	0x0e884455
 800beb4:	3fc9c155 	.word	0x3fc9c155
 800beb8:	03eb6f7d 	.word	0x03eb6f7d
 800bebc:	3fd4d612 	.word	0x3fd4d612
 800bec0:	55555555 	.word	0x55555555
 800bec4:	3fc55555 	.word	0x3fc55555
 800bec8:	b12e9282 	.word	0xb12e9282
 800becc:	3fb3b8c5 	.word	0x3fb3b8c5
 800bed0:	1b8d0159 	.word	0x1b8d0159
 800bed4:	3fe6066c 	.word	0x3fe6066c
 800bed8:	9c598ac8 	.word	0x9c598ac8
 800bedc:	40002ae5 	.word	0x40002ae5
 800bee0:	1c8a2d4b 	.word	0x1c8a2d4b
 800bee4:	40033a27 	.word	0x40033a27
	...
 800bef0:	54442d18 	.word	0x54442d18
 800bef4:	3ff921fb 	.word	0x3ff921fb
 800bef8:	3ff00000 	.word	0x3ff00000
 800befc:	3fe00000 	.word	0x3fe00000

0800bf00 <__ieee754_pow>:
 800bf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf04:	ed2d 8b06 	vpush	{d8-d10}
 800bf08:	b089      	sub	sp, #36	; 0x24
 800bf0a:	ed8d 1b00 	vstr	d1, [sp]
 800bf0e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800bf12:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800bf16:	ea58 0102 	orrs.w	r1, r8, r2
 800bf1a:	ec57 6b10 	vmov	r6, r7, d0
 800bf1e:	d115      	bne.n	800bf4c <__ieee754_pow+0x4c>
 800bf20:	19b3      	adds	r3, r6, r6
 800bf22:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800bf26:	4152      	adcs	r2, r2
 800bf28:	4299      	cmp	r1, r3
 800bf2a:	4b89      	ldr	r3, [pc, #548]	; (800c150 <__ieee754_pow+0x250>)
 800bf2c:	4193      	sbcs	r3, r2
 800bf2e:	f080 84d2 	bcs.w	800c8d6 <__ieee754_pow+0x9d6>
 800bf32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf36:	4630      	mov	r0, r6
 800bf38:	4639      	mov	r1, r7
 800bf3a:	f7f4 f953 	bl	80001e4 <__adddf3>
 800bf3e:	ec41 0b10 	vmov	d0, r0, r1
 800bf42:	b009      	add	sp, #36	; 0x24
 800bf44:	ecbd 8b06 	vpop	{d8-d10}
 800bf48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf4c:	4b81      	ldr	r3, [pc, #516]	; (800c154 <__ieee754_pow+0x254>)
 800bf4e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800bf52:	429c      	cmp	r4, r3
 800bf54:	ee10 aa10 	vmov	sl, s0
 800bf58:	463d      	mov	r5, r7
 800bf5a:	dc06      	bgt.n	800bf6a <__ieee754_pow+0x6a>
 800bf5c:	d101      	bne.n	800bf62 <__ieee754_pow+0x62>
 800bf5e:	2e00      	cmp	r6, #0
 800bf60:	d1e7      	bne.n	800bf32 <__ieee754_pow+0x32>
 800bf62:	4598      	cmp	r8, r3
 800bf64:	dc01      	bgt.n	800bf6a <__ieee754_pow+0x6a>
 800bf66:	d10f      	bne.n	800bf88 <__ieee754_pow+0x88>
 800bf68:	b172      	cbz	r2, 800bf88 <__ieee754_pow+0x88>
 800bf6a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800bf6e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800bf72:	ea55 050a 	orrs.w	r5, r5, sl
 800bf76:	d1dc      	bne.n	800bf32 <__ieee754_pow+0x32>
 800bf78:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bf7c:	18db      	adds	r3, r3, r3
 800bf7e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800bf82:	4152      	adcs	r2, r2
 800bf84:	429d      	cmp	r5, r3
 800bf86:	e7d0      	b.n	800bf2a <__ieee754_pow+0x2a>
 800bf88:	2d00      	cmp	r5, #0
 800bf8a:	da3b      	bge.n	800c004 <__ieee754_pow+0x104>
 800bf8c:	4b72      	ldr	r3, [pc, #456]	; (800c158 <__ieee754_pow+0x258>)
 800bf8e:	4598      	cmp	r8, r3
 800bf90:	dc51      	bgt.n	800c036 <__ieee754_pow+0x136>
 800bf92:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800bf96:	4598      	cmp	r8, r3
 800bf98:	f340 84ac 	ble.w	800c8f4 <__ieee754_pow+0x9f4>
 800bf9c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bfa0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bfa4:	2b14      	cmp	r3, #20
 800bfa6:	dd0f      	ble.n	800bfc8 <__ieee754_pow+0xc8>
 800bfa8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800bfac:	fa22 f103 	lsr.w	r1, r2, r3
 800bfb0:	fa01 f303 	lsl.w	r3, r1, r3
 800bfb4:	4293      	cmp	r3, r2
 800bfb6:	f040 849d 	bne.w	800c8f4 <__ieee754_pow+0x9f4>
 800bfba:	f001 0101 	and.w	r1, r1, #1
 800bfbe:	f1c1 0302 	rsb	r3, r1, #2
 800bfc2:	9304      	str	r3, [sp, #16]
 800bfc4:	b182      	cbz	r2, 800bfe8 <__ieee754_pow+0xe8>
 800bfc6:	e05f      	b.n	800c088 <__ieee754_pow+0x188>
 800bfc8:	2a00      	cmp	r2, #0
 800bfca:	d15b      	bne.n	800c084 <__ieee754_pow+0x184>
 800bfcc:	f1c3 0314 	rsb	r3, r3, #20
 800bfd0:	fa48 f103 	asr.w	r1, r8, r3
 800bfd4:	fa01 f303 	lsl.w	r3, r1, r3
 800bfd8:	4543      	cmp	r3, r8
 800bfda:	f040 8488 	bne.w	800c8ee <__ieee754_pow+0x9ee>
 800bfde:	f001 0101 	and.w	r1, r1, #1
 800bfe2:	f1c1 0302 	rsb	r3, r1, #2
 800bfe6:	9304      	str	r3, [sp, #16]
 800bfe8:	4b5c      	ldr	r3, [pc, #368]	; (800c15c <__ieee754_pow+0x25c>)
 800bfea:	4598      	cmp	r8, r3
 800bfec:	d132      	bne.n	800c054 <__ieee754_pow+0x154>
 800bfee:	f1b9 0f00 	cmp.w	r9, #0
 800bff2:	f280 8478 	bge.w	800c8e6 <__ieee754_pow+0x9e6>
 800bff6:	4959      	ldr	r1, [pc, #356]	; (800c15c <__ieee754_pow+0x25c>)
 800bff8:	4632      	mov	r2, r6
 800bffa:	463b      	mov	r3, r7
 800bffc:	2000      	movs	r0, #0
 800bffe:	f7f4 fbd1 	bl	80007a4 <__aeabi_ddiv>
 800c002:	e79c      	b.n	800bf3e <__ieee754_pow+0x3e>
 800c004:	2300      	movs	r3, #0
 800c006:	9304      	str	r3, [sp, #16]
 800c008:	2a00      	cmp	r2, #0
 800c00a:	d13d      	bne.n	800c088 <__ieee754_pow+0x188>
 800c00c:	4b51      	ldr	r3, [pc, #324]	; (800c154 <__ieee754_pow+0x254>)
 800c00e:	4598      	cmp	r8, r3
 800c010:	d1ea      	bne.n	800bfe8 <__ieee754_pow+0xe8>
 800c012:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c016:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c01a:	ea53 030a 	orrs.w	r3, r3, sl
 800c01e:	f000 845a 	beq.w	800c8d6 <__ieee754_pow+0x9d6>
 800c022:	4b4f      	ldr	r3, [pc, #316]	; (800c160 <__ieee754_pow+0x260>)
 800c024:	429c      	cmp	r4, r3
 800c026:	dd08      	ble.n	800c03a <__ieee754_pow+0x13a>
 800c028:	f1b9 0f00 	cmp.w	r9, #0
 800c02c:	f2c0 8457 	blt.w	800c8de <__ieee754_pow+0x9de>
 800c030:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c034:	e783      	b.n	800bf3e <__ieee754_pow+0x3e>
 800c036:	2302      	movs	r3, #2
 800c038:	e7e5      	b.n	800c006 <__ieee754_pow+0x106>
 800c03a:	f1b9 0f00 	cmp.w	r9, #0
 800c03e:	f04f 0000 	mov.w	r0, #0
 800c042:	f04f 0100 	mov.w	r1, #0
 800c046:	f6bf af7a 	bge.w	800bf3e <__ieee754_pow+0x3e>
 800c04a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c04e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c052:	e774      	b.n	800bf3e <__ieee754_pow+0x3e>
 800c054:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c058:	d106      	bne.n	800c068 <__ieee754_pow+0x168>
 800c05a:	4632      	mov	r2, r6
 800c05c:	463b      	mov	r3, r7
 800c05e:	4630      	mov	r0, r6
 800c060:	4639      	mov	r1, r7
 800c062:	f7f4 fa75 	bl	8000550 <__aeabi_dmul>
 800c066:	e76a      	b.n	800bf3e <__ieee754_pow+0x3e>
 800c068:	4b3e      	ldr	r3, [pc, #248]	; (800c164 <__ieee754_pow+0x264>)
 800c06a:	4599      	cmp	r9, r3
 800c06c:	d10c      	bne.n	800c088 <__ieee754_pow+0x188>
 800c06e:	2d00      	cmp	r5, #0
 800c070:	db0a      	blt.n	800c088 <__ieee754_pow+0x188>
 800c072:	ec47 6b10 	vmov	d0, r6, r7
 800c076:	b009      	add	sp, #36	; 0x24
 800c078:	ecbd 8b06 	vpop	{d8-d10}
 800c07c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c080:	f000 be7a 	b.w	800cd78 <__ieee754_sqrt>
 800c084:	2300      	movs	r3, #0
 800c086:	9304      	str	r3, [sp, #16]
 800c088:	ec47 6b10 	vmov	d0, r6, r7
 800c08c:	f001 fc2e 	bl	800d8ec <fabs>
 800c090:	ec51 0b10 	vmov	r0, r1, d0
 800c094:	f1ba 0f00 	cmp.w	sl, #0
 800c098:	d129      	bne.n	800c0ee <__ieee754_pow+0x1ee>
 800c09a:	b124      	cbz	r4, 800c0a6 <__ieee754_pow+0x1a6>
 800c09c:	4b2f      	ldr	r3, [pc, #188]	; (800c15c <__ieee754_pow+0x25c>)
 800c09e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c0a2:	429a      	cmp	r2, r3
 800c0a4:	d123      	bne.n	800c0ee <__ieee754_pow+0x1ee>
 800c0a6:	f1b9 0f00 	cmp.w	r9, #0
 800c0aa:	da05      	bge.n	800c0b8 <__ieee754_pow+0x1b8>
 800c0ac:	4602      	mov	r2, r0
 800c0ae:	460b      	mov	r3, r1
 800c0b0:	2000      	movs	r0, #0
 800c0b2:	492a      	ldr	r1, [pc, #168]	; (800c15c <__ieee754_pow+0x25c>)
 800c0b4:	f7f4 fb76 	bl	80007a4 <__aeabi_ddiv>
 800c0b8:	2d00      	cmp	r5, #0
 800c0ba:	f6bf af40 	bge.w	800bf3e <__ieee754_pow+0x3e>
 800c0be:	9b04      	ldr	r3, [sp, #16]
 800c0c0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c0c4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c0c8:	4323      	orrs	r3, r4
 800c0ca:	d108      	bne.n	800c0de <__ieee754_pow+0x1de>
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	460b      	mov	r3, r1
 800c0d0:	4610      	mov	r0, r2
 800c0d2:	4619      	mov	r1, r3
 800c0d4:	f7f4 f884 	bl	80001e0 <__aeabi_dsub>
 800c0d8:	4602      	mov	r2, r0
 800c0da:	460b      	mov	r3, r1
 800c0dc:	e78f      	b.n	800bffe <__ieee754_pow+0xfe>
 800c0de:	9b04      	ldr	r3, [sp, #16]
 800c0e0:	2b01      	cmp	r3, #1
 800c0e2:	f47f af2c 	bne.w	800bf3e <__ieee754_pow+0x3e>
 800c0e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c0ea:	4619      	mov	r1, r3
 800c0ec:	e727      	b.n	800bf3e <__ieee754_pow+0x3e>
 800c0ee:	0feb      	lsrs	r3, r5, #31
 800c0f0:	3b01      	subs	r3, #1
 800c0f2:	9306      	str	r3, [sp, #24]
 800c0f4:	9a06      	ldr	r2, [sp, #24]
 800c0f6:	9b04      	ldr	r3, [sp, #16]
 800c0f8:	4313      	orrs	r3, r2
 800c0fa:	d102      	bne.n	800c102 <__ieee754_pow+0x202>
 800c0fc:	4632      	mov	r2, r6
 800c0fe:	463b      	mov	r3, r7
 800c100:	e7e6      	b.n	800c0d0 <__ieee754_pow+0x1d0>
 800c102:	4b19      	ldr	r3, [pc, #100]	; (800c168 <__ieee754_pow+0x268>)
 800c104:	4598      	cmp	r8, r3
 800c106:	f340 80fb 	ble.w	800c300 <__ieee754_pow+0x400>
 800c10a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c10e:	4598      	cmp	r8, r3
 800c110:	4b13      	ldr	r3, [pc, #76]	; (800c160 <__ieee754_pow+0x260>)
 800c112:	dd0c      	ble.n	800c12e <__ieee754_pow+0x22e>
 800c114:	429c      	cmp	r4, r3
 800c116:	dc0f      	bgt.n	800c138 <__ieee754_pow+0x238>
 800c118:	f1b9 0f00 	cmp.w	r9, #0
 800c11c:	da0f      	bge.n	800c13e <__ieee754_pow+0x23e>
 800c11e:	2000      	movs	r0, #0
 800c120:	b009      	add	sp, #36	; 0x24
 800c122:	ecbd 8b06 	vpop	{d8-d10}
 800c126:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c12a:	f001 bbd6 	b.w	800d8da <__math_oflow>
 800c12e:	429c      	cmp	r4, r3
 800c130:	dbf2      	blt.n	800c118 <__ieee754_pow+0x218>
 800c132:	4b0a      	ldr	r3, [pc, #40]	; (800c15c <__ieee754_pow+0x25c>)
 800c134:	429c      	cmp	r4, r3
 800c136:	dd19      	ble.n	800c16c <__ieee754_pow+0x26c>
 800c138:	f1b9 0f00 	cmp.w	r9, #0
 800c13c:	dcef      	bgt.n	800c11e <__ieee754_pow+0x21e>
 800c13e:	2000      	movs	r0, #0
 800c140:	b009      	add	sp, #36	; 0x24
 800c142:	ecbd 8b06 	vpop	{d8-d10}
 800c146:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c14a:	f001 bbbd 	b.w	800d8c8 <__math_uflow>
 800c14e:	bf00      	nop
 800c150:	fff00000 	.word	0xfff00000
 800c154:	7ff00000 	.word	0x7ff00000
 800c158:	433fffff 	.word	0x433fffff
 800c15c:	3ff00000 	.word	0x3ff00000
 800c160:	3fefffff 	.word	0x3fefffff
 800c164:	3fe00000 	.word	0x3fe00000
 800c168:	41e00000 	.word	0x41e00000
 800c16c:	4b60      	ldr	r3, [pc, #384]	; (800c2f0 <__ieee754_pow+0x3f0>)
 800c16e:	2200      	movs	r2, #0
 800c170:	f7f4 f836 	bl	80001e0 <__aeabi_dsub>
 800c174:	a354      	add	r3, pc, #336	; (adr r3, 800c2c8 <__ieee754_pow+0x3c8>)
 800c176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c17a:	4604      	mov	r4, r0
 800c17c:	460d      	mov	r5, r1
 800c17e:	f7f4 f9e7 	bl	8000550 <__aeabi_dmul>
 800c182:	a353      	add	r3, pc, #332	; (adr r3, 800c2d0 <__ieee754_pow+0x3d0>)
 800c184:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c188:	4606      	mov	r6, r0
 800c18a:	460f      	mov	r7, r1
 800c18c:	4620      	mov	r0, r4
 800c18e:	4629      	mov	r1, r5
 800c190:	f7f4 f9de 	bl	8000550 <__aeabi_dmul>
 800c194:	4b57      	ldr	r3, [pc, #348]	; (800c2f4 <__ieee754_pow+0x3f4>)
 800c196:	4682      	mov	sl, r0
 800c198:	468b      	mov	fp, r1
 800c19a:	2200      	movs	r2, #0
 800c19c:	4620      	mov	r0, r4
 800c19e:	4629      	mov	r1, r5
 800c1a0:	f7f4 f9d6 	bl	8000550 <__aeabi_dmul>
 800c1a4:	4602      	mov	r2, r0
 800c1a6:	460b      	mov	r3, r1
 800c1a8:	a14b      	add	r1, pc, #300	; (adr r1, 800c2d8 <__ieee754_pow+0x3d8>)
 800c1aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1ae:	f7f4 f817 	bl	80001e0 <__aeabi_dsub>
 800c1b2:	4622      	mov	r2, r4
 800c1b4:	462b      	mov	r3, r5
 800c1b6:	f7f4 f9cb 	bl	8000550 <__aeabi_dmul>
 800c1ba:	4602      	mov	r2, r0
 800c1bc:	460b      	mov	r3, r1
 800c1be:	2000      	movs	r0, #0
 800c1c0:	494d      	ldr	r1, [pc, #308]	; (800c2f8 <__ieee754_pow+0x3f8>)
 800c1c2:	f7f4 f80d 	bl	80001e0 <__aeabi_dsub>
 800c1c6:	4622      	mov	r2, r4
 800c1c8:	4680      	mov	r8, r0
 800c1ca:	4689      	mov	r9, r1
 800c1cc:	462b      	mov	r3, r5
 800c1ce:	4620      	mov	r0, r4
 800c1d0:	4629      	mov	r1, r5
 800c1d2:	f7f4 f9bd 	bl	8000550 <__aeabi_dmul>
 800c1d6:	4602      	mov	r2, r0
 800c1d8:	460b      	mov	r3, r1
 800c1da:	4640      	mov	r0, r8
 800c1dc:	4649      	mov	r1, r9
 800c1de:	f7f4 f9b7 	bl	8000550 <__aeabi_dmul>
 800c1e2:	a33f      	add	r3, pc, #252	; (adr r3, 800c2e0 <__ieee754_pow+0x3e0>)
 800c1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e8:	f7f4 f9b2 	bl	8000550 <__aeabi_dmul>
 800c1ec:	4602      	mov	r2, r0
 800c1ee:	460b      	mov	r3, r1
 800c1f0:	4650      	mov	r0, sl
 800c1f2:	4659      	mov	r1, fp
 800c1f4:	f7f3 fff4 	bl	80001e0 <__aeabi_dsub>
 800c1f8:	4602      	mov	r2, r0
 800c1fa:	460b      	mov	r3, r1
 800c1fc:	4680      	mov	r8, r0
 800c1fe:	4689      	mov	r9, r1
 800c200:	4630      	mov	r0, r6
 800c202:	4639      	mov	r1, r7
 800c204:	f7f3 ffee 	bl	80001e4 <__adddf3>
 800c208:	2000      	movs	r0, #0
 800c20a:	4632      	mov	r2, r6
 800c20c:	463b      	mov	r3, r7
 800c20e:	4604      	mov	r4, r0
 800c210:	460d      	mov	r5, r1
 800c212:	f7f3 ffe5 	bl	80001e0 <__aeabi_dsub>
 800c216:	4602      	mov	r2, r0
 800c218:	460b      	mov	r3, r1
 800c21a:	4640      	mov	r0, r8
 800c21c:	4649      	mov	r1, r9
 800c21e:	f7f3 ffdf 	bl	80001e0 <__aeabi_dsub>
 800c222:	9b04      	ldr	r3, [sp, #16]
 800c224:	9a06      	ldr	r2, [sp, #24]
 800c226:	3b01      	subs	r3, #1
 800c228:	4313      	orrs	r3, r2
 800c22a:	4682      	mov	sl, r0
 800c22c:	468b      	mov	fp, r1
 800c22e:	f040 81e7 	bne.w	800c600 <__ieee754_pow+0x700>
 800c232:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c2e8 <__ieee754_pow+0x3e8>
 800c236:	eeb0 8a47 	vmov.f32	s16, s14
 800c23a:	eef0 8a67 	vmov.f32	s17, s15
 800c23e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c242:	2600      	movs	r6, #0
 800c244:	4632      	mov	r2, r6
 800c246:	463b      	mov	r3, r7
 800c248:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c24c:	f7f3 ffc8 	bl	80001e0 <__aeabi_dsub>
 800c250:	4622      	mov	r2, r4
 800c252:	462b      	mov	r3, r5
 800c254:	f7f4 f97c 	bl	8000550 <__aeabi_dmul>
 800c258:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c25c:	4680      	mov	r8, r0
 800c25e:	4689      	mov	r9, r1
 800c260:	4650      	mov	r0, sl
 800c262:	4659      	mov	r1, fp
 800c264:	f7f4 f974 	bl	8000550 <__aeabi_dmul>
 800c268:	4602      	mov	r2, r0
 800c26a:	460b      	mov	r3, r1
 800c26c:	4640      	mov	r0, r8
 800c26e:	4649      	mov	r1, r9
 800c270:	f7f3 ffb8 	bl	80001e4 <__adddf3>
 800c274:	4632      	mov	r2, r6
 800c276:	463b      	mov	r3, r7
 800c278:	4680      	mov	r8, r0
 800c27a:	4689      	mov	r9, r1
 800c27c:	4620      	mov	r0, r4
 800c27e:	4629      	mov	r1, r5
 800c280:	f7f4 f966 	bl	8000550 <__aeabi_dmul>
 800c284:	460b      	mov	r3, r1
 800c286:	4604      	mov	r4, r0
 800c288:	460d      	mov	r5, r1
 800c28a:	4602      	mov	r2, r0
 800c28c:	4649      	mov	r1, r9
 800c28e:	4640      	mov	r0, r8
 800c290:	f7f3 ffa8 	bl	80001e4 <__adddf3>
 800c294:	4b19      	ldr	r3, [pc, #100]	; (800c2fc <__ieee754_pow+0x3fc>)
 800c296:	4299      	cmp	r1, r3
 800c298:	ec45 4b19 	vmov	d9, r4, r5
 800c29c:	4606      	mov	r6, r0
 800c29e:	460f      	mov	r7, r1
 800c2a0:	468b      	mov	fp, r1
 800c2a2:	f340 82f1 	ble.w	800c888 <__ieee754_pow+0x988>
 800c2a6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c2aa:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c2ae:	4303      	orrs	r3, r0
 800c2b0:	f000 81e4 	beq.w	800c67c <__ieee754_pow+0x77c>
 800c2b4:	ec51 0b18 	vmov	r0, r1, d8
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	f7f4 fbba 	bl	8000a34 <__aeabi_dcmplt>
 800c2c0:	3800      	subs	r0, #0
 800c2c2:	bf18      	it	ne
 800c2c4:	2001      	movne	r0, #1
 800c2c6:	e72b      	b.n	800c120 <__ieee754_pow+0x220>
 800c2c8:	60000000 	.word	0x60000000
 800c2cc:	3ff71547 	.word	0x3ff71547
 800c2d0:	f85ddf44 	.word	0xf85ddf44
 800c2d4:	3e54ae0b 	.word	0x3e54ae0b
 800c2d8:	55555555 	.word	0x55555555
 800c2dc:	3fd55555 	.word	0x3fd55555
 800c2e0:	652b82fe 	.word	0x652b82fe
 800c2e4:	3ff71547 	.word	0x3ff71547
 800c2e8:	00000000 	.word	0x00000000
 800c2ec:	bff00000 	.word	0xbff00000
 800c2f0:	3ff00000 	.word	0x3ff00000
 800c2f4:	3fd00000 	.word	0x3fd00000
 800c2f8:	3fe00000 	.word	0x3fe00000
 800c2fc:	408fffff 	.word	0x408fffff
 800c300:	4bd5      	ldr	r3, [pc, #852]	; (800c658 <__ieee754_pow+0x758>)
 800c302:	402b      	ands	r3, r5
 800c304:	2200      	movs	r2, #0
 800c306:	b92b      	cbnz	r3, 800c314 <__ieee754_pow+0x414>
 800c308:	4bd4      	ldr	r3, [pc, #848]	; (800c65c <__ieee754_pow+0x75c>)
 800c30a:	f7f4 f921 	bl	8000550 <__aeabi_dmul>
 800c30e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c312:	460c      	mov	r4, r1
 800c314:	1523      	asrs	r3, r4, #20
 800c316:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c31a:	4413      	add	r3, r2
 800c31c:	9305      	str	r3, [sp, #20]
 800c31e:	4bd0      	ldr	r3, [pc, #832]	; (800c660 <__ieee754_pow+0x760>)
 800c320:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c324:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c328:	429c      	cmp	r4, r3
 800c32a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c32e:	dd08      	ble.n	800c342 <__ieee754_pow+0x442>
 800c330:	4bcc      	ldr	r3, [pc, #816]	; (800c664 <__ieee754_pow+0x764>)
 800c332:	429c      	cmp	r4, r3
 800c334:	f340 8162 	ble.w	800c5fc <__ieee754_pow+0x6fc>
 800c338:	9b05      	ldr	r3, [sp, #20]
 800c33a:	3301      	adds	r3, #1
 800c33c:	9305      	str	r3, [sp, #20]
 800c33e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c342:	2400      	movs	r4, #0
 800c344:	00e3      	lsls	r3, r4, #3
 800c346:	9307      	str	r3, [sp, #28]
 800c348:	4bc7      	ldr	r3, [pc, #796]	; (800c668 <__ieee754_pow+0x768>)
 800c34a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c34e:	ed93 7b00 	vldr	d7, [r3]
 800c352:	4629      	mov	r1, r5
 800c354:	ec53 2b17 	vmov	r2, r3, d7
 800c358:	eeb0 9a47 	vmov.f32	s18, s14
 800c35c:	eef0 9a67 	vmov.f32	s19, s15
 800c360:	4682      	mov	sl, r0
 800c362:	f7f3 ff3d 	bl	80001e0 <__aeabi_dsub>
 800c366:	4652      	mov	r2, sl
 800c368:	4606      	mov	r6, r0
 800c36a:	460f      	mov	r7, r1
 800c36c:	462b      	mov	r3, r5
 800c36e:	ec51 0b19 	vmov	r0, r1, d9
 800c372:	f7f3 ff37 	bl	80001e4 <__adddf3>
 800c376:	4602      	mov	r2, r0
 800c378:	460b      	mov	r3, r1
 800c37a:	2000      	movs	r0, #0
 800c37c:	49bb      	ldr	r1, [pc, #748]	; (800c66c <__ieee754_pow+0x76c>)
 800c37e:	f7f4 fa11 	bl	80007a4 <__aeabi_ddiv>
 800c382:	ec41 0b1a 	vmov	d10, r0, r1
 800c386:	4602      	mov	r2, r0
 800c388:	460b      	mov	r3, r1
 800c38a:	4630      	mov	r0, r6
 800c38c:	4639      	mov	r1, r7
 800c38e:	f7f4 f8df 	bl	8000550 <__aeabi_dmul>
 800c392:	2300      	movs	r3, #0
 800c394:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c398:	9302      	str	r3, [sp, #8]
 800c39a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c39e:	46ab      	mov	fp, r5
 800c3a0:	106d      	asrs	r5, r5, #1
 800c3a2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c3a6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c3aa:	ec41 0b18 	vmov	d8, r0, r1
 800c3ae:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	4640      	mov	r0, r8
 800c3b6:	4649      	mov	r1, r9
 800c3b8:	4614      	mov	r4, r2
 800c3ba:	461d      	mov	r5, r3
 800c3bc:	f7f4 f8c8 	bl	8000550 <__aeabi_dmul>
 800c3c0:	4602      	mov	r2, r0
 800c3c2:	460b      	mov	r3, r1
 800c3c4:	4630      	mov	r0, r6
 800c3c6:	4639      	mov	r1, r7
 800c3c8:	f7f3 ff0a 	bl	80001e0 <__aeabi_dsub>
 800c3cc:	ec53 2b19 	vmov	r2, r3, d9
 800c3d0:	4606      	mov	r6, r0
 800c3d2:	460f      	mov	r7, r1
 800c3d4:	4620      	mov	r0, r4
 800c3d6:	4629      	mov	r1, r5
 800c3d8:	f7f3 ff02 	bl	80001e0 <__aeabi_dsub>
 800c3dc:	4602      	mov	r2, r0
 800c3de:	460b      	mov	r3, r1
 800c3e0:	4650      	mov	r0, sl
 800c3e2:	4659      	mov	r1, fp
 800c3e4:	f7f3 fefc 	bl	80001e0 <__aeabi_dsub>
 800c3e8:	4642      	mov	r2, r8
 800c3ea:	464b      	mov	r3, r9
 800c3ec:	f7f4 f8b0 	bl	8000550 <__aeabi_dmul>
 800c3f0:	4602      	mov	r2, r0
 800c3f2:	460b      	mov	r3, r1
 800c3f4:	4630      	mov	r0, r6
 800c3f6:	4639      	mov	r1, r7
 800c3f8:	f7f3 fef2 	bl	80001e0 <__aeabi_dsub>
 800c3fc:	ec53 2b1a 	vmov	r2, r3, d10
 800c400:	f7f4 f8a6 	bl	8000550 <__aeabi_dmul>
 800c404:	ec53 2b18 	vmov	r2, r3, d8
 800c408:	ec41 0b19 	vmov	d9, r0, r1
 800c40c:	ec51 0b18 	vmov	r0, r1, d8
 800c410:	f7f4 f89e 	bl	8000550 <__aeabi_dmul>
 800c414:	a37c      	add	r3, pc, #496	; (adr r3, 800c608 <__ieee754_pow+0x708>)
 800c416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c41a:	4604      	mov	r4, r0
 800c41c:	460d      	mov	r5, r1
 800c41e:	f7f4 f897 	bl	8000550 <__aeabi_dmul>
 800c422:	a37b      	add	r3, pc, #492	; (adr r3, 800c610 <__ieee754_pow+0x710>)
 800c424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c428:	f7f3 fedc 	bl	80001e4 <__adddf3>
 800c42c:	4622      	mov	r2, r4
 800c42e:	462b      	mov	r3, r5
 800c430:	f7f4 f88e 	bl	8000550 <__aeabi_dmul>
 800c434:	a378      	add	r3, pc, #480	; (adr r3, 800c618 <__ieee754_pow+0x718>)
 800c436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43a:	f7f3 fed3 	bl	80001e4 <__adddf3>
 800c43e:	4622      	mov	r2, r4
 800c440:	462b      	mov	r3, r5
 800c442:	f7f4 f885 	bl	8000550 <__aeabi_dmul>
 800c446:	a376      	add	r3, pc, #472	; (adr r3, 800c620 <__ieee754_pow+0x720>)
 800c448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c44c:	f7f3 feca 	bl	80001e4 <__adddf3>
 800c450:	4622      	mov	r2, r4
 800c452:	462b      	mov	r3, r5
 800c454:	f7f4 f87c 	bl	8000550 <__aeabi_dmul>
 800c458:	a373      	add	r3, pc, #460	; (adr r3, 800c628 <__ieee754_pow+0x728>)
 800c45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c45e:	f7f3 fec1 	bl	80001e4 <__adddf3>
 800c462:	4622      	mov	r2, r4
 800c464:	462b      	mov	r3, r5
 800c466:	f7f4 f873 	bl	8000550 <__aeabi_dmul>
 800c46a:	a371      	add	r3, pc, #452	; (adr r3, 800c630 <__ieee754_pow+0x730>)
 800c46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c470:	f7f3 feb8 	bl	80001e4 <__adddf3>
 800c474:	4622      	mov	r2, r4
 800c476:	4606      	mov	r6, r0
 800c478:	460f      	mov	r7, r1
 800c47a:	462b      	mov	r3, r5
 800c47c:	4620      	mov	r0, r4
 800c47e:	4629      	mov	r1, r5
 800c480:	f7f4 f866 	bl	8000550 <__aeabi_dmul>
 800c484:	4602      	mov	r2, r0
 800c486:	460b      	mov	r3, r1
 800c488:	4630      	mov	r0, r6
 800c48a:	4639      	mov	r1, r7
 800c48c:	f7f4 f860 	bl	8000550 <__aeabi_dmul>
 800c490:	4642      	mov	r2, r8
 800c492:	4604      	mov	r4, r0
 800c494:	460d      	mov	r5, r1
 800c496:	464b      	mov	r3, r9
 800c498:	ec51 0b18 	vmov	r0, r1, d8
 800c49c:	f7f3 fea2 	bl	80001e4 <__adddf3>
 800c4a0:	ec53 2b19 	vmov	r2, r3, d9
 800c4a4:	f7f4 f854 	bl	8000550 <__aeabi_dmul>
 800c4a8:	4622      	mov	r2, r4
 800c4aa:	462b      	mov	r3, r5
 800c4ac:	f7f3 fe9a 	bl	80001e4 <__adddf3>
 800c4b0:	4642      	mov	r2, r8
 800c4b2:	4682      	mov	sl, r0
 800c4b4:	468b      	mov	fp, r1
 800c4b6:	464b      	mov	r3, r9
 800c4b8:	4640      	mov	r0, r8
 800c4ba:	4649      	mov	r1, r9
 800c4bc:	f7f4 f848 	bl	8000550 <__aeabi_dmul>
 800c4c0:	4b6b      	ldr	r3, [pc, #428]	; (800c670 <__ieee754_pow+0x770>)
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	4606      	mov	r6, r0
 800c4c6:	460f      	mov	r7, r1
 800c4c8:	f7f3 fe8c 	bl	80001e4 <__adddf3>
 800c4cc:	4652      	mov	r2, sl
 800c4ce:	465b      	mov	r3, fp
 800c4d0:	f7f3 fe88 	bl	80001e4 <__adddf3>
 800c4d4:	2000      	movs	r0, #0
 800c4d6:	4604      	mov	r4, r0
 800c4d8:	460d      	mov	r5, r1
 800c4da:	4602      	mov	r2, r0
 800c4dc:	460b      	mov	r3, r1
 800c4de:	4640      	mov	r0, r8
 800c4e0:	4649      	mov	r1, r9
 800c4e2:	f7f4 f835 	bl	8000550 <__aeabi_dmul>
 800c4e6:	4b62      	ldr	r3, [pc, #392]	; (800c670 <__ieee754_pow+0x770>)
 800c4e8:	4680      	mov	r8, r0
 800c4ea:	4689      	mov	r9, r1
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	4620      	mov	r0, r4
 800c4f0:	4629      	mov	r1, r5
 800c4f2:	f7f3 fe75 	bl	80001e0 <__aeabi_dsub>
 800c4f6:	4632      	mov	r2, r6
 800c4f8:	463b      	mov	r3, r7
 800c4fa:	f7f3 fe71 	bl	80001e0 <__aeabi_dsub>
 800c4fe:	4602      	mov	r2, r0
 800c500:	460b      	mov	r3, r1
 800c502:	4650      	mov	r0, sl
 800c504:	4659      	mov	r1, fp
 800c506:	f7f3 fe6b 	bl	80001e0 <__aeabi_dsub>
 800c50a:	ec53 2b18 	vmov	r2, r3, d8
 800c50e:	f7f4 f81f 	bl	8000550 <__aeabi_dmul>
 800c512:	4622      	mov	r2, r4
 800c514:	4606      	mov	r6, r0
 800c516:	460f      	mov	r7, r1
 800c518:	462b      	mov	r3, r5
 800c51a:	ec51 0b19 	vmov	r0, r1, d9
 800c51e:	f7f4 f817 	bl	8000550 <__aeabi_dmul>
 800c522:	4602      	mov	r2, r0
 800c524:	460b      	mov	r3, r1
 800c526:	4630      	mov	r0, r6
 800c528:	4639      	mov	r1, r7
 800c52a:	f7f3 fe5b 	bl	80001e4 <__adddf3>
 800c52e:	4606      	mov	r6, r0
 800c530:	460f      	mov	r7, r1
 800c532:	4602      	mov	r2, r0
 800c534:	460b      	mov	r3, r1
 800c536:	4640      	mov	r0, r8
 800c538:	4649      	mov	r1, r9
 800c53a:	f7f3 fe53 	bl	80001e4 <__adddf3>
 800c53e:	a33e      	add	r3, pc, #248	; (adr r3, 800c638 <__ieee754_pow+0x738>)
 800c540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c544:	2000      	movs	r0, #0
 800c546:	4604      	mov	r4, r0
 800c548:	460d      	mov	r5, r1
 800c54a:	f7f4 f801 	bl	8000550 <__aeabi_dmul>
 800c54e:	4642      	mov	r2, r8
 800c550:	ec41 0b18 	vmov	d8, r0, r1
 800c554:	464b      	mov	r3, r9
 800c556:	4620      	mov	r0, r4
 800c558:	4629      	mov	r1, r5
 800c55a:	f7f3 fe41 	bl	80001e0 <__aeabi_dsub>
 800c55e:	4602      	mov	r2, r0
 800c560:	460b      	mov	r3, r1
 800c562:	4630      	mov	r0, r6
 800c564:	4639      	mov	r1, r7
 800c566:	f7f3 fe3b 	bl	80001e0 <__aeabi_dsub>
 800c56a:	a335      	add	r3, pc, #212	; (adr r3, 800c640 <__ieee754_pow+0x740>)
 800c56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c570:	f7f3 ffee 	bl	8000550 <__aeabi_dmul>
 800c574:	a334      	add	r3, pc, #208	; (adr r3, 800c648 <__ieee754_pow+0x748>)
 800c576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c57a:	4606      	mov	r6, r0
 800c57c:	460f      	mov	r7, r1
 800c57e:	4620      	mov	r0, r4
 800c580:	4629      	mov	r1, r5
 800c582:	f7f3 ffe5 	bl	8000550 <__aeabi_dmul>
 800c586:	4602      	mov	r2, r0
 800c588:	460b      	mov	r3, r1
 800c58a:	4630      	mov	r0, r6
 800c58c:	4639      	mov	r1, r7
 800c58e:	f7f3 fe29 	bl	80001e4 <__adddf3>
 800c592:	9a07      	ldr	r2, [sp, #28]
 800c594:	4b37      	ldr	r3, [pc, #220]	; (800c674 <__ieee754_pow+0x774>)
 800c596:	4413      	add	r3, r2
 800c598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c59c:	f7f3 fe22 	bl	80001e4 <__adddf3>
 800c5a0:	4682      	mov	sl, r0
 800c5a2:	9805      	ldr	r0, [sp, #20]
 800c5a4:	468b      	mov	fp, r1
 800c5a6:	f7f3 ff69 	bl	800047c <__aeabi_i2d>
 800c5aa:	9a07      	ldr	r2, [sp, #28]
 800c5ac:	4b32      	ldr	r3, [pc, #200]	; (800c678 <__ieee754_pow+0x778>)
 800c5ae:	4413      	add	r3, r2
 800c5b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c5b4:	4606      	mov	r6, r0
 800c5b6:	460f      	mov	r7, r1
 800c5b8:	4652      	mov	r2, sl
 800c5ba:	465b      	mov	r3, fp
 800c5bc:	ec51 0b18 	vmov	r0, r1, d8
 800c5c0:	f7f3 fe10 	bl	80001e4 <__adddf3>
 800c5c4:	4642      	mov	r2, r8
 800c5c6:	464b      	mov	r3, r9
 800c5c8:	f7f3 fe0c 	bl	80001e4 <__adddf3>
 800c5cc:	4632      	mov	r2, r6
 800c5ce:	463b      	mov	r3, r7
 800c5d0:	f7f3 fe08 	bl	80001e4 <__adddf3>
 800c5d4:	2000      	movs	r0, #0
 800c5d6:	4632      	mov	r2, r6
 800c5d8:	463b      	mov	r3, r7
 800c5da:	4604      	mov	r4, r0
 800c5dc:	460d      	mov	r5, r1
 800c5de:	f7f3 fdff 	bl	80001e0 <__aeabi_dsub>
 800c5e2:	4642      	mov	r2, r8
 800c5e4:	464b      	mov	r3, r9
 800c5e6:	f7f3 fdfb 	bl	80001e0 <__aeabi_dsub>
 800c5ea:	ec53 2b18 	vmov	r2, r3, d8
 800c5ee:	f7f3 fdf7 	bl	80001e0 <__aeabi_dsub>
 800c5f2:	4602      	mov	r2, r0
 800c5f4:	460b      	mov	r3, r1
 800c5f6:	4650      	mov	r0, sl
 800c5f8:	4659      	mov	r1, fp
 800c5fa:	e610      	b.n	800c21e <__ieee754_pow+0x31e>
 800c5fc:	2401      	movs	r4, #1
 800c5fe:	e6a1      	b.n	800c344 <__ieee754_pow+0x444>
 800c600:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c650 <__ieee754_pow+0x750>
 800c604:	e617      	b.n	800c236 <__ieee754_pow+0x336>
 800c606:	bf00      	nop
 800c608:	4a454eef 	.word	0x4a454eef
 800c60c:	3fca7e28 	.word	0x3fca7e28
 800c610:	93c9db65 	.word	0x93c9db65
 800c614:	3fcd864a 	.word	0x3fcd864a
 800c618:	a91d4101 	.word	0xa91d4101
 800c61c:	3fd17460 	.word	0x3fd17460
 800c620:	518f264d 	.word	0x518f264d
 800c624:	3fd55555 	.word	0x3fd55555
 800c628:	db6fabff 	.word	0xdb6fabff
 800c62c:	3fdb6db6 	.word	0x3fdb6db6
 800c630:	33333303 	.word	0x33333303
 800c634:	3fe33333 	.word	0x3fe33333
 800c638:	e0000000 	.word	0xe0000000
 800c63c:	3feec709 	.word	0x3feec709
 800c640:	dc3a03fd 	.word	0xdc3a03fd
 800c644:	3feec709 	.word	0x3feec709
 800c648:	145b01f5 	.word	0x145b01f5
 800c64c:	be3e2fe0 	.word	0xbe3e2fe0
 800c650:	00000000 	.word	0x00000000
 800c654:	3ff00000 	.word	0x3ff00000
 800c658:	7ff00000 	.word	0x7ff00000
 800c65c:	43400000 	.word	0x43400000
 800c660:	0003988e 	.word	0x0003988e
 800c664:	000bb679 	.word	0x000bb679
 800c668:	0800da78 	.word	0x0800da78
 800c66c:	3ff00000 	.word	0x3ff00000
 800c670:	40080000 	.word	0x40080000
 800c674:	0800da98 	.word	0x0800da98
 800c678:	0800da88 	.word	0x0800da88
 800c67c:	a3b5      	add	r3, pc, #724	; (adr r3, 800c954 <__ieee754_pow+0xa54>)
 800c67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c682:	4640      	mov	r0, r8
 800c684:	4649      	mov	r1, r9
 800c686:	f7f3 fdad 	bl	80001e4 <__adddf3>
 800c68a:	4622      	mov	r2, r4
 800c68c:	ec41 0b1a 	vmov	d10, r0, r1
 800c690:	462b      	mov	r3, r5
 800c692:	4630      	mov	r0, r6
 800c694:	4639      	mov	r1, r7
 800c696:	f7f3 fda3 	bl	80001e0 <__aeabi_dsub>
 800c69a:	4602      	mov	r2, r0
 800c69c:	460b      	mov	r3, r1
 800c69e:	ec51 0b1a 	vmov	r0, r1, d10
 800c6a2:	f7f4 f9e5 	bl	8000a70 <__aeabi_dcmpgt>
 800c6a6:	2800      	cmp	r0, #0
 800c6a8:	f47f ae04 	bne.w	800c2b4 <__ieee754_pow+0x3b4>
 800c6ac:	4aa4      	ldr	r2, [pc, #656]	; (800c940 <__ieee754_pow+0xa40>)
 800c6ae:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c6b2:	4293      	cmp	r3, r2
 800c6b4:	f340 8108 	ble.w	800c8c8 <__ieee754_pow+0x9c8>
 800c6b8:	151b      	asrs	r3, r3, #20
 800c6ba:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c6be:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c6c2:	fa4a f303 	asr.w	r3, sl, r3
 800c6c6:	445b      	add	r3, fp
 800c6c8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c6cc:	4e9d      	ldr	r6, [pc, #628]	; (800c944 <__ieee754_pow+0xa44>)
 800c6ce:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c6d2:	4116      	asrs	r6, r2
 800c6d4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c6d8:	2000      	movs	r0, #0
 800c6da:	ea23 0106 	bic.w	r1, r3, r6
 800c6de:	f1c2 0214 	rsb	r2, r2, #20
 800c6e2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c6e6:	fa4a fa02 	asr.w	sl, sl, r2
 800c6ea:	f1bb 0f00 	cmp.w	fp, #0
 800c6ee:	4602      	mov	r2, r0
 800c6f0:	460b      	mov	r3, r1
 800c6f2:	4620      	mov	r0, r4
 800c6f4:	4629      	mov	r1, r5
 800c6f6:	bfb8      	it	lt
 800c6f8:	f1ca 0a00 	rsblt	sl, sl, #0
 800c6fc:	f7f3 fd70 	bl	80001e0 <__aeabi_dsub>
 800c700:	ec41 0b19 	vmov	d9, r0, r1
 800c704:	4642      	mov	r2, r8
 800c706:	464b      	mov	r3, r9
 800c708:	ec51 0b19 	vmov	r0, r1, d9
 800c70c:	f7f3 fd6a 	bl	80001e4 <__adddf3>
 800c710:	a37b      	add	r3, pc, #492	; (adr r3, 800c900 <__ieee754_pow+0xa00>)
 800c712:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c716:	2000      	movs	r0, #0
 800c718:	4604      	mov	r4, r0
 800c71a:	460d      	mov	r5, r1
 800c71c:	f7f3 ff18 	bl	8000550 <__aeabi_dmul>
 800c720:	ec53 2b19 	vmov	r2, r3, d9
 800c724:	4606      	mov	r6, r0
 800c726:	460f      	mov	r7, r1
 800c728:	4620      	mov	r0, r4
 800c72a:	4629      	mov	r1, r5
 800c72c:	f7f3 fd58 	bl	80001e0 <__aeabi_dsub>
 800c730:	4602      	mov	r2, r0
 800c732:	460b      	mov	r3, r1
 800c734:	4640      	mov	r0, r8
 800c736:	4649      	mov	r1, r9
 800c738:	f7f3 fd52 	bl	80001e0 <__aeabi_dsub>
 800c73c:	a372      	add	r3, pc, #456	; (adr r3, 800c908 <__ieee754_pow+0xa08>)
 800c73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c742:	f7f3 ff05 	bl	8000550 <__aeabi_dmul>
 800c746:	a372      	add	r3, pc, #456	; (adr r3, 800c910 <__ieee754_pow+0xa10>)
 800c748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c74c:	4680      	mov	r8, r0
 800c74e:	4689      	mov	r9, r1
 800c750:	4620      	mov	r0, r4
 800c752:	4629      	mov	r1, r5
 800c754:	f7f3 fefc 	bl	8000550 <__aeabi_dmul>
 800c758:	4602      	mov	r2, r0
 800c75a:	460b      	mov	r3, r1
 800c75c:	4640      	mov	r0, r8
 800c75e:	4649      	mov	r1, r9
 800c760:	f7f3 fd40 	bl	80001e4 <__adddf3>
 800c764:	4604      	mov	r4, r0
 800c766:	460d      	mov	r5, r1
 800c768:	4602      	mov	r2, r0
 800c76a:	460b      	mov	r3, r1
 800c76c:	4630      	mov	r0, r6
 800c76e:	4639      	mov	r1, r7
 800c770:	f7f3 fd38 	bl	80001e4 <__adddf3>
 800c774:	4632      	mov	r2, r6
 800c776:	463b      	mov	r3, r7
 800c778:	4680      	mov	r8, r0
 800c77a:	4689      	mov	r9, r1
 800c77c:	f7f3 fd30 	bl	80001e0 <__aeabi_dsub>
 800c780:	4602      	mov	r2, r0
 800c782:	460b      	mov	r3, r1
 800c784:	4620      	mov	r0, r4
 800c786:	4629      	mov	r1, r5
 800c788:	f7f3 fd2a 	bl	80001e0 <__aeabi_dsub>
 800c78c:	4642      	mov	r2, r8
 800c78e:	4606      	mov	r6, r0
 800c790:	460f      	mov	r7, r1
 800c792:	464b      	mov	r3, r9
 800c794:	4640      	mov	r0, r8
 800c796:	4649      	mov	r1, r9
 800c798:	f7f3 feda 	bl	8000550 <__aeabi_dmul>
 800c79c:	a35e      	add	r3, pc, #376	; (adr r3, 800c918 <__ieee754_pow+0xa18>)
 800c79e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a2:	4604      	mov	r4, r0
 800c7a4:	460d      	mov	r5, r1
 800c7a6:	f7f3 fed3 	bl	8000550 <__aeabi_dmul>
 800c7aa:	a35d      	add	r3, pc, #372	; (adr r3, 800c920 <__ieee754_pow+0xa20>)
 800c7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b0:	f7f3 fd16 	bl	80001e0 <__aeabi_dsub>
 800c7b4:	4622      	mov	r2, r4
 800c7b6:	462b      	mov	r3, r5
 800c7b8:	f7f3 feca 	bl	8000550 <__aeabi_dmul>
 800c7bc:	a35a      	add	r3, pc, #360	; (adr r3, 800c928 <__ieee754_pow+0xa28>)
 800c7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c2:	f7f3 fd0f 	bl	80001e4 <__adddf3>
 800c7c6:	4622      	mov	r2, r4
 800c7c8:	462b      	mov	r3, r5
 800c7ca:	f7f3 fec1 	bl	8000550 <__aeabi_dmul>
 800c7ce:	a358      	add	r3, pc, #352	; (adr r3, 800c930 <__ieee754_pow+0xa30>)
 800c7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d4:	f7f3 fd04 	bl	80001e0 <__aeabi_dsub>
 800c7d8:	4622      	mov	r2, r4
 800c7da:	462b      	mov	r3, r5
 800c7dc:	f7f3 feb8 	bl	8000550 <__aeabi_dmul>
 800c7e0:	a355      	add	r3, pc, #340	; (adr r3, 800c938 <__ieee754_pow+0xa38>)
 800c7e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7e6:	f7f3 fcfd 	bl	80001e4 <__adddf3>
 800c7ea:	4622      	mov	r2, r4
 800c7ec:	462b      	mov	r3, r5
 800c7ee:	f7f3 feaf 	bl	8000550 <__aeabi_dmul>
 800c7f2:	4602      	mov	r2, r0
 800c7f4:	460b      	mov	r3, r1
 800c7f6:	4640      	mov	r0, r8
 800c7f8:	4649      	mov	r1, r9
 800c7fa:	f7f3 fcf1 	bl	80001e0 <__aeabi_dsub>
 800c7fe:	4604      	mov	r4, r0
 800c800:	460d      	mov	r5, r1
 800c802:	4602      	mov	r2, r0
 800c804:	460b      	mov	r3, r1
 800c806:	4640      	mov	r0, r8
 800c808:	4649      	mov	r1, r9
 800c80a:	f7f3 fea1 	bl	8000550 <__aeabi_dmul>
 800c80e:	2200      	movs	r2, #0
 800c810:	ec41 0b19 	vmov	d9, r0, r1
 800c814:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c818:	4620      	mov	r0, r4
 800c81a:	4629      	mov	r1, r5
 800c81c:	f7f3 fce0 	bl	80001e0 <__aeabi_dsub>
 800c820:	4602      	mov	r2, r0
 800c822:	460b      	mov	r3, r1
 800c824:	ec51 0b19 	vmov	r0, r1, d9
 800c828:	f7f3 ffbc 	bl	80007a4 <__aeabi_ddiv>
 800c82c:	4632      	mov	r2, r6
 800c82e:	4604      	mov	r4, r0
 800c830:	460d      	mov	r5, r1
 800c832:	463b      	mov	r3, r7
 800c834:	4640      	mov	r0, r8
 800c836:	4649      	mov	r1, r9
 800c838:	f7f3 fe8a 	bl	8000550 <__aeabi_dmul>
 800c83c:	4632      	mov	r2, r6
 800c83e:	463b      	mov	r3, r7
 800c840:	f7f3 fcd0 	bl	80001e4 <__adddf3>
 800c844:	4602      	mov	r2, r0
 800c846:	460b      	mov	r3, r1
 800c848:	4620      	mov	r0, r4
 800c84a:	4629      	mov	r1, r5
 800c84c:	f7f3 fcc8 	bl	80001e0 <__aeabi_dsub>
 800c850:	4642      	mov	r2, r8
 800c852:	464b      	mov	r3, r9
 800c854:	f7f3 fcc4 	bl	80001e0 <__aeabi_dsub>
 800c858:	460b      	mov	r3, r1
 800c85a:	4602      	mov	r2, r0
 800c85c:	493a      	ldr	r1, [pc, #232]	; (800c948 <__ieee754_pow+0xa48>)
 800c85e:	2000      	movs	r0, #0
 800c860:	f7f3 fcbe 	bl	80001e0 <__aeabi_dsub>
 800c864:	ec41 0b10 	vmov	d0, r0, r1
 800c868:	ee10 3a90 	vmov	r3, s1
 800c86c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c870:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c874:	da2b      	bge.n	800c8ce <__ieee754_pow+0x9ce>
 800c876:	4650      	mov	r0, sl
 800c878:	f001 f856 	bl	800d928 <scalbn>
 800c87c:	ec51 0b10 	vmov	r0, r1, d0
 800c880:	ec53 2b18 	vmov	r2, r3, d8
 800c884:	f7ff bbed 	b.w	800c062 <__ieee754_pow+0x162>
 800c888:	4b30      	ldr	r3, [pc, #192]	; (800c94c <__ieee754_pow+0xa4c>)
 800c88a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c88e:	429e      	cmp	r6, r3
 800c890:	f77f af0c 	ble.w	800c6ac <__ieee754_pow+0x7ac>
 800c894:	4b2e      	ldr	r3, [pc, #184]	; (800c950 <__ieee754_pow+0xa50>)
 800c896:	440b      	add	r3, r1
 800c898:	4303      	orrs	r3, r0
 800c89a:	d009      	beq.n	800c8b0 <__ieee754_pow+0x9b0>
 800c89c:	ec51 0b18 	vmov	r0, r1, d8
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	f7f4 f8c6 	bl	8000a34 <__aeabi_dcmplt>
 800c8a8:	3800      	subs	r0, #0
 800c8aa:	bf18      	it	ne
 800c8ac:	2001      	movne	r0, #1
 800c8ae:	e447      	b.n	800c140 <__ieee754_pow+0x240>
 800c8b0:	4622      	mov	r2, r4
 800c8b2:	462b      	mov	r3, r5
 800c8b4:	f7f3 fc94 	bl	80001e0 <__aeabi_dsub>
 800c8b8:	4642      	mov	r2, r8
 800c8ba:	464b      	mov	r3, r9
 800c8bc:	f7f4 f8ce 	bl	8000a5c <__aeabi_dcmpge>
 800c8c0:	2800      	cmp	r0, #0
 800c8c2:	f43f aef3 	beq.w	800c6ac <__ieee754_pow+0x7ac>
 800c8c6:	e7e9      	b.n	800c89c <__ieee754_pow+0x99c>
 800c8c8:	f04f 0a00 	mov.w	sl, #0
 800c8cc:	e71a      	b.n	800c704 <__ieee754_pow+0x804>
 800c8ce:	ec51 0b10 	vmov	r0, r1, d0
 800c8d2:	4619      	mov	r1, r3
 800c8d4:	e7d4      	b.n	800c880 <__ieee754_pow+0x980>
 800c8d6:	491c      	ldr	r1, [pc, #112]	; (800c948 <__ieee754_pow+0xa48>)
 800c8d8:	2000      	movs	r0, #0
 800c8da:	f7ff bb30 	b.w	800bf3e <__ieee754_pow+0x3e>
 800c8de:	2000      	movs	r0, #0
 800c8e0:	2100      	movs	r1, #0
 800c8e2:	f7ff bb2c 	b.w	800bf3e <__ieee754_pow+0x3e>
 800c8e6:	4630      	mov	r0, r6
 800c8e8:	4639      	mov	r1, r7
 800c8ea:	f7ff bb28 	b.w	800bf3e <__ieee754_pow+0x3e>
 800c8ee:	9204      	str	r2, [sp, #16]
 800c8f0:	f7ff bb7a 	b.w	800bfe8 <__ieee754_pow+0xe8>
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	f7ff bb64 	b.w	800bfc2 <__ieee754_pow+0xc2>
 800c8fa:	bf00      	nop
 800c8fc:	f3af 8000 	nop.w
 800c900:	00000000 	.word	0x00000000
 800c904:	3fe62e43 	.word	0x3fe62e43
 800c908:	fefa39ef 	.word	0xfefa39ef
 800c90c:	3fe62e42 	.word	0x3fe62e42
 800c910:	0ca86c39 	.word	0x0ca86c39
 800c914:	be205c61 	.word	0xbe205c61
 800c918:	72bea4d0 	.word	0x72bea4d0
 800c91c:	3e663769 	.word	0x3e663769
 800c920:	c5d26bf1 	.word	0xc5d26bf1
 800c924:	3ebbbd41 	.word	0x3ebbbd41
 800c928:	af25de2c 	.word	0xaf25de2c
 800c92c:	3f11566a 	.word	0x3f11566a
 800c930:	16bebd93 	.word	0x16bebd93
 800c934:	3f66c16c 	.word	0x3f66c16c
 800c938:	5555553e 	.word	0x5555553e
 800c93c:	3fc55555 	.word	0x3fc55555
 800c940:	3fe00000 	.word	0x3fe00000
 800c944:	000fffff 	.word	0x000fffff
 800c948:	3ff00000 	.word	0x3ff00000
 800c94c:	4090cbff 	.word	0x4090cbff
 800c950:	3f6f3400 	.word	0x3f6f3400
 800c954:	652b82fe 	.word	0x652b82fe
 800c958:	3c971547 	.word	0x3c971547
 800c95c:	00000000 	.word	0x00000000

0800c960 <__ieee754_rem_pio2>:
 800c960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c964:	ed2d 8b02 	vpush	{d8}
 800c968:	ec55 4b10 	vmov	r4, r5, d0
 800c96c:	4bca      	ldr	r3, [pc, #808]	; (800cc98 <__ieee754_rem_pio2+0x338>)
 800c96e:	b08b      	sub	sp, #44	; 0x2c
 800c970:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800c974:	4598      	cmp	r8, r3
 800c976:	4682      	mov	sl, r0
 800c978:	9502      	str	r5, [sp, #8]
 800c97a:	dc08      	bgt.n	800c98e <__ieee754_rem_pio2+0x2e>
 800c97c:	2200      	movs	r2, #0
 800c97e:	2300      	movs	r3, #0
 800c980:	ed80 0b00 	vstr	d0, [r0]
 800c984:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c988:	f04f 0b00 	mov.w	fp, #0
 800c98c:	e028      	b.n	800c9e0 <__ieee754_rem_pio2+0x80>
 800c98e:	4bc3      	ldr	r3, [pc, #780]	; (800cc9c <__ieee754_rem_pio2+0x33c>)
 800c990:	4598      	cmp	r8, r3
 800c992:	dc78      	bgt.n	800ca86 <__ieee754_rem_pio2+0x126>
 800c994:	9b02      	ldr	r3, [sp, #8]
 800c996:	4ec2      	ldr	r6, [pc, #776]	; (800cca0 <__ieee754_rem_pio2+0x340>)
 800c998:	2b00      	cmp	r3, #0
 800c99a:	ee10 0a10 	vmov	r0, s0
 800c99e:	a3b0      	add	r3, pc, #704	; (adr r3, 800cc60 <__ieee754_rem_pio2+0x300>)
 800c9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a4:	4629      	mov	r1, r5
 800c9a6:	dd39      	ble.n	800ca1c <__ieee754_rem_pio2+0xbc>
 800c9a8:	f7f3 fc1a 	bl	80001e0 <__aeabi_dsub>
 800c9ac:	45b0      	cmp	r8, r6
 800c9ae:	4604      	mov	r4, r0
 800c9b0:	460d      	mov	r5, r1
 800c9b2:	d01b      	beq.n	800c9ec <__ieee754_rem_pio2+0x8c>
 800c9b4:	a3ac      	add	r3, pc, #688	; (adr r3, 800cc68 <__ieee754_rem_pio2+0x308>)
 800c9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ba:	f7f3 fc11 	bl	80001e0 <__aeabi_dsub>
 800c9be:	4602      	mov	r2, r0
 800c9c0:	460b      	mov	r3, r1
 800c9c2:	e9ca 2300 	strd	r2, r3, [sl]
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	4629      	mov	r1, r5
 800c9ca:	f7f3 fc09 	bl	80001e0 <__aeabi_dsub>
 800c9ce:	a3a6      	add	r3, pc, #664	; (adr r3, 800cc68 <__ieee754_rem_pio2+0x308>)
 800c9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d4:	f7f3 fc04 	bl	80001e0 <__aeabi_dsub>
 800c9d8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c9dc:	f04f 0b01 	mov.w	fp, #1
 800c9e0:	4658      	mov	r0, fp
 800c9e2:	b00b      	add	sp, #44	; 0x2c
 800c9e4:	ecbd 8b02 	vpop	{d8}
 800c9e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ec:	a3a0      	add	r3, pc, #640	; (adr r3, 800cc70 <__ieee754_rem_pio2+0x310>)
 800c9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f2:	f7f3 fbf5 	bl	80001e0 <__aeabi_dsub>
 800c9f6:	a3a0      	add	r3, pc, #640	; (adr r3, 800cc78 <__ieee754_rem_pio2+0x318>)
 800c9f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9fc:	4604      	mov	r4, r0
 800c9fe:	460d      	mov	r5, r1
 800ca00:	f7f3 fbee 	bl	80001e0 <__aeabi_dsub>
 800ca04:	4602      	mov	r2, r0
 800ca06:	460b      	mov	r3, r1
 800ca08:	e9ca 2300 	strd	r2, r3, [sl]
 800ca0c:	4620      	mov	r0, r4
 800ca0e:	4629      	mov	r1, r5
 800ca10:	f7f3 fbe6 	bl	80001e0 <__aeabi_dsub>
 800ca14:	a398      	add	r3, pc, #608	; (adr r3, 800cc78 <__ieee754_rem_pio2+0x318>)
 800ca16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca1a:	e7db      	b.n	800c9d4 <__ieee754_rem_pio2+0x74>
 800ca1c:	f7f3 fbe2 	bl	80001e4 <__adddf3>
 800ca20:	45b0      	cmp	r8, r6
 800ca22:	4604      	mov	r4, r0
 800ca24:	460d      	mov	r5, r1
 800ca26:	d016      	beq.n	800ca56 <__ieee754_rem_pio2+0xf6>
 800ca28:	a38f      	add	r3, pc, #572	; (adr r3, 800cc68 <__ieee754_rem_pio2+0x308>)
 800ca2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca2e:	f7f3 fbd9 	bl	80001e4 <__adddf3>
 800ca32:	4602      	mov	r2, r0
 800ca34:	460b      	mov	r3, r1
 800ca36:	e9ca 2300 	strd	r2, r3, [sl]
 800ca3a:	4620      	mov	r0, r4
 800ca3c:	4629      	mov	r1, r5
 800ca3e:	f7f3 fbcf 	bl	80001e0 <__aeabi_dsub>
 800ca42:	a389      	add	r3, pc, #548	; (adr r3, 800cc68 <__ieee754_rem_pio2+0x308>)
 800ca44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca48:	f7f3 fbcc 	bl	80001e4 <__adddf3>
 800ca4c:	f04f 3bff 	mov.w	fp, #4294967295
 800ca50:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ca54:	e7c4      	b.n	800c9e0 <__ieee754_rem_pio2+0x80>
 800ca56:	a386      	add	r3, pc, #536	; (adr r3, 800cc70 <__ieee754_rem_pio2+0x310>)
 800ca58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca5c:	f7f3 fbc2 	bl	80001e4 <__adddf3>
 800ca60:	a385      	add	r3, pc, #532	; (adr r3, 800cc78 <__ieee754_rem_pio2+0x318>)
 800ca62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca66:	4604      	mov	r4, r0
 800ca68:	460d      	mov	r5, r1
 800ca6a:	f7f3 fbbb 	bl	80001e4 <__adddf3>
 800ca6e:	4602      	mov	r2, r0
 800ca70:	460b      	mov	r3, r1
 800ca72:	e9ca 2300 	strd	r2, r3, [sl]
 800ca76:	4620      	mov	r0, r4
 800ca78:	4629      	mov	r1, r5
 800ca7a:	f7f3 fbb1 	bl	80001e0 <__aeabi_dsub>
 800ca7e:	a37e      	add	r3, pc, #504	; (adr r3, 800cc78 <__ieee754_rem_pio2+0x318>)
 800ca80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca84:	e7e0      	b.n	800ca48 <__ieee754_rem_pio2+0xe8>
 800ca86:	4b87      	ldr	r3, [pc, #540]	; (800cca4 <__ieee754_rem_pio2+0x344>)
 800ca88:	4598      	cmp	r8, r3
 800ca8a:	f300 80d9 	bgt.w	800cc40 <__ieee754_rem_pio2+0x2e0>
 800ca8e:	f000 ff2d 	bl	800d8ec <fabs>
 800ca92:	ec55 4b10 	vmov	r4, r5, d0
 800ca96:	ee10 0a10 	vmov	r0, s0
 800ca9a:	a379      	add	r3, pc, #484	; (adr r3, 800cc80 <__ieee754_rem_pio2+0x320>)
 800ca9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa0:	4629      	mov	r1, r5
 800caa2:	f7f3 fd55 	bl	8000550 <__aeabi_dmul>
 800caa6:	4b80      	ldr	r3, [pc, #512]	; (800cca8 <__ieee754_rem_pio2+0x348>)
 800caa8:	2200      	movs	r2, #0
 800caaa:	f7f3 fb9b 	bl	80001e4 <__adddf3>
 800caae:	f7f3 ffff 	bl	8000ab0 <__aeabi_d2iz>
 800cab2:	4683      	mov	fp, r0
 800cab4:	f7f3 fce2 	bl	800047c <__aeabi_i2d>
 800cab8:	4602      	mov	r2, r0
 800caba:	460b      	mov	r3, r1
 800cabc:	ec43 2b18 	vmov	d8, r2, r3
 800cac0:	a367      	add	r3, pc, #412	; (adr r3, 800cc60 <__ieee754_rem_pio2+0x300>)
 800cac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac6:	f7f3 fd43 	bl	8000550 <__aeabi_dmul>
 800caca:	4602      	mov	r2, r0
 800cacc:	460b      	mov	r3, r1
 800cace:	4620      	mov	r0, r4
 800cad0:	4629      	mov	r1, r5
 800cad2:	f7f3 fb85 	bl	80001e0 <__aeabi_dsub>
 800cad6:	a364      	add	r3, pc, #400	; (adr r3, 800cc68 <__ieee754_rem_pio2+0x308>)
 800cad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cadc:	4606      	mov	r6, r0
 800cade:	460f      	mov	r7, r1
 800cae0:	ec51 0b18 	vmov	r0, r1, d8
 800cae4:	f7f3 fd34 	bl	8000550 <__aeabi_dmul>
 800cae8:	f1bb 0f1f 	cmp.w	fp, #31
 800caec:	4604      	mov	r4, r0
 800caee:	460d      	mov	r5, r1
 800caf0:	dc0d      	bgt.n	800cb0e <__ieee754_rem_pio2+0x1ae>
 800caf2:	4b6e      	ldr	r3, [pc, #440]	; (800ccac <__ieee754_rem_pio2+0x34c>)
 800caf4:	f10b 32ff 	add.w	r2, fp, #4294967295
 800caf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cafc:	4543      	cmp	r3, r8
 800cafe:	d006      	beq.n	800cb0e <__ieee754_rem_pio2+0x1ae>
 800cb00:	4622      	mov	r2, r4
 800cb02:	462b      	mov	r3, r5
 800cb04:	4630      	mov	r0, r6
 800cb06:	4639      	mov	r1, r7
 800cb08:	f7f3 fb6a 	bl	80001e0 <__aeabi_dsub>
 800cb0c:	e00f      	b.n	800cb2e <__ieee754_rem_pio2+0x1ce>
 800cb0e:	462b      	mov	r3, r5
 800cb10:	4622      	mov	r2, r4
 800cb12:	4630      	mov	r0, r6
 800cb14:	4639      	mov	r1, r7
 800cb16:	f7f3 fb63 	bl	80001e0 <__aeabi_dsub>
 800cb1a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cb1e:	9303      	str	r3, [sp, #12]
 800cb20:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cb24:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800cb28:	f1b8 0f10 	cmp.w	r8, #16
 800cb2c:	dc02      	bgt.n	800cb34 <__ieee754_rem_pio2+0x1d4>
 800cb2e:	e9ca 0100 	strd	r0, r1, [sl]
 800cb32:	e039      	b.n	800cba8 <__ieee754_rem_pio2+0x248>
 800cb34:	a34e      	add	r3, pc, #312	; (adr r3, 800cc70 <__ieee754_rem_pio2+0x310>)
 800cb36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb3a:	ec51 0b18 	vmov	r0, r1, d8
 800cb3e:	f7f3 fd07 	bl	8000550 <__aeabi_dmul>
 800cb42:	4604      	mov	r4, r0
 800cb44:	460d      	mov	r5, r1
 800cb46:	4602      	mov	r2, r0
 800cb48:	460b      	mov	r3, r1
 800cb4a:	4630      	mov	r0, r6
 800cb4c:	4639      	mov	r1, r7
 800cb4e:	f7f3 fb47 	bl	80001e0 <__aeabi_dsub>
 800cb52:	4602      	mov	r2, r0
 800cb54:	460b      	mov	r3, r1
 800cb56:	4680      	mov	r8, r0
 800cb58:	4689      	mov	r9, r1
 800cb5a:	4630      	mov	r0, r6
 800cb5c:	4639      	mov	r1, r7
 800cb5e:	f7f3 fb3f 	bl	80001e0 <__aeabi_dsub>
 800cb62:	4622      	mov	r2, r4
 800cb64:	462b      	mov	r3, r5
 800cb66:	f7f3 fb3b 	bl	80001e0 <__aeabi_dsub>
 800cb6a:	a343      	add	r3, pc, #268	; (adr r3, 800cc78 <__ieee754_rem_pio2+0x318>)
 800cb6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb70:	4604      	mov	r4, r0
 800cb72:	460d      	mov	r5, r1
 800cb74:	ec51 0b18 	vmov	r0, r1, d8
 800cb78:	f7f3 fcea 	bl	8000550 <__aeabi_dmul>
 800cb7c:	4622      	mov	r2, r4
 800cb7e:	462b      	mov	r3, r5
 800cb80:	f7f3 fb2e 	bl	80001e0 <__aeabi_dsub>
 800cb84:	4602      	mov	r2, r0
 800cb86:	460b      	mov	r3, r1
 800cb88:	4604      	mov	r4, r0
 800cb8a:	460d      	mov	r5, r1
 800cb8c:	4640      	mov	r0, r8
 800cb8e:	4649      	mov	r1, r9
 800cb90:	f7f3 fb26 	bl	80001e0 <__aeabi_dsub>
 800cb94:	9a03      	ldr	r2, [sp, #12]
 800cb96:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cb9a:	1ad3      	subs	r3, r2, r3
 800cb9c:	2b31      	cmp	r3, #49	; 0x31
 800cb9e:	dc24      	bgt.n	800cbea <__ieee754_rem_pio2+0x28a>
 800cba0:	e9ca 0100 	strd	r0, r1, [sl]
 800cba4:	4646      	mov	r6, r8
 800cba6:	464f      	mov	r7, r9
 800cba8:	e9da 8900 	ldrd	r8, r9, [sl]
 800cbac:	4630      	mov	r0, r6
 800cbae:	4642      	mov	r2, r8
 800cbb0:	464b      	mov	r3, r9
 800cbb2:	4639      	mov	r1, r7
 800cbb4:	f7f3 fb14 	bl	80001e0 <__aeabi_dsub>
 800cbb8:	462b      	mov	r3, r5
 800cbba:	4622      	mov	r2, r4
 800cbbc:	f7f3 fb10 	bl	80001e0 <__aeabi_dsub>
 800cbc0:	9b02      	ldr	r3, [sp, #8]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cbc8:	f6bf af0a 	bge.w	800c9e0 <__ieee754_rem_pio2+0x80>
 800cbcc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800cbd0:	f8ca 3004 	str.w	r3, [sl, #4]
 800cbd4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cbd8:	f8ca 8000 	str.w	r8, [sl]
 800cbdc:	f8ca 0008 	str.w	r0, [sl, #8]
 800cbe0:	f8ca 300c 	str.w	r3, [sl, #12]
 800cbe4:	f1cb 0b00 	rsb	fp, fp, #0
 800cbe8:	e6fa      	b.n	800c9e0 <__ieee754_rem_pio2+0x80>
 800cbea:	a327      	add	r3, pc, #156	; (adr r3, 800cc88 <__ieee754_rem_pio2+0x328>)
 800cbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbf0:	ec51 0b18 	vmov	r0, r1, d8
 800cbf4:	f7f3 fcac 	bl	8000550 <__aeabi_dmul>
 800cbf8:	4604      	mov	r4, r0
 800cbfa:	460d      	mov	r5, r1
 800cbfc:	4602      	mov	r2, r0
 800cbfe:	460b      	mov	r3, r1
 800cc00:	4640      	mov	r0, r8
 800cc02:	4649      	mov	r1, r9
 800cc04:	f7f3 faec 	bl	80001e0 <__aeabi_dsub>
 800cc08:	4602      	mov	r2, r0
 800cc0a:	460b      	mov	r3, r1
 800cc0c:	4606      	mov	r6, r0
 800cc0e:	460f      	mov	r7, r1
 800cc10:	4640      	mov	r0, r8
 800cc12:	4649      	mov	r1, r9
 800cc14:	f7f3 fae4 	bl	80001e0 <__aeabi_dsub>
 800cc18:	4622      	mov	r2, r4
 800cc1a:	462b      	mov	r3, r5
 800cc1c:	f7f3 fae0 	bl	80001e0 <__aeabi_dsub>
 800cc20:	a31b      	add	r3, pc, #108	; (adr r3, 800cc90 <__ieee754_rem_pio2+0x330>)
 800cc22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc26:	4604      	mov	r4, r0
 800cc28:	460d      	mov	r5, r1
 800cc2a:	ec51 0b18 	vmov	r0, r1, d8
 800cc2e:	f7f3 fc8f 	bl	8000550 <__aeabi_dmul>
 800cc32:	4622      	mov	r2, r4
 800cc34:	462b      	mov	r3, r5
 800cc36:	f7f3 fad3 	bl	80001e0 <__aeabi_dsub>
 800cc3a:	4604      	mov	r4, r0
 800cc3c:	460d      	mov	r5, r1
 800cc3e:	e75f      	b.n	800cb00 <__ieee754_rem_pio2+0x1a0>
 800cc40:	4b1b      	ldr	r3, [pc, #108]	; (800ccb0 <__ieee754_rem_pio2+0x350>)
 800cc42:	4598      	cmp	r8, r3
 800cc44:	dd36      	ble.n	800ccb4 <__ieee754_rem_pio2+0x354>
 800cc46:	ee10 2a10 	vmov	r2, s0
 800cc4a:	462b      	mov	r3, r5
 800cc4c:	4620      	mov	r0, r4
 800cc4e:	4629      	mov	r1, r5
 800cc50:	f7f3 fac6 	bl	80001e0 <__aeabi_dsub>
 800cc54:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cc58:	e9ca 0100 	strd	r0, r1, [sl]
 800cc5c:	e694      	b.n	800c988 <__ieee754_rem_pio2+0x28>
 800cc5e:	bf00      	nop
 800cc60:	54400000 	.word	0x54400000
 800cc64:	3ff921fb 	.word	0x3ff921fb
 800cc68:	1a626331 	.word	0x1a626331
 800cc6c:	3dd0b461 	.word	0x3dd0b461
 800cc70:	1a600000 	.word	0x1a600000
 800cc74:	3dd0b461 	.word	0x3dd0b461
 800cc78:	2e037073 	.word	0x2e037073
 800cc7c:	3ba3198a 	.word	0x3ba3198a
 800cc80:	6dc9c883 	.word	0x6dc9c883
 800cc84:	3fe45f30 	.word	0x3fe45f30
 800cc88:	2e000000 	.word	0x2e000000
 800cc8c:	3ba3198a 	.word	0x3ba3198a
 800cc90:	252049c1 	.word	0x252049c1
 800cc94:	397b839a 	.word	0x397b839a
 800cc98:	3fe921fb 	.word	0x3fe921fb
 800cc9c:	4002d97b 	.word	0x4002d97b
 800cca0:	3ff921fb 	.word	0x3ff921fb
 800cca4:	413921fb 	.word	0x413921fb
 800cca8:	3fe00000 	.word	0x3fe00000
 800ccac:	0800daa8 	.word	0x0800daa8
 800ccb0:	7fefffff 	.word	0x7fefffff
 800ccb4:	ea4f 5428 	mov.w	r4, r8, asr #20
 800ccb8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800ccbc:	ee10 0a10 	vmov	r0, s0
 800ccc0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800ccc4:	ee10 6a10 	vmov	r6, s0
 800ccc8:	460f      	mov	r7, r1
 800ccca:	f7f3 fef1 	bl	8000ab0 <__aeabi_d2iz>
 800ccce:	f7f3 fbd5 	bl	800047c <__aeabi_i2d>
 800ccd2:	4602      	mov	r2, r0
 800ccd4:	460b      	mov	r3, r1
 800ccd6:	4630      	mov	r0, r6
 800ccd8:	4639      	mov	r1, r7
 800ccda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ccde:	f7f3 fa7f 	bl	80001e0 <__aeabi_dsub>
 800cce2:	4b23      	ldr	r3, [pc, #140]	; (800cd70 <__ieee754_rem_pio2+0x410>)
 800cce4:	2200      	movs	r2, #0
 800cce6:	f7f3 fc33 	bl	8000550 <__aeabi_dmul>
 800ccea:	460f      	mov	r7, r1
 800ccec:	4606      	mov	r6, r0
 800ccee:	f7f3 fedf 	bl	8000ab0 <__aeabi_d2iz>
 800ccf2:	f7f3 fbc3 	bl	800047c <__aeabi_i2d>
 800ccf6:	4602      	mov	r2, r0
 800ccf8:	460b      	mov	r3, r1
 800ccfa:	4630      	mov	r0, r6
 800ccfc:	4639      	mov	r1, r7
 800ccfe:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cd02:	f7f3 fa6d 	bl	80001e0 <__aeabi_dsub>
 800cd06:	4b1a      	ldr	r3, [pc, #104]	; (800cd70 <__ieee754_rem_pio2+0x410>)
 800cd08:	2200      	movs	r2, #0
 800cd0a:	f7f3 fc21 	bl	8000550 <__aeabi_dmul>
 800cd0e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cd12:	ad04      	add	r5, sp, #16
 800cd14:	f04f 0803 	mov.w	r8, #3
 800cd18:	46a9      	mov	r9, r5
 800cd1a:	2600      	movs	r6, #0
 800cd1c:	2700      	movs	r7, #0
 800cd1e:	4632      	mov	r2, r6
 800cd20:	463b      	mov	r3, r7
 800cd22:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800cd26:	46c3      	mov	fp, r8
 800cd28:	3d08      	subs	r5, #8
 800cd2a:	f108 38ff 	add.w	r8, r8, #4294967295
 800cd2e:	f7f3 fe77 	bl	8000a20 <__aeabi_dcmpeq>
 800cd32:	2800      	cmp	r0, #0
 800cd34:	d1f3      	bne.n	800cd1e <__ieee754_rem_pio2+0x3be>
 800cd36:	4b0f      	ldr	r3, [pc, #60]	; (800cd74 <__ieee754_rem_pio2+0x414>)
 800cd38:	9301      	str	r3, [sp, #4]
 800cd3a:	2302      	movs	r3, #2
 800cd3c:	9300      	str	r3, [sp, #0]
 800cd3e:	4622      	mov	r2, r4
 800cd40:	465b      	mov	r3, fp
 800cd42:	4651      	mov	r1, sl
 800cd44:	4648      	mov	r0, r9
 800cd46:	f000 f993 	bl	800d070 <__kernel_rem_pio2>
 800cd4a:	9b02      	ldr	r3, [sp, #8]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	4683      	mov	fp, r0
 800cd50:	f6bf ae46 	bge.w	800c9e0 <__ieee754_rem_pio2+0x80>
 800cd54:	e9da 2100 	ldrd	r2, r1, [sl]
 800cd58:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cd5c:	e9ca 2300 	strd	r2, r3, [sl]
 800cd60:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800cd64:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cd68:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800cd6c:	e73a      	b.n	800cbe4 <__ieee754_rem_pio2+0x284>
 800cd6e:	bf00      	nop
 800cd70:	41700000 	.word	0x41700000
 800cd74:	0800db28 	.word	0x0800db28

0800cd78 <__ieee754_sqrt>:
 800cd78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd7c:	ec55 4b10 	vmov	r4, r5, d0
 800cd80:	4e55      	ldr	r6, [pc, #340]	; (800ced8 <__ieee754_sqrt+0x160>)
 800cd82:	43ae      	bics	r6, r5
 800cd84:	ee10 0a10 	vmov	r0, s0
 800cd88:	ee10 3a10 	vmov	r3, s0
 800cd8c:	462a      	mov	r2, r5
 800cd8e:	4629      	mov	r1, r5
 800cd90:	d110      	bne.n	800cdb4 <__ieee754_sqrt+0x3c>
 800cd92:	ee10 2a10 	vmov	r2, s0
 800cd96:	462b      	mov	r3, r5
 800cd98:	f7f3 fbda 	bl	8000550 <__aeabi_dmul>
 800cd9c:	4602      	mov	r2, r0
 800cd9e:	460b      	mov	r3, r1
 800cda0:	4620      	mov	r0, r4
 800cda2:	4629      	mov	r1, r5
 800cda4:	f7f3 fa1e 	bl	80001e4 <__adddf3>
 800cda8:	4604      	mov	r4, r0
 800cdaa:	460d      	mov	r5, r1
 800cdac:	ec45 4b10 	vmov	d0, r4, r5
 800cdb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdb4:	2d00      	cmp	r5, #0
 800cdb6:	dc10      	bgt.n	800cdda <__ieee754_sqrt+0x62>
 800cdb8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cdbc:	4330      	orrs	r0, r6
 800cdbe:	d0f5      	beq.n	800cdac <__ieee754_sqrt+0x34>
 800cdc0:	b15d      	cbz	r5, 800cdda <__ieee754_sqrt+0x62>
 800cdc2:	ee10 2a10 	vmov	r2, s0
 800cdc6:	462b      	mov	r3, r5
 800cdc8:	ee10 0a10 	vmov	r0, s0
 800cdcc:	f7f3 fa08 	bl	80001e0 <__aeabi_dsub>
 800cdd0:	4602      	mov	r2, r0
 800cdd2:	460b      	mov	r3, r1
 800cdd4:	f7f3 fce6 	bl	80007a4 <__aeabi_ddiv>
 800cdd8:	e7e6      	b.n	800cda8 <__ieee754_sqrt+0x30>
 800cdda:	1512      	asrs	r2, r2, #20
 800cddc:	d074      	beq.n	800cec8 <__ieee754_sqrt+0x150>
 800cdde:	07d4      	lsls	r4, r2, #31
 800cde0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800cde4:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800cde8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800cdec:	bf5e      	ittt	pl
 800cdee:	0fda      	lsrpl	r2, r3, #31
 800cdf0:	005b      	lslpl	r3, r3, #1
 800cdf2:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800cdf6:	2400      	movs	r4, #0
 800cdf8:	0fda      	lsrs	r2, r3, #31
 800cdfa:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800cdfe:	107f      	asrs	r7, r7, #1
 800ce00:	005b      	lsls	r3, r3, #1
 800ce02:	2516      	movs	r5, #22
 800ce04:	4620      	mov	r0, r4
 800ce06:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800ce0a:	1886      	adds	r6, r0, r2
 800ce0c:	428e      	cmp	r6, r1
 800ce0e:	bfde      	ittt	le
 800ce10:	1b89      	suble	r1, r1, r6
 800ce12:	18b0      	addle	r0, r6, r2
 800ce14:	18a4      	addle	r4, r4, r2
 800ce16:	0049      	lsls	r1, r1, #1
 800ce18:	3d01      	subs	r5, #1
 800ce1a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800ce1e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800ce22:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ce26:	d1f0      	bne.n	800ce0a <__ieee754_sqrt+0x92>
 800ce28:	462a      	mov	r2, r5
 800ce2a:	f04f 0e20 	mov.w	lr, #32
 800ce2e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ce32:	4281      	cmp	r1, r0
 800ce34:	eb06 0c05 	add.w	ip, r6, r5
 800ce38:	dc02      	bgt.n	800ce40 <__ieee754_sqrt+0xc8>
 800ce3a:	d113      	bne.n	800ce64 <__ieee754_sqrt+0xec>
 800ce3c:	459c      	cmp	ip, r3
 800ce3e:	d811      	bhi.n	800ce64 <__ieee754_sqrt+0xec>
 800ce40:	f1bc 0f00 	cmp.w	ip, #0
 800ce44:	eb0c 0506 	add.w	r5, ip, r6
 800ce48:	da43      	bge.n	800ced2 <__ieee754_sqrt+0x15a>
 800ce4a:	2d00      	cmp	r5, #0
 800ce4c:	db41      	blt.n	800ced2 <__ieee754_sqrt+0x15a>
 800ce4e:	f100 0801 	add.w	r8, r0, #1
 800ce52:	1a09      	subs	r1, r1, r0
 800ce54:	459c      	cmp	ip, r3
 800ce56:	bf88      	it	hi
 800ce58:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800ce5c:	eba3 030c 	sub.w	r3, r3, ip
 800ce60:	4432      	add	r2, r6
 800ce62:	4640      	mov	r0, r8
 800ce64:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800ce68:	f1be 0e01 	subs.w	lr, lr, #1
 800ce6c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800ce70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ce74:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800ce78:	d1db      	bne.n	800ce32 <__ieee754_sqrt+0xba>
 800ce7a:	430b      	orrs	r3, r1
 800ce7c:	d006      	beq.n	800ce8c <__ieee754_sqrt+0x114>
 800ce7e:	1c50      	adds	r0, r2, #1
 800ce80:	bf13      	iteet	ne
 800ce82:	3201      	addne	r2, #1
 800ce84:	3401      	addeq	r4, #1
 800ce86:	4672      	moveq	r2, lr
 800ce88:	f022 0201 	bicne.w	r2, r2, #1
 800ce8c:	1063      	asrs	r3, r4, #1
 800ce8e:	0852      	lsrs	r2, r2, #1
 800ce90:	07e1      	lsls	r1, r4, #31
 800ce92:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800ce96:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800ce9a:	bf48      	it	mi
 800ce9c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800cea0:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800cea4:	4614      	mov	r4, r2
 800cea6:	e781      	b.n	800cdac <__ieee754_sqrt+0x34>
 800cea8:	0ad9      	lsrs	r1, r3, #11
 800ceaa:	3815      	subs	r0, #21
 800ceac:	055b      	lsls	r3, r3, #21
 800ceae:	2900      	cmp	r1, #0
 800ceb0:	d0fa      	beq.n	800cea8 <__ieee754_sqrt+0x130>
 800ceb2:	02cd      	lsls	r5, r1, #11
 800ceb4:	d50a      	bpl.n	800cecc <__ieee754_sqrt+0x154>
 800ceb6:	f1c2 0420 	rsb	r4, r2, #32
 800ceba:	fa23 f404 	lsr.w	r4, r3, r4
 800cebe:	1e55      	subs	r5, r2, #1
 800cec0:	4093      	lsls	r3, r2
 800cec2:	4321      	orrs	r1, r4
 800cec4:	1b42      	subs	r2, r0, r5
 800cec6:	e78a      	b.n	800cdde <__ieee754_sqrt+0x66>
 800cec8:	4610      	mov	r0, r2
 800ceca:	e7f0      	b.n	800ceae <__ieee754_sqrt+0x136>
 800cecc:	0049      	lsls	r1, r1, #1
 800cece:	3201      	adds	r2, #1
 800ced0:	e7ef      	b.n	800ceb2 <__ieee754_sqrt+0x13a>
 800ced2:	4680      	mov	r8, r0
 800ced4:	e7bd      	b.n	800ce52 <__ieee754_sqrt+0xda>
 800ced6:	bf00      	nop
 800ced8:	7ff00000 	.word	0x7ff00000
 800cedc:	00000000 	.word	0x00000000

0800cee0 <__kernel_cos>:
 800cee0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cee4:	ec57 6b10 	vmov	r6, r7, d0
 800cee8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800ceec:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800cef0:	ed8d 1b00 	vstr	d1, [sp]
 800cef4:	da07      	bge.n	800cf06 <__kernel_cos+0x26>
 800cef6:	ee10 0a10 	vmov	r0, s0
 800cefa:	4639      	mov	r1, r7
 800cefc:	f7f3 fdd8 	bl	8000ab0 <__aeabi_d2iz>
 800cf00:	2800      	cmp	r0, #0
 800cf02:	f000 8088 	beq.w	800d016 <__kernel_cos+0x136>
 800cf06:	4632      	mov	r2, r6
 800cf08:	463b      	mov	r3, r7
 800cf0a:	4630      	mov	r0, r6
 800cf0c:	4639      	mov	r1, r7
 800cf0e:	f7f3 fb1f 	bl	8000550 <__aeabi_dmul>
 800cf12:	4b51      	ldr	r3, [pc, #324]	; (800d058 <__kernel_cos+0x178>)
 800cf14:	2200      	movs	r2, #0
 800cf16:	4604      	mov	r4, r0
 800cf18:	460d      	mov	r5, r1
 800cf1a:	f7f3 fb19 	bl	8000550 <__aeabi_dmul>
 800cf1e:	a340      	add	r3, pc, #256	; (adr r3, 800d020 <__kernel_cos+0x140>)
 800cf20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf24:	4682      	mov	sl, r0
 800cf26:	468b      	mov	fp, r1
 800cf28:	4620      	mov	r0, r4
 800cf2a:	4629      	mov	r1, r5
 800cf2c:	f7f3 fb10 	bl	8000550 <__aeabi_dmul>
 800cf30:	a33d      	add	r3, pc, #244	; (adr r3, 800d028 <__kernel_cos+0x148>)
 800cf32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf36:	f7f3 f955 	bl	80001e4 <__adddf3>
 800cf3a:	4622      	mov	r2, r4
 800cf3c:	462b      	mov	r3, r5
 800cf3e:	f7f3 fb07 	bl	8000550 <__aeabi_dmul>
 800cf42:	a33b      	add	r3, pc, #236	; (adr r3, 800d030 <__kernel_cos+0x150>)
 800cf44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf48:	f7f3 f94a 	bl	80001e0 <__aeabi_dsub>
 800cf4c:	4622      	mov	r2, r4
 800cf4e:	462b      	mov	r3, r5
 800cf50:	f7f3 fafe 	bl	8000550 <__aeabi_dmul>
 800cf54:	a338      	add	r3, pc, #224	; (adr r3, 800d038 <__kernel_cos+0x158>)
 800cf56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf5a:	f7f3 f943 	bl	80001e4 <__adddf3>
 800cf5e:	4622      	mov	r2, r4
 800cf60:	462b      	mov	r3, r5
 800cf62:	f7f3 faf5 	bl	8000550 <__aeabi_dmul>
 800cf66:	a336      	add	r3, pc, #216	; (adr r3, 800d040 <__kernel_cos+0x160>)
 800cf68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf6c:	f7f3 f938 	bl	80001e0 <__aeabi_dsub>
 800cf70:	4622      	mov	r2, r4
 800cf72:	462b      	mov	r3, r5
 800cf74:	f7f3 faec 	bl	8000550 <__aeabi_dmul>
 800cf78:	a333      	add	r3, pc, #204	; (adr r3, 800d048 <__kernel_cos+0x168>)
 800cf7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf7e:	f7f3 f931 	bl	80001e4 <__adddf3>
 800cf82:	4622      	mov	r2, r4
 800cf84:	462b      	mov	r3, r5
 800cf86:	f7f3 fae3 	bl	8000550 <__aeabi_dmul>
 800cf8a:	4622      	mov	r2, r4
 800cf8c:	462b      	mov	r3, r5
 800cf8e:	f7f3 fadf 	bl	8000550 <__aeabi_dmul>
 800cf92:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf96:	4604      	mov	r4, r0
 800cf98:	460d      	mov	r5, r1
 800cf9a:	4630      	mov	r0, r6
 800cf9c:	4639      	mov	r1, r7
 800cf9e:	f7f3 fad7 	bl	8000550 <__aeabi_dmul>
 800cfa2:	460b      	mov	r3, r1
 800cfa4:	4602      	mov	r2, r0
 800cfa6:	4629      	mov	r1, r5
 800cfa8:	4620      	mov	r0, r4
 800cfaa:	f7f3 f919 	bl	80001e0 <__aeabi_dsub>
 800cfae:	4b2b      	ldr	r3, [pc, #172]	; (800d05c <__kernel_cos+0x17c>)
 800cfb0:	4598      	cmp	r8, r3
 800cfb2:	4606      	mov	r6, r0
 800cfb4:	460f      	mov	r7, r1
 800cfb6:	dc10      	bgt.n	800cfda <__kernel_cos+0xfa>
 800cfb8:	4602      	mov	r2, r0
 800cfba:	460b      	mov	r3, r1
 800cfbc:	4650      	mov	r0, sl
 800cfbe:	4659      	mov	r1, fp
 800cfc0:	f7f3 f90e 	bl	80001e0 <__aeabi_dsub>
 800cfc4:	460b      	mov	r3, r1
 800cfc6:	4926      	ldr	r1, [pc, #152]	; (800d060 <__kernel_cos+0x180>)
 800cfc8:	4602      	mov	r2, r0
 800cfca:	2000      	movs	r0, #0
 800cfcc:	f7f3 f908 	bl	80001e0 <__aeabi_dsub>
 800cfd0:	ec41 0b10 	vmov	d0, r0, r1
 800cfd4:	b003      	add	sp, #12
 800cfd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfda:	4b22      	ldr	r3, [pc, #136]	; (800d064 <__kernel_cos+0x184>)
 800cfdc:	4920      	ldr	r1, [pc, #128]	; (800d060 <__kernel_cos+0x180>)
 800cfde:	4598      	cmp	r8, r3
 800cfe0:	bfcc      	ite	gt
 800cfe2:	4d21      	ldrgt	r5, [pc, #132]	; (800d068 <__kernel_cos+0x188>)
 800cfe4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800cfe8:	2400      	movs	r4, #0
 800cfea:	4622      	mov	r2, r4
 800cfec:	462b      	mov	r3, r5
 800cfee:	2000      	movs	r0, #0
 800cff0:	f7f3 f8f6 	bl	80001e0 <__aeabi_dsub>
 800cff4:	4622      	mov	r2, r4
 800cff6:	4680      	mov	r8, r0
 800cff8:	4689      	mov	r9, r1
 800cffa:	462b      	mov	r3, r5
 800cffc:	4650      	mov	r0, sl
 800cffe:	4659      	mov	r1, fp
 800d000:	f7f3 f8ee 	bl	80001e0 <__aeabi_dsub>
 800d004:	4632      	mov	r2, r6
 800d006:	463b      	mov	r3, r7
 800d008:	f7f3 f8ea 	bl	80001e0 <__aeabi_dsub>
 800d00c:	4602      	mov	r2, r0
 800d00e:	460b      	mov	r3, r1
 800d010:	4640      	mov	r0, r8
 800d012:	4649      	mov	r1, r9
 800d014:	e7da      	b.n	800cfcc <__kernel_cos+0xec>
 800d016:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800d050 <__kernel_cos+0x170>
 800d01a:	e7db      	b.n	800cfd4 <__kernel_cos+0xf4>
 800d01c:	f3af 8000 	nop.w
 800d020:	be8838d4 	.word	0xbe8838d4
 800d024:	bda8fae9 	.word	0xbda8fae9
 800d028:	bdb4b1c4 	.word	0xbdb4b1c4
 800d02c:	3e21ee9e 	.word	0x3e21ee9e
 800d030:	809c52ad 	.word	0x809c52ad
 800d034:	3e927e4f 	.word	0x3e927e4f
 800d038:	19cb1590 	.word	0x19cb1590
 800d03c:	3efa01a0 	.word	0x3efa01a0
 800d040:	16c15177 	.word	0x16c15177
 800d044:	3f56c16c 	.word	0x3f56c16c
 800d048:	5555554c 	.word	0x5555554c
 800d04c:	3fa55555 	.word	0x3fa55555
 800d050:	00000000 	.word	0x00000000
 800d054:	3ff00000 	.word	0x3ff00000
 800d058:	3fe00000 	.word	0x3fe00000
 800d05c:	3fd33332 	.word	0x3fd33332
 800d060:	3ff00000 	.word	0x3ff00000
 800d064:	3fe90000 	.word	0x3fe90000
 800d068:	3fd20000 	.word	0x3fd20000
 800d06c:	00000000 	.word	0x00000000

0800d070 <__kernel_rem_pio2>:
 800d070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d074:	ed2d 8b02 	vpush	{d8}
 800d078:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800d07c:	f112 0f14 	cmn.w	r2, #20
 800d080:	9308      	str	r3, [sp, #32]
 800d082:	9101      	str	r1, [sp, #4]
 800d084:	4bc4      	ldr	r3, [pc, #784]	; (800d398 <__kernel_rem_pio2+0x328>)
 800d086:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800d088:	900b      	str	r0, [sp, #44]	; 0x2c
 800d08a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d08e:	9302      	str	r3, [sp, #8]
 800d090:	9b08      	ldr	r3, [sp, #32]
 800d092:	f103 33ff 	add.w	r3, r3, #4294967295
 800d096:	bfa8      	it	ge
 800d098:	1ed4      	subge	r4, r2, #3
 800d09a:	9306      	str	r3, [sp, #24]
 800d09c:	bfb2      	itee	lt
 800d09e:	2400      	movlt	r4, #0
 800d0a0:	2318      	movge	r3, #24
 800d0a2:	fb94 f4f3 	sdivge	r4, r4, r3
 800d0a6:	f06f 0317 	mvn.w	r3, #23
 800d0aa:	fb04 3303 	mla	r3, r4, r3, r3
 800d0ae:	eb03 0a02 	add.w	sl, r3, r2
 800d0b2:	9b02      	ldr	r3, [sp, #8]
 800d0b4:	9a06      	ldr	r2, [sp, #24]
 800d0b6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800d388 <__kernel_rem_pio2+0x318>
 800d0ba:	eb03 0802 	add.w	r8, r3, r2
 800d0be:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d0c0:	1aa7      	subs	r7, r4, r2
 800d0c2:	ae22      	add	r6, sp, #136	; 0x88
 800d0c4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d0c8:	2500      	movs	r5, #0
 800d0ca:	4545      	cmp	r5, r8
 800d0cc:	dd13      	ble.n	800d0f6 <__kernel_rem_pio2+0x86>
 800d0ce:	9b08      	ldr	r3, [sp, #32]
 800d0d0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800d388 <__kernel_rem_pio2+0x318>
 800d0d4:	aa22      	add	r2, sp, #136	; 0x88
 800d0d6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d0da:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800d0de:	f04f 0800 	mov.w	r8, #0
 800d0e2:	9b02      	ldr	r3, [sp, #8]
 800d0e4:	4598      	cmp	r8, r3
 800d0e6:	dc2f      	bgt.n	800d148 <__kernel_rem_pio2+0xd8>
 800d0e8:	ed8d 8b04 	vstr	d8, [sp, #16]
 800d0ec:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800d0f0:	462f      	mov	r7, r5
 800d0f2:	2600      	movs	r6, #0
 800d0f4:	e01b      	b.n	800d12e <__kernel_rem_pio2+0xbe>
 800d0f6:	42ef      	cmn	r7, r5
 800d0f8:	d407      	bmi.n	800d10a <__kernel_rem_pio2+0x9a>
 800d0fa:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d0fe:	f7f3 f9bd 	bl	800047c <__aeabi_i2d>
 800d102:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d106:	3501      	adds	r5, #1
 800d108:	e7df      	b.n	800d0ca <__kernel_rem_pio2+0x5a>
 800d10a:	ec51 0b18 	vmov	r0, r1, d8
 800d10e:	e7f8      	b.n	800d102 <__kernel_rem_pio2+0x92>
 800d110:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d114:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d118:	f7f3 fa1a 	bl	8000550 <__aeabi_dmul>
 800d11c:	4602      	mov	r2, r0
 800d11e:	460b      	mov	r3, r1
 800d120:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d124:	f7f3 f85e 	bl	80001e4 <__adddf3>
 800d128:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d12c:	3601      	adds	r6, #1
 800d12e:	9b06      	ldr	r3, [sp, #24]
 800d130:	429e      	cmp	r6, r3
 800d132:	f1a7 0708 	sub.w	r7, r7, #8
 800d136:	ddeb      	ble.n	800d110 <__kernel_rem_pio2+0xa0>
 800d138:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d13c:	f108 0801 	add.w	r8, r8, #1
 800d140:	ecab 7b02 	vstmia	fp!, {d7}
 800d144:	3508      	adds	r5, #8
 800d146:	e7cc      	b.n	800d0e2 <__kernel_rem_pio2+0x72>
 800d148:	9b02      	ldr	r3, [sp, #8]
 800d14a:	aa0e      	add	r2, sp, #56	; 0x38
 800d14c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d150:	930d      	str	r3, [sp, #52]	; 0x34
 800d152:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d154:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d158:	9c02      	ldr	r4, [sp, #8]
 800d15a:	930c      	str	r3, [sp, #48]	; 0x30
 800d15c:	00e3      	lsls	r3, r4, #3
 800d15e:	930a      	str	r3, [sp, #40]	; 0x28
 800d160:	ab9a      	add	r3, sp, #616	; 0x268
 800d162:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d166:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800d16a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800d16e:	ab72      	add	r3, sp, #456	; 0x1c8
 800d170:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800d174:	46c3      	mov	fp, r8
 800d176:	46a1      	mov	r9, r4
 800d178:	f1b9 0f00 	cmp.w	r9, #0
 800d17c:	f1a5 0508 	sub.w	r5, r5, #8
 800d180:	dc77      	bgt.n	800d272 <__kernel_rem_pio2+0x202>
 800d182:	ec47 6b10 	vmov	d0, r6, r7
 800d186:	4650      	mov	r0, sl
 800d188:	f000 fbce 	bl	800d928 <scalbn>
 800d18c:	ec57 6b10 	vmov	r6, r7, d0
 800d190:	2200      	movs	r2, #0
 800d192:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d196:	ee10 0a10 	vmov	r0, s0
 800d19a:	4639      	mov	r1, r7
 800d19c:	f7f3 f9d8 	bl	8000550 <__aeabi_dmul>
 800d1a0:	ec41 0b10 	vmov	d0, r0, r1
 800d1a4:	f7fe faa4 	bl	800b6f0 <floor>
 800d1a8:	4b7c      	ldr	r3, [pc, #496]	; (800d39c <__kernel_rem_pio2+0x32c>)
 800d1aa:	ec51 0b10 	vmov	r0, r1, d0
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	f7f3 f9ce 	bl	8000550 <__aeabi_dmul>
 800d1b4:	4602      	mov	r2, r0
 800d1b6:	460b      	mov	r3, r1
 800d1b8:	4630      	mov	r0, r6
 800d1ba:	4639      	mov	r1, r7
 800d1bc:	f7f3 f810 	bl	80001e0 <__aeabi_dsub>
 800d1c0:	460f      	mov	r7, r1
 800d1c2:	4606      	mov	r6, r0
 800d1c4:	f7f3 fc74 	bl	8000ab0 <__aeabi_d2iz>
 800d1c8:	9004      	str	r0, [sp, #16]
 800d1ca:	f7f3 f957 	bl	800047c <__aeabi_i2d>
 800d1ce:	4602      	mov	r2, r0
 800d1d0:	460b      	mov	r3, r1
 800d1d2:	4630      	mov	r0, r6
 800d1d4:	4639      	mov	r1, r7
 800d1d6:	f7f3 f803 	bl	80001e0 <__aeabi_dsub>
 800d1da:	f1ba 0f00 	cmp.w	sl, #0
 800d1de:	4606      	mov	r6, r0
 800d1e0:	460f      	mov	r7, r1
 800d1e2:	dd6d      	ble.n	800d2c0 <__kernel_rem_pio2+0x250>
 800d1e4:	1e62      	subs	r2, r4, #1
 800d1e6:	ab0e      	add	r3, sp, #56	; 0x38
 800d1e8:	9d04      	ldr	r5, [sp, #16]
 800d1ea:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d1ee:	f1ca 0118 	rsb	r1, sl, #24
 800d1f2:	fa40 f301 	asr.w	r3, r0, r1
 800d1f6:	441d      	add	r5, r3
 800d1f8:	408b      	lsls	r3, r1
 800d1fa:	1ac0      	subs	r0, r0, r3
 800d1fc:	ab0e      	add	r3, sp, #56	; 0x38
 800d1fe:	9504      	str	r5, [sp, #16]
 800d200:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800d204:	f1ca 0317 	rsb	r3, sl, #23
 800d208:	fa40 fb03 	asr.w	fp, r0, r3
 800d20c:	f1bb 0f00 	cmp.w	fp, #0
 800d210:	dd65      	ble.n	800d2de <__kernel_rem_pio2+0x26e>
 800d212:	9b04      	ldr	r3, [sp, #16]
 800d214:	2200      	movs	r2, #0
 800d216:	3301      	adds	r3, #1
 800d218:	9304      	str	r3, [sp, #16]
 800d21a:	4615      	mov	r5, r2
 800d21c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d220:	4294      	cmp	r4, r2
 800d222:	f300 809c 	bgt.w	800d35e <__kernel_rem_pio2+0x2ee>
 800d226:	f1ba 0f00 	cmp.w	sl, #0
 800d22a:	dd07      	ble.n	800d23c <__kernel_rem_pio2+0x1cc>
 800d22c:	f1ba 0f01 	cmp.w	sl, #1
 800d230:	f000 80c0 	beq.w	800d3b4 <__kernel_rem_pio2+0x344>
 800d234:	f1ba 0f02 	cmp.w	sl, #2
 800d238:	f000 80c6 	beq.w	800d3c8 <__kernel_rem_pio2+0x358>
 800d23c:	f1bb 0f02 	cmp.w	fp, #2
 800d240:	d14d      	bne.n	800d2de <__kernel_rem_pio2+0x26e>
 800d242:	4632      	mov	r2, r6
 800d244:	463b      	mov	r3, r7
 800d246:	4956      	ldr	r1, [pc, #344]	; (800d3a0 <__kernel_rem_pio2+0x330>)
 800d248:	2000      	movs	r0, #0
 800d24a:	f7f2 ffc9 	bl	80001e0 <__aeabi_dsub>
 800d24e:	4606      	mov	r6, r0
 800d250:	460f      	mov	r7, r1
 800d252:	2d00      	cmp	r5, #0
 800d254:	d043      	beq.n	800d2de <__kernel_rem_pio2+0x26e>
 800d256:	4650      	mov	r0, sl
 800d258:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800d390 <__kernel_rem_pio2+0x320>
 800d25c:	f000 fb64 	bl	800d928 <scalbn>
 800d260:	4630      	mov	r0, r6
 800d262:	4639      	mov	r1, r7
 800d264:	ec53 2b10 	vmov	r2, r3, d0
 800d268:	f7f2 ffba 	bl	80001e0 <__aeabi_dsub>
 800d26c:	4606      	mov	r6, r0
 800d26e:	460f      	mov	r7, r1
 800d270:	e035      	b.n	800d2de <__kernel_rem_pio2+0x26e>
 800d272:	4b4c      	ldr	r3, [pc, #304]	; (800d3a4 <__kernel_rem_pio2+0x334>)
 800d274:	2200      	movs	r2, #0
 800d276:	4630      	mov	r0, r6
 800d278:	4639      	mov	r1, r7
 800d27a:	f7f3 f969 	bl	8000550 <__aeabi_dmul>
 800d27e:	f7f3 fc17 	bl	8000ab0 <__aeabi_d2iz>
 800d282:	f7f3 f8fb 	bl	800047c <__aeabi_i2d>
 800d286:	4602      	mov	r2, r0
 800d288:	460b      	mov	r3, r1
 800d28a:	ec43 2b18 	vmov	d8, r2, r3
 800d28e:	4b46      	ldr	r3, [pc, #280]	; (800d3a8 <__kernel_rem_pio2+0x338>)
 800d290:	2200      	movs	r2, #0
 800d292:	f7f3 f95d 	bl	8000550 <__aeabi_dmul>
 800d296:	4602      	mov	r2, r0
 800d298:	460b      	mov	r3, r1
 800d29a:	4630      	mov	r0, r6
 800d29c:	4639      	mov	r1, r7
 800d29e:	f7f2 ff9f 	bl	80001e0 <__aeabi_dsub>
 800d2a2:	f7f3 fc05 	bl	8000ab0 <__aeabi_d2iz>
 800d2a6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d2aa:	f84b 0b04 	str.w	r0, [fp], #4
 800d2ae:	ec51 0b18 	vmov	r0, r1, d8
 800d2b2:	f7f2 ff97 	bl	80001e4 <__adddf3>
 800d2b6:	f109 39ff 	add.w	r9, r9, #4294967295
 800d2ba:	4606      	mov	r6, r0
 800d2bc:	460f      	mov	r7, r1
 800d2be:	e75b      	b.n	800d178 <__kernel_rem_pio2+0x108>
 800d2c0:	d106      	bne.n	800d2d0 <__kernel_rem_pio2+0x260>
 800d2c2:	1e63      	subs	r3, r4, #1
 800d2c4:	aa0e      	add	r2, sp, #56	; 0x38
 800d2c6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d2ca:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800d2ce:	e79d      	b.n	800d20c <__kernel_rem_pio2+0x19c>
 800d2d0:	4b36      	ldr	r3, [pc, #216]	; (800d3ac <__kernel_rem_pio2+0x33c>)
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	f7f3 fbc2 	bl	8000a5c <__aeabi_dcmpge>
 800d2d8:	2800      	cmp	r0, #0
 800d2da:	d13d      	bne.n	800d358 <__kernel_rem_pio2+0x2e8>
 800d2dc:	4683      	mov	fp, r0
 800d2de:	2200      	movs	r2, #0
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	4630      	mov	r0, r6
 800d2e4:	4639      	mov	r1, r7
 800d2e6:	f7f3 fb9b 	bl	8000a20 <__aeabi_dcmpeq>
 800d2ea:	2800      	cmp	r0, #0
 800d2ec:	f000 80c0 	beq.w	800d470 <__kernel_rem_pio2+0x400>
 800d2f0:	1e65      	subs	r5, r4, #1
 800d2f2:	462b      	mov	r3, r5
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	9902      	ldr	r1, [sp, #8]
 800d2f8:	428b      	cmp	r3, r1
 800d2fa:	da6c      	bge.n	800d3d6 <__kernel_rem_pio2+0x366>
 800d2fc:	2a00      	cmp	r2, #0
 800d2fe:	f000 8089 	beq.w	800d414 <__kernel_rem_pio2+0x3a4>
 800d302:	ab0e      	add	r3, sp, #56	; 0x38
 800d304:	f1aa 0a18 	sub.w	sl, sl, #24
 800d308:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	f000 80ad 	beq.w	800d46c <__kernel_rem_pio2+0x3fc>
 800d312:	4650      	mov	r0, sl
 800d314:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800d390 <__kernel_rem_pio2+0x320>
 800d318:	f000 fb06 	bl	800d928 <scalbn>
 800d31c:	ab9a      	add	r3, sp, #616	; 0x268
 800d31e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d322:	ec57 6b10 	vmov	r6, r7, d0
 800d326:	00ec      	lsls	r4, r5, #3
 800d328:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800d32c:	46aa      	mov	sl, r5
 800d32e:	f1ba 0f00 	cmp.w	sl, #0
 800d332:	f280 80d6 	bge.w	800d4e2 <__kernel_rem_pio2+0x472>
 800d336:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800d388 <__kernel_rem_pio2+0x318>
 800d33a:	462e      	mov	r6, r5
 800d33c:	2e00      	cmp	r6, #0
 800d33e:	f2c0 8104 	blt.w	800d54a <__kernel_rem_pio2+0x4da>
 800d342:	ab72      	add	r3, sp, #456	; 0x1c8
 800d344:	ed8d 8b06 	vstr	d8, [sp, #24]
 800d348:	f8df a064 	ldr.w	sl, [pc, #100]	; 800d3b0 <__kernel_rem_pio2+0x340>
 800d34c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800d350:	f04f 0800 	mov.w	r8, #0
 800d354:	1baf      	subs	r7, r5, r6
 800d356:	e0ea      	b.n	800d52e <__kernel_rem_pio2+0x4be>
 800d358:	f04f 0b02 	mov.w	fp, #2
 800d35c:	e759      	b.n	800d212 <__kernel_rem_pio2+0x1a2>
 800d35e:	f8d8 3000 	ldr.w	r3, [r8]
 800d362:	b955      	cbnz	r5, 800d37a <__kernel_rem_pio2+0x30a>
 800d364:	b123      	cbz	r3, 800d370 <__kernel_rem_pio2+0x300>
 800d366:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d36a:	f8c8 3000 	str.w	r3, [r8]
 800d36e:	2301      	movs	r3, #1
 800d370:	3201      	adds	r2, #1
 800d372:	f108 0804 	add.w	r8, r8, #4
 800d376:	461d      	mov	r5, r3
 800d378:	e752      	b.n	800d220 <__kernel_rem_pio2+0x1b0>
 800d37a:	1acb      	subs	r3, r1, r3
 800d37c:	f8c8 3000 	str.w	r3, [r8]
 800d380:	462b      	mov	r3, r5
 800d382:	e7f5      	b.n	800d370 <__kernel_rem_pio2+0x300>
 800d384:	f3af 8000 	nop.w
	...
 800d394:	3ff00000 	.word	0x3ff00000
 800d398:	0800dc70 	.word	0x0800dc70
 800d39c:	40200000 	.word	0x40200000
 800d3a0:	3ff00000 	.word	0x3ff00000
 800d3a4:	3e700000 	.word	0x3e700000
 800d3a8:	41700000 	.word	0x41700000
 800d3ac:	3fe00000 	.word	0x3fe00000
 800d3b0:	0800dc30 	.word	0x0800dc30
 800d3b4:	1e62      	subs	r2, r4, #1
 800d3b6:	ab0e      	add	r3, sp, #56	; 0x38
 800d3b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3bc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d3c0:	a90e      	add	r1, sp, #56	; 0x38
 800d3c2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d3c6:	e739      	b.n	800d23c <__kernel_rem_pio2+0x1cc>
 800d3c8:	1e62      	subs	r2, r4, #1
 800d3ca:	ab0e      	add	r3, sp, #56	; 0x38
 800d3cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3d0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d3d4:	e7f4      	b.n	800d3c0 <__kernel_rem_pio2+0x350>
 800d3d6:	a90e      	add	r1, sp, #56	; 0x38
 800d3d8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d3dc:	3b01      	subs	r3, #1
 800d3de:	430a      	orrs	r2, r1
 800d3e0:	e789      	b.n	800d2f6 <__kernel_rem_pio2+0x286>
 800d3e2:	3301      	adds	r3, #1
 800d3e4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d3e8:	2900      	cmp	r1, #0
 800d3ea:	d0fa      	beq.n	800d3e2 <__kernel_rem_pio2+0x372>
 800d3ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d3ee:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800d3f2:	446a      	add	r2, sp
 800d3f4:	3a98      	subs	r2, #152	; 0x98
 800d3f6:	920a      	str	r2, [sp, #40]	; 0x28
 800d3f8:	9a08      	ldr	r2, [sp, #32]
 800d3fa:	18e3      	adds	r3, r4, r3
 800d3fc:	18a5      	adds	r5, r4, r2
 800d3fe:	aa22      	add	r2, sp, #136	; 0x88
 800d400:	f104 0801 	add.w	r8, r4, #1
 800d404:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800d408:	9304      	str	r3, [sp, #16]
 800d40a:	9b04      	ldr	r3, [sp, #16]
 800d40c:	4543      	cmp	r3, r8
 800d40e:	da04      	bge.n	800d41a <__kernel_rem_pio2+0x3aa>
 800d410:	461c      	mov	r4, r3
 800d412:	e6a3      	b.n	800d15c <__kernel_rem_pio2+0xec>
 800d414:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d416:	2301      	movs	r3, #1
 800d418:	e7e4      	b.n	800d3e4 <__kernel_rem_pio2+0x374>
 800d41a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d41c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d420:	f7f3 f82c 	bl	800047c <__aeabi_i2d>
 800d424:	e8e5 0102 	strd	r0, r1, [r5], #8
 800d428:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d42a:	46ab      	mov	fp, r5
 800d42c:	461c      	mov	r4, r3
 800d42e:	f04f 0900 	mov.w	r9, #0
 800d432:	2600      	movs	r6, #0
 800d434:	2700      	movs	r7, #0
 800d436:	9b06      	ldr	r3, [sp, #24]
 800d438:	4599      	cmp	r9, r3
 800d43a:	dd06      	ble.n	800d44a <__kernel_rem_pio2+0x3da>
 800d43c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d43e:	e8e3 6702 	strd	r6, r7, [r3], #8
 800d442:	f108 0801 	add.w	r8, r8, #1
 800d446:	930a      	str	r3, [sp, #40]	; 0x28
 800d448:	e7df      	b.n	800d40a <__kernel_rem_pio2+0x39a>
 800d44a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d44e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d452:	f7f3 f87d 	bl	8000550 <__aeabi_dmul>
 800d456:	4602      	mov	r2, r0
 800d458:	460b      	mov	r3, r1
 800d45a:	4630      	mov	r0, r6
 800d45c:	4639      	mov	r1, r7
 800d45e:	f7f2 fec1 	bl	80001e4 <__adddf3>
 800d462:	f109 0901 	add.w	r9, r9, #1
 800d466:	4606      	mov	r6, r0
 800d468:	460f      	mov	r7, r1
 800d46a:	e7e4      	b.n	800d436 <__kernel_rem_pio2+0x3c6>
 800d46c:	3d01      	subs	r5, #1
 800d46e:	e748      	b.n	800d302 <__kernel_rem_pio2+0x292>
 800d470:	ec47 6b10 	vmov	d0, r6, r7
 800d474:	f1ca 0000 	rsb	r0, sl, #0
 800d478:	f000 fa56 	bl	800d928 <scalbn>
 800d47c:	ec57 6b10 	vmov	r6, r7, d0
 800d480:	4ba0      	ldr	r3, [pc, #640]	; (800d704 <__kernel_rem_pio2+0x694>)
 800d482:	ee10 0a10 	vmov	r0, s0
 800d486:	2200      	movs	r2, #0
 800d488:	4639      	mov	r1, r7
 800d48a:	f7f3 fae7 	bl	8000a5c <__aeabi_dcmpge>
 800d48e:	b1f8      	cbz	r0, 800d4d0 <__kernel_rem_pio2+0x460>
 800d490:	4b9d      	ldr	r3, [pc, #628]	; (800d708 <__kernel_rem_pio2+0x698>)
 800d492:	2200      	movs	r2, #0
 800d494:	4630      	mov	r0, r6
 800d496:	4639      	mov	r1, r7
 800d498:	f7f3 f85a 	bl	8000550 <__aeabi_dmul>
 800d49c:	f7f3 fb08 	bl	8000ab0 <__aeabi_d2iz>
 800d4a0:	4680      	mov	r8, r0
 800d4a2:	f7f2 ffeb 	bl	800047c <__aeabi_i2d>
 800d4a6:	4b97      	ldr	r3, [pc, #604]	; (800d704 <__kernel_rem_pio2+0x694>)
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	f7f3 f851 	bl	8000550 <__aeabi_dmul>
 800d4ae:	460b      	mov	r3, r1
 800d4b0:	4602      	mov	r2, r0
 800d4b2:	4639      	mov	r1, r7
 800d4b4:	4630      	mov	r0, r6
 800d4b6:	f7f2 fe93 	bl	80001e0 <__aeabi_dsub>
 800d4ba:	f7f3 faf9 	bl	8000ab0 <__aeabi_d2iz>
 800d4be:	1c65      	adds	r5, r4, #1
 800d4c0:	ab0e      	add	r3, sp, #56	; 0x38
 800d4c2:	f10a 0a18 	add.w	sl, sl, #24
 800d4c6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d4ca:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800d4ce:	e720      	b.n	800d312 <__kernel_rem_pio2+0x2a2>
 800d4d0:	4630      	mov	r0, r6
 800d4d2:	4639      	mov	r1, r7
 800d4d4:	f7f3 faec 	bl	8000ab0 <__aeabi_d2iz>
 800d4d8:	ab0e      	add	r3, sp, #56	; 0x38
 800d4da:	4625      	mov	r5, r4
 800d4dc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d4e0:	e717      	b.n	800d312 <__kernel_rem_pio2+0x2a2>
 800d4e2:	ab0e      	add	r3, sp, #56	; 0x38
 800d4e4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800d4e8:	f7f2 ffc8 	bl	800047c <__aeabi_i2d>
 800d4ec:	4632      	mov	r2, r6
 800d4ee:	463b      	mov	r3, r7
 800d4f0:	f7f3 f82e 	bl	8000550 <__aeabi_dmul>
 800d4f4:	4b84      	ldr	r3, [pc, #528]	; (800d708 <__kernel_rem_pio2+0x698>)
 800d4f6:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	4630      	mov	r0, r6
 800d4fe:	4639      	mov	r1, r7
 800d500:	f7f3 f826 	bl	8000550 <__aeabi_dmul>
 800d504:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d508:	4606      	mov	r6, r0
 800d50a:	460f      	mov	r7, r1
 800d50c:	e70f      	b.n	800d32e <__kernel_rem_pio2+0x2be>
 800d50e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800d512:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800d516:	f7f3 f81b 	bl	8000550 <__aeabi_dmul>
 800d51a:	4602      	mov	r2, r0
 800d51c:	460b      	mov	r3, r1
 800d51e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d522:	f7f2 fe5f 	bl	80001e4 <__adddf3>
 800d526:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d52a:	f108 0801 	add.w	r8, r8, #1
 800d52e:	9b02      	ldr	r3, [sp, #8]
 800d530:	4598      	cmp	r8, r3
 800d532:	dc01      	bgt.n	800d538 <__kernel_rem_pio2+0x4c8>
 800d534:	45b8      	cmp	r8, r7
 800d536:	ddea      	ble.n	800d50e <__kernel_rem_pio2+0x49e>
 800d538:	ed9d 7b06 	vldr	d7, [sp, #24]
 800d53c:	ab4a      	add	r3, sp, #296	; 0x128
 800d53e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800d542:	ed87 7b00 	vstr	d7, [r7]
 800d546:	3e01      	subs	r6, #1
 800d548:	e6f8      	b.n	800d33c <__kernel_rem_pio2+0x2cc>
 800d54a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800d54c:	2b02      	cmp	r3, #2
 800d54e:	dc0b      	bgt.n	800d568 <__kernel_rem_pio2+0x4f8>
 800d550:	2b00      	cmp	r3, #0
 800d552:	dc35      	bgt.n	800d5c0 <__kernel_rem_pio2+0x550>
 800d554:	d059      	beq.n	800d60a <__kernel_rem_pio2+0x59a>
 800d556:	9b04      	ldr	r3, [sp, #16]
 800d558:	f003 0007 	and.w	r0, r3, #7
 800d55c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800d560:	ecbd 8b02 	vpop	{d8}
 800d564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d568:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800d56a:	2b03      	cmp	r3, #3
 800d56c:	d1f3      	bne.n	800d556 <__kernel_rem_pio2+0x4e6>
 800d56e:	ab4a      	add	r3, sp, #296	; 0x128
 800d570:	4423      	add	r3, r4
 800d572:	9306      	str	r3, [sp, #24]
 800d574:	461c      	mov	r4, r3
 800d576:	469a      	mov	sl, r3
 800d578:	9502      	str	r5, [sp, #8]
 800d57a:	9b02      	ldr	r3, [sp, #8]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	f1aa 0a08 	sub.w	sl, sl, #8
 800d582:	dc6b      	bgt.n	800d65c <__kernel_rem_pio2+0x5ec>
 800d584:	46aa      	mov	sl, r5
 800d586:	f1ba 0f01 	cmp.w	sl, #1
 800d58a:	f1a4 0408 	sub.w	r4, r4, #8
 800d58e:	f300 8085 	bgt.w	800d69c <__kernel_rem_pio2+0x62c>
 800d592:	9c06      	ldr	r4, [sp, #24]
 800d594:	2000      	movs	r0, #0
 800d596:	3408      	adds	r4, #8
 800d598:	2100      	movs	r1, #0
 800d59a:	2d01      	cmp	r5, #1
 800d59c:	f300 809d 	bgt.w	800d6da <__kernel_rem_pio2+0x66a>
 800d5a0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800d5a4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800d5a8:	f1bb 0f00 	cmp.w	fp, #0
 800d5ac:	f040 809b 	bne.w	800d6e6 <__kernel_rem_pio2+0x676>
 800d5b0:	9b01      	ldr	r3, [sp, #4]
 800d5b2:	e9c3 5600 	strd	r5, r6, [r3]
 800d5b6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800d5ba:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d5be:	e7ca      	b.n	800d556 <__kernel_rem_pio2+0x4e6>
 800d5c0:	3408      	adds	r4, #8
 800d5c2:	ab4a      	add	r3, sp, #296	; 0x128
 800d5c4:	441c      	add	r4, r3
 800d5c6:	462e      	mov	r6, r5
 800d5c8:	2000      	movs	r0, #0
 800d5ca:	2100      	movs	r1, #0
 800d5cc:	2e00      	cmp	r6, #0
 800d5ce:	da36      	bge.n	800d63e <__kernel_rem_pio2+0x5ce>
 800d5d0:	f1bb 0f00 	cmp.w	fp, #0
 800d5d4:	d039      	beq.n	800d64a <__kernel_rem_pio2+0x5da>
 800d5d6:	4602      	mov	r2, r0
 800d5d8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d5dc:	9c01      	ldr	r4, [sp, #4]
 800d5de:	e9c4 2300 	strd	r2, r3, [r4]
 800d5e2:	4602      	mov	r2, r0
 800d5e4:	460b      	mov	r3, r1
 800d5e6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800d5ea:	f7f2 fdf9 	bl	80001e0 <__aeabi_dsub>
 800d5ee:	ae4c      	add	r6, sp, #304	; 0x130
 800d5f0:	2401      	movs	r4, #1
 800d5f2:	42a5      	cmp	r5, r4
 800d5f4:	da2c      	bge.n	800d650 <__kernel_rem_pio2+0x5e0>
 800d5f6:	f1bb 0f00 	cmp.w	fp, #0
 800d5fa:	d002      	beq.n	800d602 <__kernel_rem_pio2+0x592>
 800d5fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d600:	4619      	mov	r1, r3
 800d602:	9b01      	ldr	r3, [sp, #4]
 800d604:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d608:	e7a5      	b.n	800d556 <__kernel_rem_pio2+0x4e6>
 800d60a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800d60e:	eb0d 0403 	add.w	r4, sp, r3
 800d612:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800d616:	2000      	movs	r0, #0
 800d618:	2100      	movs	r1, #0
 800d61a:	2d00      	cmp	r5, #0
 800d61c:	da09      	bge.n	800d632 <__kernel_rem_pio2+0x5c2>
 800d61e:	f1bb 0f00 	cmp.w	fp, #0
 800d622:	d002      	beq.n	800d62a <__kernel_rem_pio2+0x5ba>
 800d624:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d628:	4619      	mov	r1, r3
 800d62a:	9b01      	ldr	r3, [sp, #4]
 800d62c:	e9c3 0100 	strd	r0, r1, [r3]
 800d630:	e791      	b.n	800d556 <__kernel_rem_pio2+0x4e6>
 800d632:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d636:	f7f2 fdd5 	bl	80001e4 <__adddf3>
 800d63a:	3d01      	subs	r5, #1
 800d63c:	e7ed      	b.n	800d61a <__kernel_rem_pio2+0x5aa>
 800d63e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d642:	f7f2 fdcf 	bl	80001e4 <__adddf3>
 800d646:	3e01      	subs	r6, #1
 800d648:	e7c0      	b.n	800d5cc <__kernel_rem_pio2+0x55c>
 800d64a:	4602      	mov	r2, r0
 800d64c:	460b      	mov	r3, r1
 800d64e:	e7c5      	b.n	800d5dc <__kernel_rem_pio2+0x56c>
 800d650:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800d654:	f7f2 fdc6 	bl	80001e4 <__adddf3>
 800d658:	3401      	adds	r4, #1
 800d65a:	e7ca      	b.n	800d5f2 <__kernel_rem_pio2+0x582>
 800d65c:	e9da 8900 	ldrd	r8, r9, [sl]
 800d660:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800d664:	9b02      	ldr	r3, [sp, #8]
 800d666:	3b01      	subs	r3, #1
 800d668:	9302      	str	r3, [sp, #8]
 800d66a:	4632      	mov	r2, r6
 800d66c:	463b      	mov	r3, r7
 800d66e:	4640      	mov	r0, r8
 800d670:	4649      	mov	r1, r9
 800d672:	f7f2 fdb7 	bl	80001e4 <__adddf3>
 800d676:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d67a:	4602      	mov	r2, r0
 800d67c:	460b      	mov	r3, r1
 800d67e:	4640      	mov	r0, r8
 800d680:	4649      	mov	r1, r9
 800d682:	f7f2 fdad 	bl	80001e0 <__aeabi_dsub>
 800d686:	4632      	mov	r2, r6
 800d688:	463b      	mov	r3, r7
 800d68a:	f7f2 fdab 	bl	80001e4 <__adddf3>
 800d68e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800d692:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d696:	ed8a 7b00 	vstr	d7, [sl]
 800d69a:	e76e      	b.n	800d57a <__kernel_rem_pio2+0x50a>
 800d69c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d6a0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800d6a4:	4640      	mov	r0, r8
 800d6a6:	4632      	mov	r2, r6
 800d6a8:	463b      	mov	r3, r7
 800d6aa:	4649      	mov	r1, r9
 800d6ac:	f7f2 fd9a 	bl	80001e4 <__adddf3>
 800d6b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d6b4:	4602      	mov	r2, r0
 800d6b6:	460b      	mov	r3, r1
 800d6b8:	4640      	mov	r0, r8
 800d6ba:	4649      	mov	r1, r9
 800d6bc:	f7f2 fd90 	bl	80001e0 <__aeabi_dsub>
 800d6c0:	4632      	mov	r2, r6
 800d6c2:	463b      	mov	r3, r7
 800d6c4:	f7f2 fd8e 	bl	80001e4 <__adddf3>
 800d6c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d6cc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d6d0:	ed84 7b00 	vstr	d7, [r4]
 800d6d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d6d8:	e755      	b.n	800d586 <__kernel_rem_pio2+0x516>
 800d6da:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d6de:	f7f2 fd81 	bl	80001e4 <__adddf3>
 800d6e2:	3d01      	subs	r5, #1
 800d6e4:	e759      	b.n	800d59a <__kernel_rem_pio2+0x52a>
 800d6e6:	9b01      	ldr	r3, [sp, #4]
 800d6e8:	9a01      	ldr	r2, [sp, #4]
 800d6ea:	601d      	str	r5, [r3, #0]
 800d6ec:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800d6f0:	605c      	str	r4, [r3, #4]
 800d6f2:	609f      	str	r7, [r3, #8]
 800d6f4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800d6f8:	60d3      	str	r3, [r2, #12]
 800d6fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d6fe:	6110      	str	r0, [r2, #16]
 800d700:	6153      	str	r3, [r2, #20]
 800d702:	e728      	b.n	800d556 <__kernel_rem_pio2+0x4e6>
 800d704:	41700000 	.word	0x41700000
 800d708:	3e700000 	.word	0x3e700000
 800d70c:	00000000 	.word	0x00000000

0800d710 <__kernel_sin>:
 800d710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d714:	ed2d 8b04 	vpush	{d8-d9}
 800d718:	eeb0 8a41 	vmov.f32	s16, s2
 800d71c:	eef0 8a61 	vmov.f32	s17, s3
 800d720:	ec55 4b10 	vmov	r4, r5, d0
 800d724:	b083      	sub	sp, #12
 800d726:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d72a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d72e:	9001      	str	r0, [sp, #4]
 800d730:	da06      	bge.n	800d740 <__kernel_sin+0x30>
 800d732:	ee10 0a10 	vmov	r0, s0
 800d736:	4629      	mov	r1, r5
 800d738:	f7f3 f9ba 	bl	8000ab0 <__aeabi_d2iz>
 800d73c:	2800      	cmp	r0, #0
 800d73e:	d051      	beq.n	800d7e4 <__kernel_sin+0xd4>
 800d740:	4622      	mov	r2, r4
 800d742:	462b      	mov	r3, r5
 800d744:	4620      	mov	r0, r4
 800d746:	4629      	mov	r1, r5
 800d748:	f7f2 ff02 	bl	8000550 <__aeabi_dmul>
 800d74c:	4682      	mov	sl, r0
 800d74e:	468b      	mov	fp, r1
 800d750:	4602      	mov	r2, r0
 800d752:	460b      	mov	r3, r1
 800d754:	4620      	mov	r0, r4
 800d756:	4629      	mov	r1, r5
 800d758:	f7f2 fefa 	bl	8000550 <__aeabi_dmul>
 800d75c:	a341      	add	r3, pc, #260	; (adr r3, 800d864 <__kernel_sin+0x154>)
 800d75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d762:	4680      	mov	r8, r0
 800d764:	4689      	mov	r9, r1
 800d766:	4650      	mov	r0, sl
 800d768:	4659      	mov	r1, fp
 800d76a:	f7f2 fef1 	bl	8000550 <__aeabi_dmul>
 800d76e:	a33f      	add	r3, pc, #252	; (adr r3, 800d86c <__kernel_sin+0x15c>)
 800d770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d774:	f7f2 fd34 	bl	80001e0 <__aeabi_dsub>
 800d778:	4652      	mov	r2, sl
 800d77a:	465b      	mov	r3, fp
 800d77c:	f7f2 fee8 	bl	8000550 <__aeabi_dmul>
 800d780:	a33c      	add	r3, pc, #240	; (adr r3, 800d874 <__kernel_sin+0x164>)
 800d782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d786:	f7f2 fd2d 	bl	80001e4 <__adddf3>
 800d78a:	4652      	mov	r2, sl
 800d78c:	465b      	mov	r3, fp
 800d78e:	f7f2 fedf 	bl	8000550 <__aeabi_dmul>
 800d792:	a33a      	add	r3, pc, #232	; (adr r3, 800d87c <__kernel_sin+0x16c>)
 800d794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d798:	f7f2 fd22 	bl	80001e0 <__aeabi_dsub>
 800d79c:	4652      	mov	r2, sl
 800d79e:	465b      	mov	r3, fp
 800d7a0:	f7f2 fed6 	bl	8000550 <__aeabi_dmul>
 800d7a4:	a337      	add	r3, pc, #220	; (adr r3, 800d884 <__kernel_sin+0x174>)
 800d7a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7aa:	f7f2 fd1b 	bl	80001e4 <__adddf3>
 800d7ae:	9b01      	ldr	r3, [sp, #4]
 800d7b0:	4606      	mov	r6, r0
 800d7b2:	460f      	mov	r7, r1
 800d7b4:	b9eb      	cbnz	r3, 800d7f2 <__kernel_sin+0xe2>
 800d7b6:	4602      	mov	r2, r0
 800d7b8:	460b      	mov	r3, r1
 800d7ba:	4650      	mov	r0, sl
 800d7bc:	4659      	mov	r1, fp
 800d7be:	f7f2 fec7 	bl	8000550 <__aeabi_dmul>
 800d7c2:	a325      	add	r3, pc, #148	; (adr r3, 800d858 <__kernel_sin+0x148>)
 800d7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7c8:	f7f2 fd0a 	bl	80001e0 <__aeabi_dsub>
 800d7cc:	4642      	mov	r2, r8
 800d7ce:	464b      	mov	r3, r9
 800d7d0:	f7f2 febe 	bl	8000550 <__aeabi_dmul>
 800d7d4:	4602      	mov	r2, r0
 800d7d6:	460b      	mov	r3, r1
 800d7d8:	4620      	mov	r0, r4
 800d7da:	4629      	mov	r1, r5
 800d7dc:	f7f2 fd02 	bl	80001e4 <__adddf3>
 800d7e0:	4604      	mov	r4, r0
 800d7e2:	460d      	mov	r5, r1
 800d7e4:	ec45 4b10 	vmov	d0, r4, r5
 800d7e8:	b003      	add	sp, #12
 800d7ea:	ecbd 8b04 	vpop	{d8-d9}
 800d7ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7f2:	4b1b      	ldr	r3, [pc, #108]	; (800d860 <__kernel_sin+0x150>)
 800d7f4:	ec51 0b18 	vmov	r0, r1, d8
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	f7f2 fea9 	bl	8000550 <__aeabi_dmul>
 800d7fe:	4632      	mov	r2, r6
 800d800:	ec41 0b19 	vmov	d9, r0, r1
 800d804:	463b      	mov	r3, r7
 800d806:	4640      	mov	r0, r8
 800d808:	4649      	mov	r1, r9
 800d80a:	f7f2 fea1 	bl	8000550 <__aeabi_dmul>
 800d80e:	4602      	mov	r2, r0
 800d810:	460b      	mov	r3, r1
 800d812:	ec51 0b19 	vmov	r0, r1, d9
 800d816:	f7f2 fce3 	bl	80001e0 <__aeabi_dsub>
 800d81a:	4652      	mov	r2, sl
 800d81c:	465b      	mov	r3, fp
 800d81e:	f7f2 fe97 	bl	8000550 <__aeabi_dmul>
 800d822:	ec53 2b18 	vmov	r2, r3, d8
 800d826:	f7f2 fcdb 	bl	80001e0 <__aeabi_dsub>
 800d82a:	a30b      	add	r3, pc, #44	; (adr r3, 800d858 <__kernel_sin+0x148>)
 800d82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d830:	4606      	mov	r6, r0
 800d832:	460f      	mov	r7, r1
 800d834:	4640      	mov	r0, r8
 800d836:	4649      	mov	r1, r9
 800d838:	f7f2 fe8a 	bl	8000550 <__aeabi_dmul>
 800d83c:	4602      	mov	r2, r0
 800d83e:	460b      	mov	r3, r1
 800d840:	4630      	mov	r0, r6
 800d842:	4639      	mov	r1, r7
 800d844:	f7f2 fcce 	bl	80001e4 <__adddf3>
 800d848:	4602      	mov	r2, r0
 800d84a:	460b      	mov	r3, r1
 800d84c:	4620      	mov	r0, r4
 800d84e:	4629      	mov	r1, r5
 800d850:	f7f2 fcc6 	bl	80001e0 <__aeabi_dsub>
 800d854:	e7c4      	b.n	800d7e0 <__kernel_sin+0xd0>
 800d856:	bf00      	nop
 800d858:	55555549 	.word	0x55555549
 800d85c:	3fc55555 	.word	0x3fc55555
 800d860:	3fe00000 	.word	0x3fe00000
 800d864:	5acfd57c 	.word	0x5acfd57c
 800d868:	3de5d93a 	.word	0x3de5d93a
 800d86c:	8a2b9ceb 	.word	0x8a2b9ceb
 800d870:	3e5ae5e6 	.word	0x3e5ae5e6
 800d874:	57b1fe7d 	.word	0x57b1fe7d
 800d878:	3ec71de3 	.word	0x3ec71de3
 800d87c:	19c161d5 	.word	0x19c161d5
 800d880:	3f2a01a0 	.word	0x3f2a01a0
 800d884:	1110f8a6 	.word	0x1110f8a6
 800d888:	3f811111 	.word	0x3f811111

0800d88c <with_errno>:
 800d88c:	b570      	push	{r4, r5, r6, lr}
 800d88e:	4604      	mov	r4, r0
 800d890:	460d      	mov	r5, r1
 800d892:	4616      	mov	r6, r2
 800d894:	f7fd fd74 	bl	800b380 <__errno>
 800d898:	4629      	mov	r1, r5
 800d89a:	6006      	str	r6, [r0, #0]
 800d89c:	4620      	mov	r0, r4
 800d89e:	bd70      	pop	{r4, r5, r6, pc}

0800d8a0 <xflow>:
 800d8a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d8a2:	4614      	mov	r4, r2
 800d8a4:	461d      	mov	r5, r3
 800d8a6:	b108      	cbz	r0, 800d8ac <xflow+0xc>
 800d8a8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d8ac:	e9cd 2300 	strd	r2, r3, [sp]
 800d8b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d8b4:	4620      	mov	r0, r4
 800d8b6:	4629      	mov	r1, r5
 800d8b8:	f7f2 fe4a 	bl	8000550 <__aeabi_dmul>
 800d8bc:	2222      	movs	r2, #34	; 0x22
 800d8be:	b003      	add	sp, #12
 800d8c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d8c4:	f7ff bfe2 	b.w	800d88c <with_errno>

0800d8c8 <__math_uflow>:
 800d8c8:	b508      	push	{r3, lr}
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d8d0:	f7ff ffe6 	bl	800d8a0 <xflow>
 800d8d4:	ec41 0b10 	vmov	d0, r0, r1
 800d8d8:	bd08      	pop	{r3, pc}

0800d8da <__math_oflow>:
 800d8da:	b508      	push	{r3, lr}
 800d8dc:	2200      	movs	r2, #0
 800d8de:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d8e2:	f7ff ffdd 	bl	800d8a0 <xflow>
 800d8e6:	ec41 0b10 	vmov	d0, r0, r1
 800d8ea:	bd08      	pop	{r3, pc}

0800d8ec <fabs>:
 800d8ec:	ec51 0b10 	vmov	r0, r1, d0
 800d8f0:	ee10 2a10 	vmov	r2, s0
 800d8f4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d8f8:	ec43 2b10 	vmov	d0, r2, r3
 800d8fc:	4770      	bx	lr

0800d8fe <finite>:
 800d8fe:	b082      	sub	sp, #8
 800d900:	ed8d 0b00 	vstr	d0, [sp]
 800d904:	9801      	ldr	r0, [sp, #4]
 800d906:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800d90a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d90e:	0fc0      	lsrs	r0, r0, #31
 800d910:	b002      	add	sp, #8
 800d912:	4770      	bx	lr
 800d914:	0000      	movs	r0, r0
	...

0800d918 <nan>:
 800d918:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d920 <nan+0x8>
 800d91c:	4770      	bx	lr
 800d91e:	bf00      	nop
 800d920:	00000000 	.word	0x00000000
 800d924:	7ff80000 	.word	0x7ff80000

0800d928 <scalbn>:
 800d928:	b570      	push	{r4, r5, r6, lr}
 800d92a:	ec55 4b10 	vmov	r4, r5, d0
 800d92e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d932:	4606      	mov	r6, r0
 800d934:	462b      	mov	r3, r5
 800d936:	b99a      	cbnz	r2, 800d960 <scalbn+0x38>
 800d938:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d93c:	4323      	orrs	r3, r4
 800d93e:	d036      	beq.n	800d9ae <scalbn+0x86>
 800d940:	4b39      	ldr	r3, [pc, #228]	; (800da28 <scalbn+0x100>)
 800d942:	4629      	mov	r1, r5
 800d944:	ee10 0a10 	vmov	r0, s0
 800d948:	2200      	movs	r2, #0
 800d94a:	f7f2 fe01 	bl	8000550 <__aeabi_dmul>
 800d94e:	4b37      	ldr	r3, [pc, #220]	; (800da2c <scalbn+0x104>)
 800d950:	429e      	cmp	r6, r3
 800d952:	4604      	mov	r4, r0
 800d954:	460d      	mov	r5, r1
 800d956:	da10      	bge.n	800d97a <scalbn+0x52>
 800d958:	a32b      	add	r3, pc, #172	; (adr r3, 800da08 <scalbn+0xe0>)
 800d95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d95e:	e03a      	b.n	800d9d6 <scalbn+0xae>
 800d960:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d964:	428a      	cmp	r2, r1
 800d966:	d10c      	bne.n	800d982 <scalbn+0x5a>
 800d968:	ee10 2a10 	vmov	r2, s0
 800d96c:	4620      	mov	r0, r4
 800d96e:	4629      	mov	r1, r5
 800d970:	f7f2 fc38 	bl	80001e4 <__adddf3>
 800d974:	4604      	mov	r4, r0
 800d976:	460d      	mov	r5, r1
 800d978:	e019      	b.n	800d9ae <scalbn+0x86>
 800d97a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d97e:	460b      	mov	r3, r1
 800d980:	3a36      	subs	r2, #54	; 0x36
 800d982:	4432      	add	r2, r6
 800d984:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d988:	428a      	cmp	r2, r1
 800d98a:	dd08      	ble.n	800d99e <scalbn+0x76>
 800d98c:	2d00      	cmp	r5, #0
 800d98e:	a120      	add	r1, pc, #128	; (adr r1, 800da10 <scalbn+0xe8>)
 800d990:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d994:	da1c      	bge.n	800d9d0 <scalbn+0xa8>
 800d996:	a120      	add	r1, pc, #128	; (adr r1, 800da18 <scalbn+0xf0>)
 800d998:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d99c:	e018      	b.n	800d9d0 <scalbn+0xa8>
 800d99e:	2a00      	cmp	r2, #0
 800d9a0:	dd08      	ble.n	800d9b4 <scalbn+0x8c>
 800d9a2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d9a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d9aa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d9ae:	ec45 4b10 	vmov	d0, r4, r5
 800d9b2:	bd70      	pop	{r4, r5, r6, pc}
 800d9b4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d9b8:	da19      	bge.n	800d9ee <scalbn+0xc6>
 800d9ba:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d9be:	429e      	cmp	r6, r3
 800d9c0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d9c4:	dd0a      	ble.n	800d9dc <scalbn+0xb4>
 800d9c6:	a112      	add	r1, pc, #72	; (adr r1, 800da10 <scalbn+0xe8>)
 800d9c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d1e2      	bne.n	800d996 <scalbn+0x6e>
 800d9d0:	a30f      	add	r3, pc, #60	; (adr r3, 800da10 <scalbn+0xe8>)
 800d9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9d6:	f7f2 fdbb 	bl	8000550 <__aeabi_dmul>
 800d9da:	e7cb      	b.n	800d974 <scalbn+0x4c>
 800d9dc:	a10a      	add	r1, pc, #40	; (adr r1, 800da08 <scalbn+0xe0>)
 800d9de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d0b8      	beq.n	800d958 <scalbn+0x30>
 800d9e6:	a10e      	add	r1, pc, #56	; (adr r1, 800da20 <scalbn+0xf8>)
 800d9e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9ec:	e7b4      	b.n	800d958 <scalbn+0x30>
 800d9ee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d9f2:	3236      	adds	r2, #54	; 0x36
 800d9f4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d9f8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d9fc:	4620      	mov	r0, r4
 800d9fe:	4b0c      	ldr	r3, [pc, #48]	; (800da30 <scalbn+0x108>)
 800da00:	2200      	movs	r2, #0
 800da02:	e7e8      	b.n	800d9d6 <scalbn+0xae>
 800da04:	f3af 8000 	nop.w
 800da08:	c2f8f359 	.word	0xc2f8f359
 800da0c:	01a56e1f 	.word	0x01a56e1f
 800da10:	8800759c 	.word	0x8800759c
 800da14:	7e37e43c 	.word	0x7e37e43c
 800da18:	8800759c 	.word	0x8800759c
 800da1c:	fe37e43c 	.word	0xfe37e43c
 800da20:	c2f8f359 	.word	0xc2f8f359
 800da24:	81a56e1f 	.word	0x81a56e1f
 800da28:	43500000 	.word	0x43500000
 800da2c:	ffff3cb0 	.word	0xffff3cb0
 800da30:	3c900000 	.word	0x3c900000

0800da34 <_init>:
 800da34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da36:	bf00      	nop
 800da38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da3a:	bc08      	pop	{r3}
 800da3c:	469e      	mov	lr, r3
 800da3e:	4770      	bx	lr

0800da40 <_fini>:
 800da40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da42:	bf00      	nop
 800da44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da46:	bc08      	pop	{r3}
 800da48:	469e      	mov	lr, r3
 800da4a:	4770      	bx	lr
