/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Aug 13 15:01:40 2014
 *                 Full Compile MD5 Checksum  88361e966c13ec953bd7d7b1200cf96c
 *                     (minus title and desc)
 *                 MD5 Checksum               e63f6927cb0fc0f120c031bdc0c9f09a
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_PM_H__
#define BCHP_PM_H__

/***************************************************************************
 *PM - Peripheral Module Configuration
 ***************************************************************************/
#define BCHP_PM_CONFIG                           0x0040a200 /* [RW] PERIPHERAL MODULE CONFIGURATION REGISTER */
#define BCHP_PM_CLK_CTRL                         0x0040a204 /* [RW] UPG Clock control register */
#define BCHP_PM_RST_CTRL                         0x0040a208 /* [RW] UPG reset control register */

/***************************************************************************
 *CONFIG - PERIPHERAL MODULE CONFIGURATION REGISTER
 ***************************************************************************/
/* PM :: CONFIG :: reserved0 [31:24] */
#define BCHP_PM_CONFIG_reserved0_MASK                              0xff000000
#define BCHP_PM_CONFIG_reserved0_SHIFT                             24

/* PM :: CONFIG :: DVP_OWN [23:23] */
#define BCHP_PM_CONFIG_DVP_OWN_MASK                                0x00800000
#define BCHP_PM_CONFIG_DVP_OWN_SHIFT                               23

/* PM :: CONFIG :: select_iic_ctrl_slave_legacy [22:22] */
#define BCHP_PM_CONFIG_select_iic_ctrl_slave_legacy_MASK           0x00400000
#define BCHP_PM_CONFIG_select_iic_ctrl_slave_legacy_SHIFT          22
#define BCHP_PM_CONFIG_select_iic_ctrl_slave_legacy_DEFAULT        0x00000000

/* PM :: CONFIG :: uartc_sir_sel [21:20] */
#define BCHP_PM_CONFIG_uartc_sir_sel_MASK                          0x00300000
#define BCHP_PM_CONFIG_uartc_sir_sel_SHIFT                         20
#define BCHP_PM_CONFIG_uartc_sir_sel_DEFAULT                       0x00000000

/* PM :: CONFIG :: uartb_sir_sel [19:18] */
#define BCHP_PM_CONFIG_uartb_sir_sel_MASK                          0x000c0000
#define BCHP_PM_CONFIG_uartb_sir_sel_SHIFT                         18
#define BCHP_PM_CONFIG_uartb_sir_sel_DEFAULT                       0x00000000

/* PM :: CONFIG :: uarta_sir_sel [17:16] */
#define BCHP_PM_CONFIG_uarta_sir_sel_MASK                          0x00030000
#define BCHP_PM_CONFIG_uarta_sir_sel_SHIFT                         16
#define BCHP_PM_CONFIG_uarta_sir_sel_DEFAULT                       0x00000000

/* PM :: CONFIG :: irb_out_sel [15:14] */
#define BCHP_PM_CONFIG_irb_out_sel_MASK                            0x0000c000
#define BCHP_PM_CONFIG_irb_out_sel_SHIFT                           14
#define BCHP_PM_CONFIG_irb_out_sel_DEFAULT                         0x00000000

/* PM :: CONFIG :: testport_sel [13:13] */
#define BCHP_PM_CONFIG_testport_sel_MASK                           0x00002000
#define BCHP_PM_CONFIG_testport_sel_SHIFT                          13
#define BCHP_PM_CONFIG_testport_sel_DEFAULT                        0x00000000

/* PM :: CONFIG :: uart_dma_sw_init [12:12] */
#define BCHP_PM_CONFIG_uart_dma_sw_init_MASK                       0x00001000
#define BCHP_PM_CONFIG_uart_dma_sw_init_SHIFT                      12
#define BCHP_PM_CONFIG_uart_dma_sw_init_DEFAULT                    0x00000000

/* PM :: CONFIG :: uart_dma_sw_reset [11:11] */
#define BCHP_PM_CONFIG_uart_dma_sw_reset_MASK                      0x00000800
#define BCHP_PM_CONFIG_uart_dma_sw_reset_SHIFT                     11
#define BCHP_PM_CONFIG_uart_dma_sw_reset_DEFAULT                   0x00000000

/* PM :: CONFIG :: uartc_sw_reset [10:10] */
#define BCHP_PM_CONFIG_uartc_sw_reset_MASK                         0x00000400
#define BCHP_PM_CONFIG_uartc_sw_reset_SHIFT                        10
#define BCHP_PM_CONFIG_uartc_sw_reset_DEFAULT                      0x00000000

/* PM :: CONFIG :: uartb_sw_reset [09:09] */
#define BCHP_PM_CONFIG_uartb_sw_reset_MASK                         0x00000200
#define BCHP_PM_CONFIG_uartb_sw_reset_SHIFT                        9
#define BCHP_PM_CONFIG_uartb_sw_reset_DEFAULT                      0x00000000

/* PM :: CONFIG :: uarta_sw_reset [08:08] */
#define BCHP_PM_CONFIG_uarta_sw_reset_MASK                         0x00000100
#define BCHP_PM_CONFIG_uarta_sw_reset_SHIFT                        8
#define BCHP_PM_CONFIG_uarta_sw_reset_DEFAULT                      0x00000000

/* PM :: CONFIG :: uart_sw_reset [07:07] */
#define BCHP_PM_CONFIG_uart_sw_reset_MASK                          0x00000080
#define BCHP_PM_CONFIG_uart_sw_reset_SHIFT                         7
#define BCHP_PM_CONFIG_uart_sw_reset_DEFAULT                       0x00000000

/* PM :: CONFIG :: uart_clk_sel [06:06] */
#define BCHP_PM_CONFIG_uart_clk_sel_MASK                           0x00000040
#define BCHP_PM_CONFIG_uart_clk_sel_SHIFT                          6
#define BCHP_PM_CONFIG_uart_clk_sel_DEFAULT                        0x00000000

/* PM :: CONFIG :: mcif1_sw_init [05:05] */
#define BCHP_PM_CONFIG_mcif1_sw_init_MASK                          0x00000020
#define BCHP_PM_CONFIG_mcif1_sw_init_SHIFT                         5
#define BCHP_PM_CONFIG_mcif1_sw_init_DEFAULT                       0x00000000

/* PM :: CONFIG :: mcif1_sw_reset [04:04] */
#define BCHP_PM_CONFIG_mcif1_sw_reset_MASK                         0x00000010
#define BCHP_PM_CONFIG_mcif1_sw_reset_SHIFT                        4
#define BCHP_PM_CONFIG_mcif1_sw_reset_DEFAULT                      0x00000000

/* PM :: CONFIG :: mcif0_sw_init [03:03] */
#define BCHP_PM_CONFIG_mcif0_sw_init_MASK                          0x00000008
#define BCHP_PM_CONFIG_mcif0_sw_init_SHIFT                         3
#define BCHP_PM_CONFIG_mcif0_sw_init_DEFAULT                       0x00000000

/* PM :: CONFIG :: mcif0_sw_reset [02:02] */
#define BCHP_PM_CONFIG_mcif0_sw_reset_MASK                         0x00000004
#define BCHP_PM_CONFIG_mcif0_sw_reset_SHIFT                        2
#define BCHP_PM_CONFIG_mcif0_sw_reset_DEFAULT                      0x00000000

/* PM :: CONFIG :: sc_late_sw_reset [01:01] */
#define BCHP_PM_CONFIG_sc_late_sw_reset_MASK                       0x00000002
#define BCHP_PM_CONFIG_sc_late_sw_reset_SHIFT                      1
#define BCHP_PM_CONFIG_sc_late_sw_reset_DEFAULT                    0x00000000

/* PM :: CONFIG :: sc_sw_reset [00:00] */
#define BCHP_PM_CONFIG_sc_sw_reset_MASK                            0x00000001
#define BCHP_PM_CONFIG_sc_sw_reset_SHIFT                           0
#define BCHP_PM_CONFIG_sc_sw_reset_DEFAULT                         0x00000000

/***************************************************************************
 *CLK_CTRL - UPG Clock control register
 ***************************************************************************/
/* PM :: CLK_CTRL :: reserved0 [31:12] */
#define BCHP_PM_CLK_CTRL_reserved0_MASK                            0xfffff000
#define BCHP_PM_CLK_CTRL_reserved0_SHIFT                           12

/* PM :: CLK_CTRL :: ctk [11:11] */
#define BCHP_PM_CLK_CTRL_ctk_MASK                                  0x00000800
#define BCHP_PM_CLK_CTRL_ctk_SHIFT                                 11
#define BCHP_PM_CLK_CTRL_ctk_DEFAULT                               0x00000001

/* PM :: CLK_CTRL :: mcif1 [10:10] */
#define BCHP_PM_CLK_CTRL_mcif1_MASK                                0x00000400
#define BCHP_PM_CLK_CTRL_mcif1_SHIFT                               10
#define BCHP_PM_CLK_CTRL_mcif1_DEFAULT                             0x00000001

/* PM :: CLK_CTRL :: mcif [09:09] */
#define BCHP_PM_CLK_CTRL_mcif_MASK                                 0x00000200
#define BCHP_PM_CLK_CTRL_mcif_SHIFT                                9
#define BCHP_PM_CLK_CTRL_mcif_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: tmon [08:08] */
#define BCHP_PM_CLK_CTRL_tmon_MASK                                 0x00000100
#define BCHP_PM_CLK_CTRL_tmon_SHIFT                                8
#define BCHP_PM_CLK_CTRL_tmon_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: irb [07:07] */
#define BCHP_PM_CLK_CTRL_irb_MASK                                  0x00000080
#define BCHP_PM_CLK_CTRL_irb_SHIFT                                 7
#define BCHP_PM_CLK_CTRL_irb_DEFAULT                               0x00000001

/* PM :: CLK_CTRL :: gpio [06:06] */
#define BCHP_PM_CLK_CTRL_gpio_MASK                                 0x00000040
#define BCHP_PM_CLK_CTRL_gpio_SHIFT                                6
#define BCHP_PM_CLK_CTRL_gpio_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: timers [05:05] */
#define BCHP_PM_CLK_CTRL_timers_MASK                               0x00000020
#define BCHP_PM_CLK_CTRL_timers_SHIFT                              5
#define BCHP_PM_CLK_CTRL_timers_DEFAULT                            0x00000001

/* PM :: CLK_CTRL :: pwmb [04:04] */
#define BCHP_PM_CLK_CTRL_pwmb_MASK                                 0x00000010
#define BCHP_PM_CLK_CTRL_pwmb_SHIFT                                4
#define BCHP_PM_CLK_CTRL_pwmb_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: pwma [03:03] */
#define BCHP_PM_CLK_CTRL_pwma_MASK                                 0x00000008
#define BCHP_PM_CLK_CTRL_pwma_SHIFT                                3
#define BCHP_PM_CLK_CTRL_pwma_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bsce [02:02] */
#define BCHP_PM_CLK_CTRL_bsce_MASK                                 0x00000004
#define BCHP_PM_CLK_CTRL_bsce_SHIFT                                2
#define BCHP_PM_CLK_CTRL_bsce_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bscd [01:01] */
#define BCHP_PM_CLK_CTRL_bscd_MASK                                 0x00000002
#define BCHP_PM_CLK_CTRL_bscd_SHIFT                                1
#define BCHP_PM_CLK_CTRL_bscd_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bsca [00:00] */
#define BCHP_PM_CLK_CTRL_bsca_MASK                                 0x00000001
#define BCHP_PM_CLK_CTRL_bsca_SHIFT                                0
#define BCHP_PM_CLK_CTRL_bsca_DEFAULT                              0x00000001

/***************************************************************************
 *RST_CTRL - UPG reset control register
 ***************************************************************************/
/* PM :: RST_CTRL :: reserved0 [31:09] */
#define BCHP_PM_RST_CTRL_reserved0_MASK                            0xfffffe00
#define BCHP_PM_RST_CTRL_reserved0_SHIFT                           9

/* PM :: RST_CTRL :: irb [08:08] */
#define BCHP_PM_RST_CTRL_irb_MASK                                  0x00000100
#define BCHP_PM_RST_CTRL_irb_SHIFT                                 8
#define BCHP_PM_RST_CTRL_irb_DEFAULT                               0x00000000

/* PM :: RST_CTRL :: gpio [07:07] */
#define BCHP_PM_RST_CTRL_gpio_MASK                                 0x00000080
#define BCHP_PM_RST_CTRL_gpio_SHIFT                                7
#define BCHP_PM_RST_CTRL_gpio_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: timers [06:06] */
#define BCHP_PM_RST_CTRL_timers_MASK                               0x00000040
#define BCHP_PM_RST_CTRL_timers_SHIFT                              6
#define BCHP_PM_RST_CTRL_timers_DEFAULT                            0x00000000

/* PM :: RST_CTRL :: tmon [05:05] */
#define BCHP_PM_RST_CTRL_tmon_MASK                                 0x00000020
#define BCHP_PM_RST_CTRL_tmon_SHIFT                                5
#define BCHP_PM_RST_CTRL_tmon_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: pwmb [04:04] */
#define BCHP_PM_RST_CTRL_pwmb_MASK                                 0x00000010
#define BCHP_PM_RST_CTRL_pwmb_SHIFT                                4
#define BCHP_PM_RST_CTRL_pwmb_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: pwma [03:03] */
#define BCHP_PM_RST_CTRL_pwma_MASK                                 0x00000008
#define BCHP_PM_RST_CTRL_pwma_SHIFT                                3
#define BCHP_PM_RST_CTRL_pwma_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bsce [02:02] */
#define BCHP_PM_RST_CTRL_bsce_MASK                                 0x00000004
#define BCHP_PM_RST_CTRL_bsce_SHIFT                                2
#define BCHP_PM_RST_CTRL_bsce_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bscd [01:01] */
#define BCHP_PM_RST_CTRL_bscd_MASK                                 0x00000002
#define BCHP_PM_RST_CTRL_bscd_SHIFT                                1
#define BCHP_PM_RST_CTRL_bscd_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bsca [00:00] */
#define BCHP_PM_RST_CTRL_bsca_MASK                                 0x00000001
#define BCHP_PM_RST_CTRL_bsca_SHIFT                                0
#define BCHP_PM_RST_CTRL_bsca_DEFAULT                              0x00000000

#endif /* #ifndef BCHP_PM_H__ */

/* End of File */
