Analysis & Synthesis report for skeleton
Mon Dec 11 23:22:50 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |skeleton|ps2_interface:myps2|s_ps2_input
 11. State Machine - |skeleton|ps2_interface:myps2|ps2_controller:PS2|s_ps2_receiver
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_8591:auto_generated
 18. Source assignments for processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_vff1:auto_generated
 19. Source assignments for vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated
 20. Source assignments for vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst|altsyncram:altsyncram_component|altsyncram_sq91:auto_generated
 21. Source assignments for vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated
 22. Source assignments for vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated
 23. Source assignments for vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component|altsyncram_kn91:auto_generated
 24. Source assignments for vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated
 25. Source assignments for vga_controller:vga_ins|color_index:index_inst|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated
 26. Parameter Settings for User Entity Instance: processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: vga_aduio_pll:p1|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_video_sync_generator:LTM_ins
 30. Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: vga_controller:vga_ins|color_index:index_inst|altsyncram:altsyncram_component
 37. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div0
 39. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|pipe_generator:PIPE_ins|lpm_divide:Mod0
 40. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1
 41. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult3
 42. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult2
 43. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5
 44. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod1
 45. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div1
 46. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4
 48. altsyncram Parameter Settings by Entity Instance
 49. altpll Parameter Settings by Entity Instance
 50. lpm_mult Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "vga_aduio_pll:p1"
 52. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4"
 53. Port Connectivity Checks: "processor:myprocessor|regfile:my_regfile|dffe_32bit:register0"
 54. Port Connectivity Checks: "processor:myprocessor|alu:pc_n_alu"
 55. Port Connectivity Checks: "processor:myprocessor|alu:pc_alu"
 56. Port Connectivity Checks: "processor:myprocessor|dffe_32bit:pc1"
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages
 60. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 11 23:22:50 2023       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,245                                       ;
;     Total combinational functions  ; 6,097                                       ;
;     Dedicated logic registers      ; 1,677                                       ;
; Total registers                    ; 1677                                        ;
; Total pins                         ; 110                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,486,392                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-14        ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; skeleton.v                       ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v                     ;         ;
; processor.v                      ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v                    ;         ;
; alu.v                            ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v                          ;         ;
; dffe.v                           ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dffe.v                         ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/regfile.v                      ;         ;
; control.v                        ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/control.v                      ;         ;
; clock_config.v                   ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v                 ;         ;
; virtual_mem.v                    ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/virtual_mem.v                  ;         ;
; pipe_generator.v                 ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v               ;         ;
; game_counter.v                   ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/game_counter.v                 ;         ;
; lcd.sv                           ; yes             ; User SystemVerilog HDL File      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/lcd.sv                         ;         ;
; Hexadecimal_To_Seven_Segment.v   ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/Hexadecimal_To_Seven_Segment.v ;         ;
; ps2_interface.v                  ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v                ;         ;
; ps2_controller.v                 ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_controller.v               ;         ;
; vga_reset.v                      ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_reset.v                    ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v               ;         ;
; vga_image_mask.v                 ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v               ;         ;
; vga_address_generator.v          ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v        ;         ;
; vga_video_sync_generator.v       ; yes             ; User Verilog HDL File            ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_video_sync_generator.v     ;         ;
; vga_aduio_pll.v                  ; yes             ; User Wizard-Generated File       ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v                ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v                         ;         ;
; imem.mif                         ; yes             ; User Memory Initialization File  ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.mif                       ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File       ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v                         ;         ;
; color_index.v                    ; yes             ; User Wizard-Generated File       ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v                  ;         ;
; color_index.mif                  ; yes             ; User Memory Initialization File  ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.mif                ;         ;
; background.v                     ; yes             ; User Wizard-Generated File       ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v                   ;         ;
; background.mif                   ; yes             ; User Memory Initialization File  ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.mif                 ;         ;
; title.v                          ; yes             ; User Wizard-Generated File       ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v                        ;         ;
; title.mif                        ; yes             ; User Memory Initialization File  ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.mif                      ;         ;
; flappy_bird.v                    ; yes             ; User Wizard-Generated File       ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v                  ;         ;
; flappy_bird.mif                  ; yes             ; User Memory Initialization File  ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.mif                ;         ;
; pipe.v                           ; yes             ; User Wizard-Generated File       ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v                         ;         ;
; pipe.mif                         ; yes             ; User Memory Initialization File  ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.mif                       ;         ;
; number.v                         ; yes             ; User Wizard-Generated File       ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v                       ;         ;
; number.mif                       ; yes             ; User Memory Initialization File  ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.mif                     ;         ;
; gameover.v                       ; yes             ; User Wizard-Generated File       ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v                     ;         ;
; gameover.mif                     ; yes             ; User Memory Initialization File  ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.mif                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                          ;         ;
; db/altsyncram_8591.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_8591.tdf         ;         ;
; db/altsyncram_vff1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_vff1.tdf         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                                            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                                       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                     ;         ;
; db/vga_aduio_pll_altpll.v        ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v      ;         ;
; db/altsyncram_cv91.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_cv91.tdf         ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_aaa.tdf              ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_1pb.tdf                 ;         ;
; db/altsyncram_sq91.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_sq91.tdf         ;         ;
; db/altsyncram_5691.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_5691.tdf         ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_k8a.tdf              ;         ;
; db/mux_bnb.tdf                   ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_bnb.tdf                 ;         ;
; db/altsyncram_ng91.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_ng91.tdf         ;         ;
; db/decode_e8a.tdf                ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_e8a.tdf              ;         ;
; db/mux_5nb.tdf                   ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_5nb.tdf                 ;         ;
; db/altsyncram_kn91.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_kn91.tdf         ;         ;
; db/decode_f8a.tdf                ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_f8a.tdf              ;         ;
; db/mux_6nb.tdf                   ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_6nb.tdf                 ;         ;
; db/altsyncram_6e91.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_6e91.tdf         ;         ;
; db/altsyncram_fu91.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_fu91.tdf         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc                                                       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                   ;         ;
; db/lpm_divide_lcm.tdf            ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_lcm.tdf          ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/sign_div_unsign_anh.tdf     ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/alt_u_div_8af.tdf           ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_7pc.tdf             ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_8pc.tdf             ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_ikm.tdf          ;         ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_m9m.tdf          ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/sign_div_unsign_bkh.tdf     ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/alt_u_div_a4f.tdf           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                       ;         ;
; multcore.inc                     ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.inc                                                          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                                          ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                                          ;         ;
; multcore.tdf                     ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf                                                          ;         ;
; csa_add.inc                      ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/csa_add.inc                                                           ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.inc                                                          ;         ;
; muleabz.inc                      ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muleabz.inc                                                           ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                          ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mul_boothc.inc                                                        ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                      ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                    ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffpipe.inc                                                           ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf                                                          ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                       ;         ;
; addcore.inc                      ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/addcore.inc                                                           ;         ;
; look_add.inc                     ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/look_add.inc                                                          ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                               ;         ;
; db/add_sub_ckh.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_ckh.tdf             ;         ;
; db/add_sub_i9h.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_i9h.tdf             ;         ;
; db/add_sub_gkh.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_gkh.tdf             ;         ;
; altshift.tdf                     ; yes             ; Megafunction                     ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.tdf                                                          ;         ;
; db/add_sub_ekh.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_ekh.tdf             ;         ;
; db/add_sub_k9h.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_k9h.tdf             ;         ;
; db/add_sub_ikh.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_ikh.tdf             ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_jhm.tdf          ;         ;
; db/add_sub_mgh.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_mgh.tdf             ;         ;
; db/add_sub_qgh.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_qgh.tdf             ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 7,245        ;
;                                             ;              ;
; Total combinational functions               ; 6097         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 3880         ;
;     -- 3 input functions                    ; 1147         ;
;     -- <=2 input functions                  ; 1070         ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 5102         ;
;     -- arithmetic mode                      ; 995          ;
;                                             ;              ;
; Total registers                             ; 1677         ;
;     -- Dedicated logic registers            ; 1677         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 110          ;
; Total memory bits                           ; 3486392      ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; resetn~input ;
; Maximum fan-out                             ; 1485         ;
; Total fan-out                               ; 35226        ;
; Average fan-out                             ; 4.13         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                   ; Entity Name                  ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |skeleton                                            ; 6097 (0)            ; 1677 (0)                  ; 3486392     ; 0            ; 0       ; 0         ; 110  ; 0            ; |skeleton                                                                                                                                                                             ; skeleton                     ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex1|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex1                                                                                                                                           ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex2|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex2                                                                                                                                           ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex3|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex3                                                                                                                                           ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex5|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex5                                                                                                                                           ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex6|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex6                                                                                                                                           ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex7|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex7                                                                                                                                           ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex8|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex8                                                                                                                                           ; Hexadecimal_To_Seven_Segment ; work         ;
;    |lcd:mylcd|                                       ; 395 (395)           ; 278 (278)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lcd:mylcd                                                                                                                                                                   ; lcd                          ; work         ;
;    |paly_time_cnt:gcnt_inst|                         ; 59 (59)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|paly_time_cnt:gcnt_inst                                                                                                                                                     ; paly_time_cnt                ; work         ;
;    |pressed_times_cnt:pcnt_inst|                     ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pressed_times_cnt:pcnt_inst                                                                                                                                                 ; pressed_times_cnt            ; work         ;
;    |processor:myprocessor|                           ; 3006 (267)          ; 1026 (0)                  ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor                                                                                                                                                       ; processor                    ; work         ;
;       |alu:main_alu|                                 ; 560 (560)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:main_alu                                                                                                                                          ; alu                          ; work         ;
;       |alu:pc_alu|                                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:pc_alu                                                                                                                                            ; alu                          ; work         ;
;       |alu:pc_n_alu|                                 ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:pc_n_alu                                                                                                                                          ; alu                          ; work         ;
;       |clk_config:myconfig|                          ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|clk_config:myconfig                                                                                                                                   ; clk_config                   ; work         ;
;          |clk_div4:pc_clk|                           ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|clk_config:myconfig|clk_div4:pc_clk                                                                                                                   ; clk_div4                     ; work         ;
;             |clk_div2:div2|                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|clk_config:myconfig|clk_div4:pc_clk|clk_div2:div2                                                                                                     ; clk_div2                     ; work         ;
;             |clk_div2:div4|                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|clk_config:myconfig|clk_div4:pc_clk|clk_div2:div4                                                                                                     ; clk_div2                     ; work         ;
;       |ctrl_unit:control|                            ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|ctrl_unit:control                                                                                                                                     ; ctrl_unit                    ; work         ;
;       |dffe_32bit:pc1|                               ; 5 (5)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dffe_32bit:pc1                                                                                                                                        ; dffe_32bit                   ; work         ;
;       |dmem:my_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:my_dmem                                                                                                                                          ; dmem                         ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component                                                                                                          ; altsyncram                   ; work         ;
;             |altsyncram_vff1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_vff1:auto_generated                                                                           ; altsyncram_vff1              ; work         ;
;       |imem:my_imem|                                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:my_imem                                                                                                                                          ; imem                         ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component                                                                                                          ; altsyncram                   ; work         ;
;             |altsyncram_8591:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_8591:auto_generated                                                                           ; altsyncram_8591              ; work         ;
;       |regfile:my_regfile|                           ; 2090 (2088)         ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile                                                                                                                                    ; regfile                      ; work         ;
;          |decoder:dw|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|decoder:dw                                                                                                                         ; decoder                      ; work         ;
;          |dffe_32bit:register_group[10].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[10].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[11].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[11].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[12].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[12].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[13].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[13].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[14].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[14].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[15].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[15].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[16].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[16].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[17].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[17].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[18].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[18].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[19].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[19].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[1].registers|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[1].registers                                                                                             ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[20].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[20].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[21].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[21].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[22].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[22].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[23].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[23].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[24].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[24].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[25].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[25].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[26].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[26].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[27].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[27].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[28].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[28].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[29].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[29].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[2].registers|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[2].registers                                                                                             ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[30].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[30].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[31].registers|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[31].registers                                                                                            ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[3].registers|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[3].registers                                                                                             ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[4].registers|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[4].registers                                                                                             ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[5].registers|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[5].registers                                                                                             ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[6].registers|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[6].registers                                                                                             ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[7].registers|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[7].registers                                                                                             ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[8].registers|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[8].registers                                                                                             ; dffe_32bit                   ; work         ;
;          |dffe_32bit:register_group[9].registers|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:my_regfile|dffe_32bit:register_group[9].registers                                                                                             ; dffe_32bit                   ; work         ;
;    |ps2_interface:myps2|                             ; 192 (163)           ; 41 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|ps2_interface:myps2                                                                                                                                                         ; ps2_interface                ; work         ;
;       |ps2_controller:PS2|                           ; 29 (29)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|ps2_interface:myps2|ps2_controller:PS2                                                                                                                                      ; ps2_controller               ; work         ;
;    |vga_aduio_pll:p1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_aduio_pll:p1                                                                                                                                                            ; vga_aduio_pll                ; work         ;
;       |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_aduio_pll:p1|altpll:altpll_component                                                                                                                                    ; altpll                       ; work         ;
;          |vga_aduio_pll_altpll:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_aduio_pll:p1|altpll:altpll_component|vga_aduio_pll_altpll:auto_generated                                                                                                ; vga_aduio_pll_altpll         ; work         ;
;    |vga_controller:vga_ins|                          ; 2275 (1)            ; 214 (30)                  ; 3445432     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                                                                      ; vga_controller               ; work         ;
;       |color_index:index_inst|                       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|color_index:index_inst                                                                                                                               ; color_index                  ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|color_index:index_inst|altsyncram:altsyncram_component                                                                                               ; altsyncram                   ; work         ;
;             |altsyncram_fu91:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|color_index:index_inst|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated                                                                ; altsyncram_fu91              ; work         ;
;       |pipe_generator:PIPE_ins|                      ; 199 (134)           ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins                                                                                                                              ; pipe_generator               ; work         ;
;          |lpm_divide:Mod0|                           ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|lpm_divide:Mod0                                                                                                              ; lpm_divide                   ; work         ;
;             |lpm_divide_m9m:auto_generated|          ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                                                ; lpm_divide_m9m               ; work         ;
;                |sign_div_unsign_bkh:divider|         ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                    ; sign_div_unsign_bkh          ; work         ;
;                   |alt_u_div_a4f:divider|            ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                              ; alt_u_div_a4f                ; work         ;
;       |vga_address_generator:ADR_ins|                ; 1599 (759)          ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins                                                                                                                        ; vga_address_generator        ; work         ;
;          |lpm_divide:Div0|                           ; 215 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div0                                                                                                        ; lpm_divide                   ; work         ;
;             |lpm_divide_ikm:auto_generated|          ; 215 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                                          ; lpm_divide_ikm               ; work         ;
;                |sign_div_unsign_anh:divider|         ; 215 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                              ; sign_div_unsign_anh          ; work         ;
;                   |alt_u_div_8af:divider|            ; 215 (215)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider                        ; alt_u_div_8af                ; work         ;
;          |lpm_divide:Div1|                           ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div1                                                                                                        ; lpm_divide                   ; work         ;
;             |lpm_divide_jhm:auto_generated|          ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                                          ; lpm_divide_jhm               ; work         ;
;                |sign_div_unsign_bkh:divider|         ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                              ; sign_div_unsign_bkh          ; work         ;
;                   |alt_u_div_a4f:divider|            ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                        ; alt_u_div_a4f                ; work         ;
;          |lpm_divide:Mod0|                           ; 292 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod0                                                                                                        ; lpm_divide                   ; work         ;
;             |lpm_divide_lcm:auto_generated|          ; 292 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated                                                                          ; lpm_divide_lcm               ; work         ;
;                |sign_div_unsign_anh:divider|         ; 292 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                                              ; sign_div_unsign_anh          ; work         ;
;                   |alt_u_div_8af:divider|            ; 292 (292)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider                        ; alt_u_div_8af                ; work         ;
;          |lpm_divide:Mod1|                           ; 57 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod1                                                                                                        ; lpm_divide                   ; work         ;
;             |lpm_divide_m9m:auto_generated|          ; 57 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod1|lpm_divide_m9m:auto_generated                                                                          ; lpm_divide_m9m               ; work         ;
;                |sign_div_unsign_bkh:divider|         ; 57 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                              ; sign_div_unsign_bkh          ; work         ;
;                   |alt_u_div_a4f:divider|            ; 57 (57)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                        ; alt_u_div_a4f                ; work         ;
;          |lpm_mult:Mult0|                            ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0                                                                                                         ; lpm_mult                     ; work         ;
;             |multcore:mult_core|                     ; 24 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore                     ; work         ;
;                |mpar_add:padder|                     ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                     ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                  ; work         ;
;                      |add_sub_mgh:auto_generated|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                      ; add_sub_mgh                  ; work         ;
;                   |mpar_add:sub_par_add|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                     ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub                  ; work         ;
;                         |add_sub_qgh:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated ; add_sub_qgh                  ; work         ;
;          |lpm_mult:Mult1|                            ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1                                                                                                         ; lpm_mult                     ; work         ;
;             |multcore:mult_core|                     ; 40 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore                     ; work         ;
;                |mpar_add:padder|                     ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                     ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                  ; work         ;
;                      |add_sub_i9h:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                      ; add_sub_i9h                  ; work         ;
;                   |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                     ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub                  ; work         ;
;                         |add_sub_gkh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_gkh:auto_generated ; add_sub_gkh                  ; work         ;
;          |lpm_mult:Mult2|                            ; 39 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult2                                                                                                         ; lpm_mult                     ; work         ;
;             |multcore:mult_core|                     ; 39 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult2|multcore:mult_core                                                                                      ; multcore                     ; work         ;
;                |mpar_add:padder|                     ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                     ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                  ; work         ;
;                      |add_sub_i9h:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                      ; add_sub_i9h                  ; work         ;
;                   |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                     ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub                  ; work         ;
;                         |add_sub_gkh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_gkh:auto_generated ; add_sub_gkh                  ; work         ;
;          |lpm_mult:Mult3|                            ; 39 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult3                                                                                                         ; lpm_mult                     ; work         ;
;             |multcore:mult_core|                     ; 39 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult3|multcore:mult_core                                                                                      ; multcore                     ; work         ;
;                |mpar_add:padder|                     ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                     ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                  ; work         ;
;                      |add_sub_i9h:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                      ; add_sub_i9h                  ; work         ;
;                   |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                     ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub                  ; work         ;
;                         |add_sub_gkh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_gkh:auto_generated ; add_sub_gkh                  ; work         ;
;          |lpm_mult:Mult4|                            ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4                                                                                                         ; lpm_mult                     ; work         ;
;             |multcore:mult_core|                     ; 24 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4|multcore:mult_core                                                                                      ; multcore                     ; work         ;
;                |mpar_add:padder|                     ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                     ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                  ; work         ;
;                      |add_sub_mgh:auto_generated|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                      ; add_sub_mgh                  ; work         ;
;                   |mpar_add:sub_par_add|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                     ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub                  ; work         ;
;                         |add_sub_qgh:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated ; add_sub_qgh                  ; work         ;
;          |lpm_mult:Mult5|                            ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5                                                                                                         ; lpm_mult                     ; work         ;
;             |multcore:mult_core|                     ; 54 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core                                                                                      ; multcore                     ; work         ;
;                |mpar_add:padder|                     ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                     ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                  ; work         ;
;                      |add_sub_k9h:auto_generated|    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_k9h:auto_generated                      ; add_sub_k9h                  ; work         ;
;                   |lpm_add_sub:adder[1]|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub                  ; work         ;
;                      |add_sub_ekh:auto_generated|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ekh:auto_generated                      ; add_sub_ekh                  ; work         ;
;                   |mpar_add:sub_par_add|             ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                     ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub                  ; work         ;
;                         |add_sub_ikh:auto_generated| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ikh:auto_generated ; add_sub_ikh                  ; work         ;
;       |vga_image_mask:mask_ins|                      ; 432 (127)           ; 18 (0)                    ; 3439288     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins                                                                                                                              ; vga_image_mask               ; work         ;
;          |background:background_inst|                ; 205 (0)             ; 12 (0)                    ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst                                                                                                   ; background                   ; work         ;
;             |altsyncram:altsyncram_component|        ; 205 (0)             ; 12 (0)                    ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component                                                                   ; altsyncram                   ; work         ;
;                |altsyncram_cv91:auto_generated|      ; 205 (0)             ; 12 (12)                   ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated                                    ; altsyncram_cv91              ; work         ;
;                   |decode_aaa:rden_decode|           ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|decode_aaa:rden_decode             ; decode_aaa                   ; work         ;
;                   |mux_1pb:mux2|                     ; 161 (161)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|mux_1pb:mux2                       ; mux_1pb                      ; work         ;
;          |flappy_bird:flappy_bird_inst|              ; 0 (0)               ; 0 (0)                     ; 9600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst                                                                                                 ; flappy_bird                  ; work         ;
;             |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 9600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst|altsyncram:altsyncram_component                                                                 ; altsyncram                   ; work         ;
;                |altsyncram_sq91:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 9600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst|altsyncram:altsyncram_component|altsyncram_sq91:auto_generated                                  ; altsyncram_sq91              ; work         ;
;          |gameover:gg_inst|                          ; 16 (0)              ; 0 (0)                     ; 203400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst                                                                                                             ; gameover                     ; work         ;
;             |altsyncram:altsyncram_component|        ; 16 (0)              ; 0 (0)                     ; 203400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component                                                                             ; altsyncram                   ; work         ;
;                |altsyncram_kn91:auto_generated|      ; 16 (0)              ; 0 (0)                     ; 203400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component|altsyncram_kn91:auto_generated                                              ; altsyncram_kn91              ; work         ;
;                   |mux_6nb:mux2|                     ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component|altsyncram_kn91:auto_generated|mux_6nb:mux2                                 ; mux_6nb                      ; work         ;
;          |number:number_inst|                        ; 16 (0)              ; 0 (0)                     ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst                                                                                                           ; number                       ; work         ;
;             |altsyncram:altsyncram_component|        ; 16 (0)              ; 0 (0)                     ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component                                                                           ; altsyncram                   ; work         ;
;                |altsyncram_ng91:auto_generated|      ; 16 (0)              ; 0 (0)                     ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated                                            ; altsyncram_ng91              ; work         ;
;                   |mux_5nb:mux2|                     ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|mux_5nb:mux2                               ; mux_5nb                      ; work         ;
;          |pipe:pipe_inst|                            ; 49 (0)              ; 2 (0)                     ; 470400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst                                                                                                               ; pipe                         ; work         ;
;             |altsyncram:altsyncram_component|        ; 49 (0)              ; 2 (0)                     ; 470400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component                                                                               ; altsyncram                   ; work         ;
;                |altsyncram_5691:auto_generated|      ; 49 (0)              ; 2 (2)                     ; 470400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated                                                ; altsyncram_5691              ; work         ;
;                   |decode_k8a:rden_decode|           ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|decode_k8a:rden_decode                         ; decode_k8a                   ; work         ;
;                   |mux_bnb:mux2|                     ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|mux_bnb:mux2                                   ; mux_bnb                      ; work         ;
;          |title:title_inst|                          ; 19 (0)              ; 4 (0)                     ; 138288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst                                                                                                             ; title                        ; work         ;
;             |altsyncram:altsyncram_component|        ; 19 (0)              ; 4 (0)                     ; 138288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component                                                                             ; altsyncram                   ; work         ;
;                |altsyncram_6e91:auto_generated|      ; 19 (0)              ; 4 (4)                     ; 138288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated                                              ; altsyncram_6e91              ; work         ;
;                   |decode_e8a:rden_decode|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|decode_e8a:rden_decode                       ; decode_e8a                   ; work         ;
;                   |mux_5nb:mux2|                     ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|mux_5nb:mux2                                 ; mux_5nb                      ; work         ;
;       |vga_video_sync_generator:LTM_ins|             ; 44 (44)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_video_sync_generator:LTM_ins                                                                                                                     ; vga_video_sync_generator     ; work         ;
;    |vga_reset:r0|                                    ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_reset:r0                                                                                                                                                                ; vga_reset                    ; work         ;
;    |virtual_mem:my_vmem|                             ; 86 (86)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|virtual_mem:my_vmem                                                                                                                                                         ; virtual_mem                  ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------------+
; Name                                                                                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------------+
; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_vff1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192    ; None               ;
; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_8591:auto_generated|ALTSYNCRAM                                          ; AUTO ; ROM         ; 1024         ; 32           ; --           ; --           ; 32768   ; imem.mif           ;
; vga_controller:vga_ins|color_index:index_inst|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ALTSYNCRAM                               ; AUTO ; ROM         ; 256          ; 24           ; --           ; --           ; 6144    ; ../color_index.mif ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|ALTSYNCRAM   ; AUTO ; ROM         ; 307200       ; 8            ; --           ; --           ; 2457600 ; ../background.mif  ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst|altsyncram:altsyncram_component|altsyncram_sq91:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 1200         ; 8            ; --           ; --           ; 9600    ; flappy_bird.mif    ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component|altsyncram_kn91:auto_generated|ALTSYNCRAM             ; AUTO ; ROM         ; 25425        ; 8            ; --           ; --           ; 203400  ; ../gameover.mif    ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM         ; 20000        ; 8            ; --           ; --           ; 160000  ; ../number.mif      ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|ALTSYNCRAM               ; AUTO ; ROM         ; 58800        ; 8            ; --           ; --           ; 470400  ; pipe.mif           ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|ALTSYNCRAM             ; AUTO ; ROM         ; 17286        ; 8            ; --           ; --           ; 138288  ; ../title.mif       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|dmem:my_dmem                                          ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|imem:my_imem                                          ; imem.v          ;
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |skeleton|vga_aduio_pll:p1                                                            ; vga_aduio_pll.v ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|vga_controller:vga_ins|color_index:index_inst                               ; color_index.v   ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst   ; background.v    ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst ; flappy_bird.v   ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst             ; gameover.v      ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst           ; number.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst               ; pipe.v          ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst             ; title.v         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|ps2_interface:myps2|s_ps2_input                                                                                                                                                     ;
+--------------------------------------+--------------------------------------+--------------------------------+-------------------------------+------------------------------+---------------------------------+
; Name                                 ; s_ps2_input.PS2_STATE_3_EXTEND_VALUE ; s_ps2_input.PS2_STATE_2_EXTEND ; s_ps2_input.PS2_STATE_1_VALUE ; s_ps2_input.PS2_STATE_0_IDLE ; s_ps2_input.PS2_STATE_4_RELEASE ;
+--------------------------------------+--------------------------------------+--------------------------------+-------------------------------+------------------------------+---------------------------------+
; s_ps2_input.PS2_STATE_0_IDLE         ; 0                                    ; 0                              ; 0                             ; 0                            ; 0                               ;
; s_ps2_input.PS2_STATE_1_VALUE        ; 0                                    ; 0                              ; 1                             ; 1                            ; 0                               ;
; s_ps2_input.PS2_STATE_2_EXTEND       ; 0                                    ; 1                              ; 0                             ; 1                            ; 0                               ;
; s_ps2_input.PS2_STATE_3_EXTEND_VALUE ; 1                                    ; 0                              ; 0                             ; 1                            ; 0                               ;
; s_ps2_input.PS2_STATE_4_RELEASE      ; 0                                    ; 0                              ; 0                             ; 1                            ; 1                               ;
+--------------------------------------+--------------------------------------+--------------------------------+-------------------------------+------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|ps2_interface:myps2|ps2_controller:PS2|s_ps2_receiver                                                                                                         ;
+--------------------------------------+------------------------------------+--------------------------------------+------------------------------------+---------------------------------+
; Name                                 ; s_ps2_receiver.PS2_STATE_3_STOP_IN ; s_ps2_receiver.PS2_STATE_2_PARITY_IN ; s_ps2_receiver.PS2_STATE_1_DATA_IN ; s_ps2_receiver.PS2_STATE_0_IDLE ;
+--------------------------------------+------------------------------------+--------------------------------------+------------------------------------+---------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE      ; 0                                  ; 0                                    ; 0                                  ; 0                               ;
; s_ps2_receiver.PS2_STATE_1_DATA_IN   ; 0                                  ; 0                                    ; 1                                  ; 1                               ;
; s_ps2_receiver.PS2_STATE_2_PARITY_IN ; 0                                  ; 1                                    ; 0                                  ; 1                               ;
; s_ps2_receiver.PS2_STATE_3_STOP_IN   ; 1                                  ; 0                                    ; 0                                  ; 1                               ;
+--------------------------------------+------------------------------------+--------------------------------------+------------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                         ; Reason for Removal                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_controller:vga_ins|vga_address_generator:ADR_ins|x[10..18]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; processor:myprocessor|regfile:my_regfile|dffe_32bit:register0|q[0..31]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|rand_pos[0,1,9,10]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; virtual_mem:my_vmem|game_status[2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|address_reg_a[1]         ; Merged with vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|address_reg_a[1]     ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|address_reg_a[1]     ; Merged with vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|address_reg_a[1]     ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component|altsyncram_kn91:auto_generated|address_reg_a[1]       ; Merged with vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|address_reg_a[1]     ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|address_reg_a[0]         ; Merged with vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|address_reg_a[0]     ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|address_reg_a[0]     ; Merged with vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|address_reg_a[0]     ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component|altsyncram_kn91:auto_generated|address_reg_a[0]       ; Merged with vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|address_reg_a[0]     ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|out_address_reg_a[1]     ; Merged with vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|out_address_reg_a[1] ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|out_address_reg_a[1] ; Merged with vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|out_address_reg_a[1] ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component|altsyncram_kn91:auto_generated|out_address_reg_a[1]   ; Merged with vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|out_address_reg_a[1] ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|out_address_reg_a[0]     ; Merged with vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|out_address_reg_a[0] ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|out_address_reg_a[0] ; Merged with vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|out_address_reg_a[0] ;
; vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component|altsyncram_kn91:auto_generated|out_address_reg_a[0]   ; Merged with vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated|out_address_reg_a[0] ;
; lcd:mylcd|state2[2..30]                                                                                                                               ; Merged with lcd:mylcd|state2[31]                                                                                                                                ;
; lcd:mylcd|state1[2..9,11..31]                                                                                                                         ; Merged with lcd:mylcd|state1[10]                                                                                                                                ;
; virtual_mem:my_vmem|q_data[12..31]                                                                                                                    ; Merged with virtual_mem:my_vmem|q_data[11]                                                                                                                      ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex1[1]                                                                                              ; Merged with vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex1[0]                                                                                            ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipey1[1,9,10]                                                                                         ; Merged with vga_controller:vga_ins|pipe_generator:PIPE_ins|pipey1[0]                                                                                            ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex3[1]                                                                                              ; Merged with vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex3[0]                                                                                            ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipey3[0,1,9,10]                                                                                       ; Merged with vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex3[0]                                                                                            ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex2[1]                                                                                              ; Merged with vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex2[0]                                                                                            ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipey2[0,1,9,10]                                                                                       ; Merged with vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex2[0]                                                                                            ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex1_last[1]                                                                                         ; Merged with vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex1_last[0]                                                                                       ;
; lcd:mylcd|state2[31]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipe_cnt[2]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|state1[10]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex3[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[10][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[11][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[8][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[9][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[14][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[15][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[12][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[13][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[2][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[3][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[0][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[1][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[6][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[7][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[4][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line2[5][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[1][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[0][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[3][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[2][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[5][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[4][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[7][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[6][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[9][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[8][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[11][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[10][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[13][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[12][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[15][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; lcd:mylcd|line1[14][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; ps2_interface:myps2|s_ps2_input~4                                                                                                                     ; Lost fanout                                                                                                                                                     ;
; ps2_interface:myps2|s_ps2_input~5                                                                                                                     ; Lost fanout                                                                                                                                                     ;
; ps2_interface:myps2|ps2_controller:PS2|s_ps2_receiver~2                                                                                               ; Lost fanout                                                                                                                                                     ;
; ps2_interface:myps2|ps2_controller:PS2|s_ps2_receiver~3                                                                                               ; Lost fanout                                                                                                                                                     ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipey1[0]                                                                                              ; Merged with vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex1[0]                                                                                            ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex2[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex1[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex1_last[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; vga_controller:vga_ins|vga_address_generator:ADR_ins|y[10..18]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; Total Number of Removed Registers = 204                                                                                                               ;                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                     ;
+---------------------------------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                                                       ; Reason for Removal        ; Registers Removed due to This Register                        ;
+---------------------------------------------------------------------+---------------------------+---------------------------------------------------------------+
; processor:myprocessor|regfile:my_regfile|dffe_32bit:register0|q[16] ; Stuck at GND              ; virtual_mem:my_vmem|game_status[2],                           ;
;                                                                     ; due to stuck port data_in ; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipe_cnt[2],   ;
;                                                                     ;                           ; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex2[0],     ;
;                                                                     ;                           ; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex1[0],     ;
;                                                                     ;                           ; vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex1_last[0] ;
; lcd:mylcd|line2[10][7]                                              ; Stuck at GND              ; lcd:mylcd|line1[10][7]                                        ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[11][7]                                              ; Stuck at GND              ; lcd:mylcd|line1[11][7]                                        ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[8][7]                                               ; Stuck at GND              ; lcd:mylcd|line1[8][7]                                         ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[9][7]                                               ; Stuck at GND              ; lcd:mylcd|line1[9][7]                                         ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[14][7]                                              ; Stuck at GND              ; lcd:mylcd|line1[14][7]                                        ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[15][7]                                              ; Stuck at GND              ; lcd:mylcd|line1[15][7]                                        ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[12][7]                                              ; Stuck at GND              ; lcd:mylcd|line1[12][7]                                        ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[13][7]                                              ; Stuck at GND              ; lcd:mylcd|line1[13][7]                                        ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[2][7]                                               ; Stuck at GND              ; lcd:mylcd|line1[2][7]                                         ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[3][7]                                               ; Stuck at GND              ; lcd:mylcd|line1[3][7]                                         ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[0][7]                                               ; Stuck at GND              ; lcd:mylcd|line1[0][7]                                         ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[1][7]                                               ; Stuck at GND              ; lcd:mylcd|line1[1][7]                                         ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[6][7]                                               ; Stuck at GND              ; lcd:mylcd|line1[6][7]                                         ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[7][7]                                               ; Stuck at GND              ; lcd:mylcd|line1[7][7]                                         ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[4][7]                                               ; Stuck at GND              ; lcd:mylcd|line1[4][7]                                         ;
;                                                                     ; due to stuck port data_in ;                                                               ;
; lcd:mylcd|line2[5][7]                                               ; Stuck at GND              ; lcd:mylcd|line1[5][7]                                         ;
;                                                                     ; due to stuck port data_in ;                                                               ;
+---------------------------------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1677  ;
; Number of registers using Synchronous Clear  ; 94    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 1519  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1437  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Inverted Register Statistics                                       ;
+----------------------------------------------------------+---------+
; Inverted Register                                        ; Fan out ;
+----------------------------------------------------------+---------+
; lcd:mylcd|line1[13][5]                                   ; 1       ;
; lcd:mylcd|line1[7][5]                                    ; 1       ;
; lcd:mylcd|line1[15][5]                                   ; 1       ;
; lcd:mylcd|line1[5][5]                                    ; 1       ;
; lcd:mylcd|line1[8][5]                                    ; 1       ;
; lcd:mylcd|line1[2][5]                                    ; 1       ;
; lcd:mylcd|line1[10][5]                                   ; 1       ;
; lcd:mylcd|line1[0][5]                                    ; 1       ;
; lcd:mylcd|line1[9][5]                                    ; 1       ;
; lcd:mylcd|line1[3][5]                                    ; 1       ;
; lcd:mylcd|line1[11][5]                                   ; 1       ;
; lcd:mylcd|line1[1][5]                                    ; 1       ;
; lcd:mylcd|line1[6][5]                                    ; 1       ;
; lcd:mylcd|line1[12][5]                                   ; 1       ;
; lcd:mylcd|line1[14][5]                                   ; 1       ;
; lcd:mylcd|line1[4][5]                                    ; 1       ;
; lcd:mylcd|line2[9][5]                                    ; 3       ;
; lcd:mylcd|line2[11][5]                                   ; 3       ;
; lcd:mylcd|line2[15][5]                                   ; 3       ;
; lcd:mylcd|line2[13][5]                                   ; 3       ;
; lcd:mylcd|line2[0][5]                                    ; 3       ;
; lcd:mylcd|line2[2][5]                                    ; 3       ;
; lcd:mylcd|line2[6][5]                                    ; 3       ;
; lcd:mylcd|line2[4][5]                                    ; 3       ;
; lcd:mylcd|line2[8][5]                                    ; 3       ;
; lcd:mylcd|line2[10][5]                                   ; 3       ;
; lcd:mylcd|line2[14][5]                                   ; 3       ;
; lcd:mylcd|line2[12][5]                                   ; 3       ;
; lcd:mylcd|line2[1][5]                                    ; 3       ;
; lcd:mylcd|line2[3][5]                                    ; 3       ;
; lcd:mylcd|line2[7][5]                                    ; 3       ;
; lcd:mylcd|line2[5][5]                                    ; 3       ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|random[0] ; 3       ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|random[7] ; 3       ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|random[5] ; 5       ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|random[4] ; 4       ;
; vga_controller:vga_ins|pipe_generator:PIPE_ins|random[2] ; 4       ;
; Total number of inverted registers = 37                  ;         ;
+----------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|ps2_interface:myps2|ps2_controller:PS2|received_data[4]                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |skeleton|paly_time_cnt:gcnt_inst|second_cnt[0]                                                                                                                        ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |skeleton|paly_time_cnt:gcnt_inst|clock_cnt[24]                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|ps2_interface:myps2|ps2_controller:PS2|data_shift_reg[1]                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[15][3]                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[14][3]                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[13][2]                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[12][0]                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[11][3]                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[10][6]                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[9][1]                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[8][2]                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[7][6]                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[6][3]                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[5][7]                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[4][6]                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[3][3]                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[2][3]                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[1][7]                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[0][1]                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|lcd:mylcd|ptr[3]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |skeleton|lcd:mylcd|mstart                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|index[0]                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:myprocessor|dffe_32bit:pc1|q[3]                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|ps2_interface:myps2|ps2_controller:PS2|data_count[3]                                                                                                         ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|rand_pos[6]                                                                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex1[0]                                                                                                     ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|pipey1[2]                                                                                                     ;
; 10:1               ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex1[2]                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |skeleton|virtual_mem:my_vmem|q_data[8]                                                                                                                                ;
; 11:1               ; 9 bits    ; 63 LEs        ; 18 LEs               ; 45 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex3[9]                                                                                                     ;
; 11:1               ; 7 bits    ; 49 LEs        ; 14 LEs               ; 35 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|pipey3[7]                                                                                                     ;
; 11:1               ; 9 bits    ; 63 LEs        ; 18 LEs               ; 45 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|pipex2[2]                                                                                                     ;
; 11:1               ; 7 bits    ; 49 LEs        ; 14 LEs               ; 35 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|pipey2[4]                                                                                                     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|pipe_generator:PIPE_ins|pipe_cnt[2]                                                                                                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |skeleton|virtual_mem:my_vmem|q_data[4]                                                                                                                                ;
; 259:1              ; 4 bits    ; 688 LEs       ; 80 LEs               ; 608 LEs                ; Yes        ; |skeleton|ps2_interface:myps2|ps2_key_data[7]                                                                                                                          ;
; 19:1               ; 13 bits   ; 156 LEs       ; 104 LEs              ; 52 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins|address[10]                                                                                             ;
; 38:1               ; 8 bits    ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; Yes        ; |skeleton|lcd:mylcd|lcd_data[5]                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|ctrl_unit:control|ALUopctrl[1]                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|mux_5nb:mux2|result_node[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|Rd[4]                                                                                                                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |skeleton|vga_controller:vga_ins|vga_image_mask:mask_ins|index[2]                                                                                                      ;
; 7:1                ; 31 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|reg_data[2]                                                                                                                            ;
; 35:1               ; 8 bits    ; 184 LEs       ; 40 LEs               ; 144 LEs                ; No         ; |skeleton|processor:myprocessor|alu:main_alu|Selector24                                                                                                                ;
; 35:1               ; 8 bits    ; 184 LEs       ; 48 LEs               ; 136 LEs                ; No         ; |skeleton|processor:myprocessor|alu:main_alu|Selector16                                                                                                                ;
; 257:1              ; 32 bits   ; 5472 LEs      ; 640 LEs              ; 4832 LEs               ; No         ; |skeleton|processor:myprocessor|regfile:my_regfile|data_readRegB[15]                                                                                                   ;
; 512:1              ; 32 bits   ; 10912 LEs     ; 1152 LEs             ; 9760 LEs               ; No         ; |skeleton|processor:myprocessor|regfile:my_regfile|data_readRegA[28]                                                                                                   ;
; 36:1               ; 4 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:myprocessor|alu:main_alu|Selector26                                                                                                                ;
; 36:1               ; 4 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:myprocessor|alu:main_alu|Selector8                                                                                                                 ;
; 37:1               ; 2 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:myprocessor|alu:main_alu|Selector29                                                                                                                ;
; 37:1               ; 2 bits    ; 48 LEs        ; 14 LEs               ; 34 LEs                 ; No         ; |skeleton|processor:myprocessor|alu:main_alu|Selector3                                                                                                                 ;
; 38:1               ; 2 bits    ; 50 LEs        ; 14 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:myprocessor|alu:main_alu|Selector31                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_8591:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_vff1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst|altsyncram:altsyncram_component|altsyncram_sq91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component|altsyncram_kn91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|color_index:index_inst|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; imem.mif             ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_8591      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_vff1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_aduio_pll:p1|altpll:altpll_component ;
+-------------------------------+---------------------------------+---------------------+
; Parameter Name                ; Value                           ; Type                ;
+-------------------------------+---------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped             ;
; PLL_TYPE                      ; AUTO                            ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_aduio_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped             ;
; SCAN_CHAIN                    ; LONG                            ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped             ;
; LOCK_HIGH                     ; 1                               ; Untyped             ;
; LOCK_LOW                      ; 1                               ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped             ;
; SKIP_VCO                      ; OFF                             ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped             ;
; BANDWIDTH                     ; 0                               ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped             ;
; DOWN_SPREAD                   ; 0                               ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                               ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 181                             ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 1                               ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped             ;
; CLK2_DIVIDE_BY                ; 2                               ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 500                             ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 2                               ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                              ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped             ;
; DPA_DIVIDER                   ; 0                               ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped             ;
; VCO_MIN                       ; 0                               ; Untyped             ;
; VCO_MAX                       ; 0                               ; Untyped             ;
; VCO_CENTER                    ; 0                               ; Untyped             ;
; PFD_MIN                       ; 0                               ; Untyped             ;
; PFD_MAX                       ; 0                               ; Untyped             ;
; M_INITIAL                     ; 0                               ; Untyped             ;
; M                             ; 0                               ; Untyped             ;
; N                             ; 1                               ; Untyped             ;
; M2                            ; 1                               ; Untyped             ;
; N2                            ; 1                               ; Untyped             ;
; SS                            ; 1                               ; Untyped             ;
; C0_HIGH                       ; 0                               ; Untyped             ;
; C1_HIGH                       ; 0                               ; Untyped             ;
; C2_HIGH                       ; 0                               ; Untyped             ;
; C3_HIGH                       ; 0                               ; Untyped             ;
; C4_HIGH                       ; 0                               ; Untyped             ;
; C5_HIGH                       ; 0                               ; Untyped             ;
; C6_HIGH                       ; 0                               ; Untyped             ;
; C7_HIGH                       ; 0                               ; Untyped             ;
; C8_HIGH                       ; 0                               ; Untyped             ;
; C9_HIGH                       ; 0                               ; Untyped             ;
; C0_LOW                        ; 0                               ; Untyped             ;
; C1_LOW                        ; 0                               ; Untyped             ;
; C2_LOW                        ; 0                               ; Untyped             ;
; C3_LOW                        ; 0                               ; Untyped             ;
; C4_LOW                        ; 0                               ; Untyped             ;
; C5_LOW                        ; 0                               ; Untyped             ;
; C6_LOW                        ; 0                               ; Untyped             ;
; C7_LOW                        ; 0                               ; Untyped             ;
; C8_LOW                        ; 0                               ; Untyped             ;
; C9_LOW                        ; 0                               ; Untyped             ;
; C0_INITIAL                    ; 0                               ; Untyped             ;
; C1_INITIAL                    ; 0                               ; Untyped             ;
; C2_INITIAL                    ; 0                               ; Untyped             ;
; C3_INITIAL                    ; 0                               ; Untyped             ;
; C4_INITIAL                    ; 0                               ; Untyped             ;
; C5_INITIAL                    ; 0                               ; Untyped             ;
; C6_INITIAL                    ; 0                               ; Untyped             ;
; C7_INITIAL                    ; 0                               ; Untyped             ;
; C8_INITIAL                    ; 0                               ; Untyped             ;
; C9_INITIAL                    ; 0                               ; Untyped             ;
; C0_MODE                       ; BYPASS                          ; Untyped             ;
; C1_MODE                       ; BYPASS                          ; Untyped             ;
; C2_MODE                       ; BYPASS                          ; Untyped             ;
; C3_MODE                       ; BYPASS                          ; Untyped             ;
; C4_MODE                       ; BYPASS                          ; Untyped             ;
; C5_MODE                       ; BYPASS                          ; Untyped             ;
; C6_MODE                       ; BYPASS                          ; Untyped             ;
; C7_MODE                       ; BYPASS                          ; Untyped             ;
; C8_MODE                       ; BYPASS                          ; Untyped             ;
; C9_MODE                       ; BYPASS                          ; Untyped             ;
; C0_PH                         ; 0                               ; Untyped             ;
; C1_PH                         ; 0                               ; Untyped             ;
; C2_PH                         ; 0                               ; Untyped             ;
; C3_PH                         ; 0                               ; Untyped             ;
; C4_PH                         ; 0                               ; Untyped             ;
; C5_PH                         ; 0                               ; Untyped             ;
; C6_PH                         ; 0                               ; Untyped             ;
; C7_PH                         ; 0                               ; Untyped             ;
; C8_PH                         ; 0                               ; Untyped             ;
; C9_PH                         ; 0                               ; Untyped             ;
; L0_HIGH                       ; 1                               ; Untyped             ;
; L1_HIGH                       ; 1                               ; Untyped             ;
; G0_HIGH                       ; 1                               ; Untyped             ;
; G1_HIGH                       ; 1                               ; Untyped             ;
; G2_HIGH                       ; 1                               ; Untyped             ;
; G3_HIGH                       ; 1                               ; Untyped             ;
; E0_HIGH                       ; 1                               ; Untyped             ;
; E1_HIGH                       ; 1                               ; Untyped             ;
; E2_HIGH                       ; 1                               ; Untyped             ;
; E3_HIGH                       ; 1                               ; Untyped             ;
; L0_LOW                        ; 1                               ; Untyped             ;
; L1_LOW                        ; 1                               ; Untyped             ;
; G0_LOW                        ; 1                               ; Untyped             ;
; G1_LOW                        ; 1                               ; Untyped             ;
; G2_LOW                        ; 1                               ; Untyped             ;
; G3_LOW                        ; 1                               ; Untyped             ;
; E0_LOW                        ; 1                               ; Untyped             ;
; E1_LOW                        ; 1                               ; Untyped             ;
; E2_LOW                        ; 1                               ; Untyped             ;
; E3_LOW                        ; 1                               ; Untyped             ;
; L0_INITIAL                    ; 1                               ; Untyped             ;
; L1_INITIAL                    ; 1                               ; Untyped             ;
; G0_INITIAL                    ; 1                               ; Untyped             ;
; G1_INITIAL                    ; 1                               ; Untyped             ;
; G2_INITIAL                    ; 1                               ; Untyped             ;
; G3_INITIAL                    ; 1                               ; Untyped             ;
; E0_INITIAL                    ; 1                               ; Untyped             ;
; E1_INITIAL                    ; 1                               ; Untyped             ;
; E2_INITIAL                    ; 1                               ; Untyped             ;
; E3_INITIAL                    ; 1                               ; Untyped             ;
; L0_MODE                       ; BYPASS                          ; Untyped             ;
; L1_MODE                       ; BYPASS                          ; Untyped             ;
; G0_MODE                       ; BYPASS                          ; Untyped             ;
; G1_MODE                       ; BYPASS                          ; Untyped             ;
; G2_MODE                       ; BYPASS                          ; Untyped             ;
; G3_MODE                       ; BYPASS                          ; Untyped             ;
; E0_MODE                       ; BYPASS                          ; Untyped             ;
; E1_MODE                       ; BYPASS                          ; Untyped             ;
; E2_MODE                       ; BYPASS                          ; Untyped             ;
; E3_MODE                       ; BYPASS                          ; Untyped             ;
; L0_PH                         ; 0                               ; Untyped             ;
; L1_PH                         ; 0                               ; Untyped             ;
; G0_PH                         ; 0                               ; Untyped             ;
; G1_PH                         ; 0                               ; Untyped             ;
; G2_PH                         ; 0                               ; Untyped             ;
; G3_PH                         ; 0                               ; Untyped             ;
; E0_PH                         ; 0                               ; Untyped             ;
; E1_PH                         ; 0                               ; Untyped             ;
; E2_PH                         ; 0                               ; Untyped             ;
; E3_PH                         ; 0                               ; Untyped             ;
; M_PH                          ; 0                               ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped             ;
; CLK0_COUNTER                  ; G0                              ; Untyped             ;
; CLK1_COUNTER                  ; G0                              ; Untyped             ;
; CLK2_COUNTER                  ; G0                              ; Untyped             ;
; CLK3_COUNTER                  ; G0                              ; Untyped             ;
; CLK4_COUNTER                  ; G0                              ; Untyped             ;
; CLK5_COUNTER                  ; G0                              ; Untyped             ;
; CLK6_COUNTER                  ; E0                              ; Untyped             ;
; CLK7_COUNTER                  ; E1                              ; Untyped             ;
; CLK8_COUNTER                  ; E2                              ; Untyped             ;
; CLK9_COUNTER                  ; E3                              ; Untyped             ;
; L0_TIME_DELAY                 ; 0                               ; Untyped             ;
; L1_TIME_DELAY                 ; 0                               ; Untyped             ;
; G0_TIME_DELAY                 ; 0                               ; Untyped             ;
; G1_TIME_DELAY                 ; 0                               ; Untyped             ;
; G2_TIME_DELAY                 ; 0                               ; Untyped             ;
; G3_TIME_DELAY                 ; 0                               ; Untyped             ;
; E0_TIME_DELAY                 ; 0                               ; Untyped             ;
; E1_TIME_DELAY                 ; 0                               ; Untyped             ;
; E2_TIME_DELAY                 ; 0                               ; Untyped             ;
; E3_TIME_DELAY                 ; 0                               ; Untyped             ;
; M_TIME_DELAY                  ; 0                               ; Untyped             ;
; N_TIME_DELAY                  ; 0                               ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped             ;
; ENABLE0_COUNTER               ; L0                              ; Untyped             ;
; ENABLE1_COUNTER               ; L0                              ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped             ;
; LOOP_FILTER_C                 ; 5                               ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped             ;
; VCO_POST_SCALE                ; 0                               ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                    ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped             ;
; PORT_CLK2                     ; PORT_USED                       ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                     ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped             ;
; M_TEST_SOURCE                 ; 5                               ; Untyped             ;
; C0_TEST_SOURCE                ; 5                               ; Untyped             ;
; C1_TEST_SOURCE                ; 5                               ; Untyped             ;
; C2_TEST_SOURCE                ; 5                               ; Untyped             ;
; C3_TEST_SOURCE                ; 5                               ; Untyped             ;
; C4_TEST_SOURCE                ; 5                               ; Untyped             ;
; C5_TEST_SOURCE                ; 5                               ; Untyped             ;
; C6_TEST_SOURCE                ; 5                               ; Untyped             ;
; C7_TEST_SOURCE                ; 5                               ; Untyped             ;
; C8_TEST_SOURCE                ; 5                               ; Untyped             ;
; C9_TEST_SOURCE                ; 5                               ; Untyped             ;
; CBXI_PARAMETER                ; vga_aduio_pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped             ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                    ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE      ;
+-------------------------------+---------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_video_sync_generator:LTM_ins ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                              ;
; hori_back      ; 144   ; Signed Integer                                                              ;
; hori_front     ; 16    ; Signed Integer                                                              ;
; vert_line      ; 525   ; Signed Integer                                                              ;
; vert_back      ; 34    ; Signed Integer                                                              ;
; vert_front     ; 11    ; Signed Integer                                                              ;
; H_sync_cycle   ; 96    ; Signed Integer                                                              ;
; V_sync_cycle   ; 2     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; ../background.mif    ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_cv91      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                               ;
; NUMWORDS_A                         ; 1200                 ; Signed Integer                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; flappy_bird.mif      ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_sq91      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 58800                ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; pipe.mif             ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_5691      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 20000                ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; ../number.mif        ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_ng91      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 25425                ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; ../gameover.mif      ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_kn91      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 17286                ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; ../title.mif         ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_6e91      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|color_index:index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../color_index.mif   ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_fu91      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 10             ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 10             ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|pipe_generator:PIPE_ins|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                               ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                              ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                              ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                              ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                              ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                              ;
; LPM_WIDTHP                                     ; 25           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 25           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                              ;
; LPM_WIDTHP                                     ; 25           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 25           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                           ;
; Entity Instance                           ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component                                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 307200                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 1200                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 58800                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 20000                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 25425                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 17286                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; vga_controller:vga_ins|color_index:index_inst|altsyncram:altsyncram_component                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; vga_aduio_pll:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                              ;
+---------------------------------------+---------------------------------------------------------------------+
; Name                                  ; Value                                                               ;
+---------------------------------------+---------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                   ;
; Entity Instance                       ; vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                                  ;
;     -- LPM_WIDTHB                     ; 8                                                                   ;
;     -- LPM_WIDTHP                     ; 24                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                 ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                                                                  ;
;     -- LPM_WIDTHB                     ; 8                                                                   ;
;     -- LPM_WIDTHP                     ; 24                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                 ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                                                                  ;
;     -- LPM_WIDTHB                     ; 8                                                                   ;
;     -- LPM_WIDTHP                     ; 24                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                 ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 16                                                                  ;
;     -- LPM_WIDTHB                     ; 10                                                                  ;
;     -- LPM_WIDTHP                     ; 26                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                 ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                   ;
;     -- LPM_WIDTHP                     ; 25                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                 ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 16                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                   ;
;     -- LPM_WIDTHP                     ; 25                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                 ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
+---------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_aduio_pll:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile:my_regfile|dffe_32bit:register0" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:pc_n_alu"                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; ctrl_shiftamt  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; isNotEqual     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; isLessThan     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; overflow       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:pc_alu"                                                                                                                            ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_operandB[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; data_operandB[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; ctrl_ALUopcode       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; ctrl_shiftamt        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; isNotEqual           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; isLessThan           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|dffe_32bit:pc1" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 110                         ;
; cycloneiii_ff         ; 1677                        ;
;     CLR               ; 118                         ;
;     CLR SCLR          ; 52                          ;
;     CLR SCLR SLD      ; 9                           ;
;     ENA               ; 97                          ;
;     ENA CLR           ; 1306                        ;
;     ENA CLR SCLR      ; 30                          ;
;     ENA CLR SLD       ; 4                           ;
;     SCLR              ; 3                           ;
;     plain             ; 58                          ;
; cycloneiii_lcell_comb ; 6106                        ;
;     arith             ; 995                         ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 376                         ;
;         3 data inputs ; 604                         ;
;     normal            ; 5111                        ;
;         0 data inputs ; 54                          ;
;         1 data inputs ; 57                          ;
;         2 data inputs ; 577                         ;
;         3 data inputs ; 543                         ;
;         4 data inputs ; 3880                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 544                         ;
;                       ;                             ;
; Max LUT depth         ; 26.10                       ;
; Average LUT depth     ; 14.96                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:47     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Dec 11 23:21:50 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dffe.v
    Info (12023): Found entity 1: dffe_32bit File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dffe.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/regfile.v Line: 1
    Info (12023): Found entity 2: decoder File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/regfile.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: ctrl_unit File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/control.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file clock_config.v
    Info (12023): Found entity 1: clk_div2 File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v Line: 1
    Info (12023): Found entity 2: clk_div4 File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v Line: 17
    Info (12023): Found entity 3: clk_config File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file virtual_mem.v
    Info (12023): Found entity 1: virtual_mem File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/virtual_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipe_generator.v
    Info (12023): Found entity 1: pipe_generator File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file game_counter.v
    Info (12023): Found entity 1: pressed_times_cnt File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/game_counter.v Line: 2
    Info (12023): Found entity 2: paly_time_cnt File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/game_counter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: ps2_interface File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: ps2_controller File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_controller.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_reset.v
    Info (12023): Found entity 1: vga_reset File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_reset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_image_mask.v
    Info (12023): Found entity 1: vga_image_mask File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_generator.v
    Info (12023): Found entity 1: vga_address_generator File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_video_sync_generator.v
    Info (12023): Found entity 1: vga_video_sync_generator File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_video_sync_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file vga_aduio_pll.v
    Info (12023): Found entity 1: vga_aduio_pll File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file color_index.v
    Info (12023): Found entity 1: color_index File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file background.v
    Info (12023): Found entity 1: background File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file title.v
    Info (12023): Found entity 1: title File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file flappy_bird.v
    Info (12023): Found entity 1: flappy_bird File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pipe.v
    Info (12023): Found entity 1: pipe File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file number.v
    Info (12023): Found entity 1: number File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file gameover.v
    Info (12023): Found entity 1: gameover File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v Line: 40
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10034): Output port "VGA_SYNC" at skeleton.v(25) has no driver File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 25
Info (12128): Elaborating entity "processor" for hierarchy "processor:myprocessor" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 72
Info (12128): Elaborating entity "clk_config" for hierarchy "processor:myprocessor|clk_config:myconfig" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 49
Info (12128): Elaborating entity "clk_div4" for hierarchy "processor:myprocessor|clk_config:myconfig|clk_div4:pc_clk" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v Line: 35
Info (12128): Elaborating entity "clk_div2" for hierarchy "processor:myprocessor|clk_config:myconfig|clk_div4:pc_clk|clk_div2:div2" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v Line: 25
Info (12128): Elaborating entity "dffe_32bit" for hierarchy "processor:myprocessor|dffe_32bit:pc1" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 56
Info (12128): Elaborating entity "alu" for hierarchy "processor:myprocessor|alu:pc_alu" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 57
Info (12128): Elaborating entity "ctrl_unit" for hierarchy "processor:myprocessor|ctrl_unit:control" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 67
Info (12128): Elaborating entity "imem" for hierarchy "processor:myprocessor|imem:my_imem" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 92
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v Line: 82
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v Line: 82
Info (12133): Instantiated megafunction "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8591.tdf
    Info (12023): Found entity 1: altsyncram_8591 File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_8591.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8591" for hierarchy "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_8591:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem" for hierarchy "processor:myprocessor|dmem:my_dmem" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 93
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v Line: 86
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v Line: 86
Info (12133): Instantiated megafunction "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vff1.tdf
    Info (12023): Found entity 1: altsyncram_vff1 File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_vff1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vff1" for hierarchy "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_vff1:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "regfile" for hierarchy "processor:myprocessor|regfile:my_regfile" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 94
Info (12128): Elaborating entity "decoder" for hierarchy "processor:myprocessor|regfile:my_regfile|decoder:drA" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/regfile.v Line: 33
Info (12128): Elaborating entity "virtual_mem" for hierarchy "virtual_mem:my_vmem" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 87
Info (12128): Elaborating entity "ps2_interface" for hierarchy "ps2_interface:myps2" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 90
Info (10264): Verilog HDL Case Statement information at ps2_interface.v(107): all case item expressions in this case statement are onehot File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v Line: 107
Info (12128): Elaborating entity "ps2_controller" for hierarchy "ps2_interface:myps2|ps2_controller:PS2" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v Line: 197
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 93
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:hex1" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 96
Info (12128): Elaborating entity "pressed_times_cnt" for hierarchy "pressed_times_cnt:pcnt_inst" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 109
Info (12128): Elaborating entity "paly_time_cnt" for hierarchy "paly_time_cnt:gcnt_inst" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 110
Info (12128): Elaborating entity "vga_reset" for hierarchy "vga_reset:r0" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 113
Info (12128): Elaborating entity "vga_aduio_pll" for hierarchy "vga_aduio_pll:p1" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 114
Info (12128): Elaborating entity "altpll" for hierarchy "vga_aduio_pll:p1|altpll:altpll_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v Line: 108
Info (12130): Elaborated megafunction instantiation "vga_aduio_pll:p1|altpll:altpll_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v Line: 108
Info (12133): Instantiated megafunction "vga_aduio_pll:p1|altpll:altpll_component" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_aduio_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_aduio_pll_altpll.v
    Info (12023): Found entity 1: vga_aduio_pll_altpll File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v Line: 30
Info (12128): Elaborating entity "vga_aduio_pll_altpll" for hierarchy "vga_aduio_pll:p1|altpll:altpll_component|vga_aduio_pll_altpll:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 131
Info (12128): Elaborating entity "vga_video_sync_generator" for hierarchy "vga_controller:vga_ins|vga_video_sync_generator:LTM_ins" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v Line: 57
Info (12128): Elaborating entity "vga_address_generator" for hierarchy "vga_controller:vga_ins|vga_address_generator:ADR_ins" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v Line: 73
Info (10264): Verilog HDL Case Statement information at vga_address_generator.v(117): all case item expressions in this case statement are onehot File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 117
Warning (10230): Verilog HDL assignment warning at vga_address_generator.v(189): truncated value with size 8 to match size of target (4) File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 189
Warning (10230): Verilog HDL assignment warning at vga_address_generator.v(190): truncated value with size 8 to match size of target (4) File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 190
Info (12128): Elaborating entity "pipe_generator" for hierarchy "vga_controller:vga_ins|pipe_generator:PIPE_ins" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v Line: 81
Info (12128): Elaborating entity "vga_image_mask" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v Line: 87
Info (12128): Elaborating entity "background" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v Line: 29
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../background.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cv91.tdf
    Info (12023): Found entity 1: altsyncram_cv91 File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_cv91.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_cv91" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|decode_aaa:rden_decode" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_cv91.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|background:background_inst|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|mux_1pb:mux2" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_cv91.tdf Line: 42
Info (12128): Elaborating entity "flappy_bird" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "flappy_bird.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sq91.tdf
    Info (12023): Found entity 1: altsyncram_sq91 File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_sq91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sq91" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|flappy_bird:flappy_bird_inst|altsyncram:altsyncram_component|altsyncram_sq91:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pipe" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "pipe.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "58800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5691.tdf
    Info (12023): Found entity 1: altsyncram_5691 File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_5691.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_5691" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|decode_k8a:rden_decode" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_5691.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_bnb.tdf Line: 23
Info (12128): Elaborating entity "mux_bnb" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|pipe:pipe_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|mux_bnb:mux2" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_5691.tdf Line: 42
Info (12128): Elaborating entity "number" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../number.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "20000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ng91.tdf
    Info (12023): Found entity 1: altsyncram_ng91 File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_ng91.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ng91" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_e8a.tdf Line: 23
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|decode_e8a:rden_decode" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_ng91.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5nb.tdf
    Info (12023): Found entity 1: mux_5nb File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_5nb.tdf Line: 23
Info (12128): Elaborating entity "mux_5nb" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|number:number_inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|mux_5nb:mux2" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_ng91.tdf Line: 42
Info (12128): Elaborating entity "gameover" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../gameover.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "25425"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kn91.tdf
    Info (12023): Found entity 1: altsyncram_kn91 File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_kn91.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_kn91" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component|altsyncram_kn91:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_f8a.tdf Line: 23
Info (12128): Elaborating entity "decode_f8a" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component|altsyncram_kn91:auto_generated|decode_f8a:rden_decode" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_kn91.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf
    Info (12023): Found entity 1: mux_6nb File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_6nb.tdf Line: 23
Info (12128): Elaborating entity "mux_6nb" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|gameover:gg_inst|altsyncram:altsyncram_component|altsyncram_kn91:auto_generated|mux_6nb:mux2" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_kn91.tdf Line: 42
Info (12128): Elaborating entity "title" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../title.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "17286"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6e91.tdf
    Info (12023): Found entity 1: altsyncram_6e91 File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_6e91.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_6e91" for hierarchy "vga_controller:vga_ins|vga_image_mask:mask_ins|title:title_inst|altsyncram:altsyncram_component|altsyncram_6e91:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "color_index" for hierarchy "vga_controller:vga_ins|color_index:index_inst" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v Line: 90
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|color_index:index_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|color_index:index_inst|altsyncram:altsyncram_component" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|color_index:index_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../color_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fu91.tdf
    Info (12023): Found entity 1: altsyncram_fu91 File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_fu91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fu91" for hierarchy "vga_controller:vga_ins|color_index:index_inst|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[31]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[30]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[29]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[28]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[27]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[26]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[25]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[24]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[23]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[22]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[21]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[20]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[19]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[18]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[17]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[16]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[15]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[14]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[13]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[12]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[11]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[10]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[9]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[8]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[7]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[6]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[5]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[4]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[3]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[2]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[1]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegA[0]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v Line: 17
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[31]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[30]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[29]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[28]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[27]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[26]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[25]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[24]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[23]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[22]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[21]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[20]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[19]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[18]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[17]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[16]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[15]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[14]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[13]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[12]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[11]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[10]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[9]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[8]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[7]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[6]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[5]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[4]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[3]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[2]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[1]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:my_regfile|data_readRegB[0]" into a selector File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v Line: 30
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|vga_address_generator:ADR_ins|Mod0" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 169
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|vga_address_generator:ADR_ins|Div0" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 170
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|pipe_generator:PIPE_ins|Mod0" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|vga_address_generator:ADR_ins|Mult1" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|vga_address_generator:ADR_ins|Mult3" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 123
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|vga_address_generator:ADR_ins|Mult2" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 121
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|vga_address_generator:ADR_ins|Mult5" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 147
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|vga_address_generator:ADR_ins|Mod1" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 190
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|vga_address_generator:ADR_ins|Div1" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 189
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|vga_address_generator:ADR_ins|Mult0" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 111
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|vga_address_generator:ADR_ins|Mult4" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 142
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod0" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 169
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod0" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 169
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf
    Info (12023): Found entity 1: lpm_divide_lcm File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_lcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/alt_u_div_8af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div0" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 170
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div0" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 170
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_ikm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|pipe_generator:PIPE_ins|lpm_divide:Mod0" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v Line: 67
Info (12133): Instantiated megafunction "vga_controller:vga_ins|pipe_generator:PIPE_ins|lpm_divide:Mod0" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v Line: 67
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_m9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/alt_u_div_a4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 119
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 119
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf
    Info (12023): Found entity 1: add_sub_ckh File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_ckh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf
    Info (12023): Found entity 1: add_sub_i9h File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_i9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf
    Info (12023): Found entity 1: add_sub_gkh File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_gkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult1" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 147
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 147
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf
    Info (12023): Found entity 1: add_sub_ekh File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_ekh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf
    Info (12023): Found entity 1: add_sub_k9h File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_k9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf
    Info (12023): Found entity 1: add_sub_ikh File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_ikh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult5" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod1" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 190
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Mod1" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 190
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div1" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 189
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_divide:Div1" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 189
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_jhm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 111
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 111
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_mgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_qgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult0" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4" File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 142
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_address_generator:ADR_ins|lpm_mult:Mult4" with the following parameter: File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v Line: 142
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/lcd.sv Line: 48
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_rw" is stuck at GND File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 35
    Warning (13410): Pin "lcd_on" is stuck at VCC File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 35
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 35
    Warning (13410): Pin "seg4[0]" is stuck at GND File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 37
    Warning (13410): Pin "seg4[1]" is stuck at GND File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 37
    Warning (13410): Pin "seg4[2]" is stuck at GND File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 37
    Warning (13410): Pin "seg4[3]" is stuck at GND File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 37
    Warning (13410): Pin "seg4[4]" is stuck at GND File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 37
    Warning (13410): Pin "seg4[5]" is stuck at GND File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 37
    Warning (13410): Pin "seg4[6]" is stuck at VCC File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 37
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "vga_aduio_pll:p1|altpll:altpll_component|vga_aduio_pll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v Line: 47
Warning (15899): PLL "vga_aduio_pll:p1|altpll:altpll_component|vga_aduio_pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v Line: 47
Info (21057): Implemented 7950 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 106 output pins
    Info (21061): Implemented 7295 logic cells
    Info (21064): Implemented 544 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 4967 megabytes
    Info: Processing ended: Mon Dec 11 23:22:50 2023
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/output_files/skeleton.map.smsg.


