time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
7,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
7,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
9,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
9,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
10,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, None]","[None, None]"
10,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"[None, None]","['1', None]"
15,2 added to ready queue,enqueue,2,,['2'],[],"[None, None]","['1', None]"
15,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
17,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
17,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
18,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],[],"['2', None]","[None, None]"
18,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
19,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
19,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '1']","[None, None]"
20,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],[],"['2', None]","[None, None]"
20,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
21,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
21,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '1']","[None, None]"
22,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],[],"['2', None]","[None, None]"
22,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
23,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
23,1 finished CPU → wait queue,cpu_to_io,1,CPU1,['2'],['1'],"[None, None]","[None, None]"
23,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['1'],"['2', None]","[None, None]"
23,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['2', None]","['1', None]"
25,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
25,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
26,3 added to ready queue,enqueue,3,,['3'],[],"['2', None]","['1', None]"
26,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
27,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '3']","['1', None]"
27,1 finished I/O → ready queue,io_to_ready,1,IO0,"['2', '1']",[],"[None, '3']","[None, None]"
27,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', '3']","[None, None]"
28,2 finished CPU → wait queue,cpu_to_io,2,CPU0,['1'],['2'],"[None, '3']","[None, None]"
28,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['1', '3']",['2'],"[None, None]","[None, None]"
28,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],['2'],"['1', None]","[None, None]"
28,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['2'],"['1', '3']","[None, None]"
28,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"['1', '3']","['2', None]"
30,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']","['2', None]"
30,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '3']",[],"[None, None]","['2', None]"
30,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],[],"['1', None]","['2', None]"
30,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']","['2', None]"
31,4 added to ready queue,enqueue,4,,['4'],[],"['1', '3']","['2', None]"
31,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['4'],['1'],"[None, '3']","['2', None]"
31,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['4', '3']",['1'],"[None, None]","['2', None]"
31,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],['1'],"['4', None]","['2', None]"
31,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['1'],"['4', '3']","['2', None]"
31,1 dispatched to IO1,dispatch_io,1,IO1,[],[],"['4', '3']","['2', '1']"
33,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '3']","['2', '1']"
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '3']",[],"[None, None]","['2', '1']"
33,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],[],"['4', None]","['2', '1']"
33,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['4', '3']","['2', '1']"
34,1 finished I/O → ready queue,io_to_ready,1,IO1,['1'],[],"['4', '3']","['2', None]"
35,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '4']",[],"[None, '3']","['2', None]"
35,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['1', '4']",['3'],"[None, None]","['2', None]"
35,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['4'],['3'],"['1', None]","['2', None]"
35,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['3'],"['1', '4']","['2', None]"
35,3 dispatched to IO1,dispatch_io,3,IO1,[],[],"['1', '4']","['2', '3']"
36,4 finished CPU → wait queue,cpu_to_io,4,CPU1,[],['4'],"['1', None]","['2', '3']"
37,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['4'],"[None, None]","['2', '3']"
37,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['4'],"['1', None]","['2', '3']"
39,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],"['4', '1']","[None, None]","['2', '3']"
40,3 finished I/O → ready queue,io_to_ready,3,IO1,['3'],"['4', '1']","[None, None]","['2', None]"
40,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['4', '1']","['3', None]","['2', None]"
40,4 dispatched to IO1,dispatch_io,4,IO1,[],['1'],"['3', None]","['2', '4']"
41,5 added to ready queue,enqueue,5,,['5'],['1'],"['3', None]","['2', '4']"
41,2 finished I/O → ready queue,io_to_ready,2,IO0,"['5', '2']",['1'],"['3', None]","[None, '4']"
41,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['2'],['1'],"['3', '5']","[None, '4']"
41,1 dispatched to IO0,dispatch_io,1,IO0,['2'],[],"['3', '5']","['1', '4']"
42,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '3']",[],"[None, '5']","['1', '4']"
42,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['3'],[],"['2', '5']","['1', '4']"
43,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['3', '5']",[],"['2', None]","['1', '4']"
43,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['5'],[],"['2', '3']","['1', '4']"
44,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['5', '2']",[],"[None, '3']","['1', '4']"
44,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['2'],[],"['5', '3']","['1', '4']"
45,3 finished all bursts,finished,3,CPU1,['2'],[],"['5', None]","['1', '4']"
45,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['5', '2']","['1', '4']"
46,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],[],"[None, '2']","['1', '4']"
46,1 finished I/O → ready queue,io_to_ready,1,IO0,"['5', '1']",[],"[None, '2']","[None, '4']"
46,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['1'],[],"['5', '2']","[None, '4']"
47,5 finished CPU → wait queue,cpu_to_io,5,CPU0,['1'],['5'],"[None, '2']","[None, '4']"
47,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '2']",['5'],"[None, None]","[None, '4']"
47,4 finished I/O → ready queue,io_to_ready,4,IO1,"['1', '2', '4']",['5'],"[None, None]","[None, None]"
47,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '4']",['5'],"['1', None]","[None, None]"
47,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['4'],['5'],"['1', '2']","[None, None]"
47,5 dispatched to IO0,dispatch_io,5,IO0,['4'],[],"['1', '2']","['5', None]"
49,6 added to ready queue,enqueue,6,,"['4', '6']",[],"['1', '2']","['5', None]"
49,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '6', '1']",[],"[None, '2']","['5', None]"
49,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '6', '1', '2']",[],"[None, None]","['5', None]"
49,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '1', '2']",[],"['4', None]","['5', None]"
49,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '2']",[],"['4', '6']","['5', None]"
50,5 finished I/O → ready queue,io_to_ready,5,IO0,"['1', '2', '5']",[],"['4', '6']","[None, None]"
51,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '2', '5', '4']",[],"[None, '6']","[None, None]"
51,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '2', '5', '4', '6']",[],"[None, None]","[None, None]"
51,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '5', '4', '6']",[],"['1', None]","[None, None]"
51,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '4', '6']",[],"['1', '2']","[None, None]"
53,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['5', '4', '6', '1']",[],"[None, '2']","[None, None]"
53,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '4', '6', '1', '2']",[],"[None, None]","[None, None]"
53,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '6', '1', '2']",[],"['5', None]","[None, None]"
53,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '1', '2']",[],"['5', '4']","[None, None]"
54,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['6', '1', '2']",['4'],"['5', None]","[None, None]"
54,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '2']",['4'],"['5', '6']","[None, None]"
54,4 dispatched to IO0,dispatch_io,4,IO0,"['1', '2']",[],"['5', '6']","['4', None]"
55,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['1', '2']",['5'],"[None, '6']","['4', None]"
55,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],['5'],"['1', '6']","['4', None]"
55,5 dispatched to IO1,dispatch_io,5,IO1,['2'],[],"['1', '6']","['4', '5']"
56,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['2', '6']",[],"['1', None]","['4', '5']"
56,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['6'],[],"['1', '2']","['4', '5']"
57,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['6', '1']",[],"[None, '2']","['4', '5']"
57,4 finished I/O → ready queue,io_to_ready,4,IO0,"['6', '1', '4']",[],"[None, '2']","[None, '5']"
57,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '4']",[],"['6', '2']","[None, '5']"
58,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['1', '4']",['6'],"[None, '2']","[None, '5']"
58,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '4', '2']",['6'],"[None, None]","[None, '5']"
58,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '2']",['6'],"['1', None]","[None, '5']"
58,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['2'],['6'],"['1', '4']","[None, '5']"
58,6 dispatched to IO0,dispatch_io,6,IO0,['2'],[],"['1', '4']","['6', '5']"
59,1 finished all bursts,finished,1,CPU0,['2'],[],"[None, '4']","['6', '5']"
59,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '4']","['6', '5']"
60,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['2', None]","['6', '5']"
60,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['2', '4']","['6', '5']"
61,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '4']","['6', '5']"
61,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '4']","['6', '5']"
62,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['2', None]","['6', '5']"
62,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['2', '4']","['6', '5']"
63,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '4']","['6', '5']"
63,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['2', '4']",[],"[None, None]","['6', '5']"
63,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['4'],[],"['2', None]","['6', '5']"
63,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['2', '4']","['6', '5']"
64,5 finished I/O → ready queue,io_to_ready,5,IO1,['5'],[],"['2', '4']","['6', None]"
65,7 added to ready queue,enqueue,7,,"['5', '7']",[],"['2', '4']","['6', None]"
65,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['5', '7', '2']",[],"[None, '4']","['6', None]"
65,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '7', '2', '4']",[],"[None, None]","['6', None]"
65,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '2', '4']",[],"['5', None]","['6', None]"
65,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['2', '4']",[],"['5', '7']","['6', None]"
66,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['2', '4', '5']",[],"[None, '7']","['6', None]"
66,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '5']",[],"['2', '7']","['6', None]"
67,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['4', '5', '7']",[],"['2', None]","['6', None]"
67,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '7']",[],"['2', '4']","['6', None]"
68,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['5', '7']",['2'],"[None, '4']","['6', None]"
68,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['5', '7', '4']",['2'],"[None, None]","['6', None]"
68,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '4']",['2'],"['5', None]","['6', None]"
68,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['4'],['2'],"['5', '7']","['6', None]"
68,2 dispatched to IO1,dispatch_io,2,IO1,['4'],[],"['5', '7']","['6', '2']"
69,7 finished CPU → wait queue,cpu_to_io,7,CPU1,['4'],['7'],"['5', None]","['6', '2']"
69,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['7'],"['5', '4']","['6', '2']"
70,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],['7'],"[None, '4']","['6', '2']"
70,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],['7'],"['5', '4']","['6', '2']"
71,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['7', '5']","[None, '4']","['6', '2']"
71,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['7', '5']","[None, None]","['6', '2']"
71,6 finished I/O → ready queue,io_to_ready,6,IO0,"['4', '6']","['7', '5']","[None, None]","[None, '2']"
71,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['6'],"['7', '5']","['4', None]","[None, '2']"
71,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['7', '5']","['4', '6']","[None, '2']"
71,7 dispatched to IO0,dispatch_io,7,IO0,[],['5'],"['4', '6']","['7', '2']"
73,8 added to ready queue,enqueue,8,,['8'],['5'],"['4', '6']","['7', '2']"
73,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '4']",['5'],"[None, '6']","['7', '2']"
73,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '4', '6']",['5'],"[None, None]","['7', '2']"
73,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '6']",['5'],"['8', None]","['7', '2']"
73,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['6'],['5'],"['8', '4']","['7', '2']"
74,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['6', '4']",['5'],"['8', None]","['7', '2']"
74,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['4'],['5'],"['8', '6']","['7', '2']"
75,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '8']",['5'],"[None, '6']","['7', '2']"
75,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['8'],['5'],"['4', '6']","['7', '2']"
76,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '6']",['5'],"['4', None]","['7', '2']"
76,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['6'],['5'],"['4', '8']","['7', '2']"
77,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '4']",['5'],"[None, '8']","['7', '2']"
77,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['4'],['5'],"['6', '8']","['7', '2']"
78,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '8']",['5'],"['6', None]","['7', '2']"
78,7 finished I/O → ready queue,io_to_ready,7,IO0,"['4', '8', '7']",['5'],"['6', None]","[None, '2']"
78,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '7']",['5'],"['6', '4']","[None, '2']"
78,5 dispatched to IO0,dispatch_io,5,IO0,"['8', '7']",[],"['6', '4']","['5', '2']"
79,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '7', '6']",[],"[None, '4']","['5', '2']"
79,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['8', '7', '6']",['4'],"[None, None]","['5', '2']"
79,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '6']",['4'],"['8', None]","['5', '2']"
79,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['6'],['4'],"['8', '7']","['5', '2']"
80,8 finished CPU → wait queue,cpu_to_io,8,CPU0,['6'],"['4', '8']","[None, '7']","['5', '2']"
80,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['4', '8']","['6', '7']","['5', '2']"
81,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['4', '8']","['6', None]","['5', '2']"
81,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['4', '8']","['6', '7']","['5', '2']"
82,9 added to ready queue,enqueue,9,,['9'],"['4', '8']","['6', '7']","['5', '2']"
82,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['9', '6']","['4', '8']","[None, '7']","['5', '2']"
82,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['6'],"['4', '8']","['9', '7']","['5', '2']"
83,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['6', '7']","['4', '8']","['9', None]","['5', '2']"
83,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['7'],"['4', '8']","['9', '6']","['5', '2']"
84,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '9']","['4', '8']","[None, '6']","['5', '2']"
84,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['7', '9', '6']","['4', '8']","[None, None]","['5', '2']"
84,2 finished I/O → ready queue,io_to_ready,2,IO1,"['7', '9', '6', '2']","['4', '8']","[None, None]","['5', None]"
84,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '6', '2']","['4', '8']","['7', None]","['5', None]"
84,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '2']","['4', '8']","['7', '9']","['5', None]"
84,4 dispatched to IO1,dispatch_io,4,IO1,"['6', '2']",['8'],"['7', '9']","['5', '4']"
85,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['6', '2']","['8', '9']","['7', None]","['5', '4']"
85,5 finished I/O → ready queue,io_to_ready,5,IO0,"['6', '2', '5']","['8', '9']","['7', None]","[None, '4']"
85,4 finished I/O → ready queue,io_to_ready,4,IO1,"['6', '2', '5', '4']","['8', '9']","['7', None]","[None, None]"
85,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['2', '5', '4']","['8', '9']","['7', '6']","[None, None]"
85,8 dispatched to IO0,dispatch_io,8,IO0,"['2', '5', '4']",['9'],"['7', '6']","['8', None]"
85,9 dispatched to IO1,dispatch_io,9,IO1,"['2', '5', '4']",[],"['7', '6']","['8', '9']"
86,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['2', '5', '4', '7']",[],"[None, '6']","['8', '9']"
86,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '4', '7']",[],"['2', '6']","['8', '9']"
87,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '4', '7', '6']",[],"['2', None]","['8', '9']"
87,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '7', '6']",[],"['2', '5']","['8', '9']"
88,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '7', '6', '2']",[],"[None, '5']","['8', '9']"
88,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['4', '7', '6', '2']",['5'],"[None, None]","['8', '9']"
88,9 finished I/O → ready queue,io_to_ready,9,IO1,"['4', '7', '6', '2', '9']",['5'],"[None, None]","['8', None]"
88,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '6', '2', '9']",['5'],"['4', None]","['8', None]"
88,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['6', '2', '9']",['5'],"['4', '7']","['8', None]"
88,5 dispatched to IO1,dispatch_io,5,IO1,"['6', '2', '9']",[],"['4', '7']","['8', '5']"
89,4 finished all bursts,finished,4,CPU0,"['6', '2', '9']",[],"[None, '7']","['8', '5']"
89,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['6', '2', '9']",['7'],"[None, None]","['8', '5']"
89,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '9']",['7'],"['6', None]","['8', '5']"
89,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['9'],['7'],"['6', '2']","['8', '5']"
91,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['9', '6']",['7'],"[None, '2']","['8', '5']"
91,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['9', '6', '2']",['7'],"[None, None]","['8', '5']"
91,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '2']",['7'],"['9', None]","['8', '5']"
91,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['2'],['7'],"['9', '6']","['8', '5']"
92,10 added to ready queue,enqueue,10,,"['2', '10']",['7'],"['9', '6']","['8', '5']"
92,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['2', '10']","['7', '6']","['9', None]","['8', '5']"
92,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['10'],"['7', '6']","['9', '2']","['8', '5']"
93,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '9']","['7', '6']","[None, '2']","['8', '5']"
93,5 finished I/O → ready queue,io_to_ready,5,IO1,"['10', '9', '5']","['7', '6']","[None, '2']","['8', None]"
93,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '5']","['7', '6']","['10', '2']","['8', None]"
93,7 dispatched to IO1,dispatch_io,7,IO1,"['9', '5']",['6'],"['10', '2']","['8', '7']"
94,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['9', '5', '2']",['6'],"['10', None]","['8', '7']"
94,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '2']",['6'],"['10', '9']","['8', '7']"
95,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '2', '10']",['6'],"[None, '9']","['8', '7']"
95,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['5', '2', '10']","['6', '9']","[None, None]","['8', '7']"
95,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '10']","['6', '9']","['5', None]","['8', '7']"
95,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['10'],"['6', '9']","['5', '2']","['8', '7']"
97,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['10', '5']","['6', '9']","[None, '2']","['8', '7']"
97,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['10', '5', '2']","['6', '9']","[None, None]","['8', '7']"
97,8 finished I/O → ready queue,io_to_ready,8,IO0,"['10', '5', '2', '8']","['6', '9']","[None, None]","[None, '7']"
97,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '2', '8']","['6', '9']","['10', None]","[None, '7']"
97,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '8']","['6', '9']","['10', '5']","[None, '7']"
97,6 dispatched to IO0,dispatch_io,6,IO0,"['2', '8']",['9'],"['10', '5']","['6', '7']"
98,11 added to ready queue,enqueue,11,,"['2', '8', '11']",['9'],"['10', '5']","['6', '7']"
98,7 finished I/O → ready queue,io_to_ready,7,IO1,"['2', '8', '11', '7']",['9'],"['10', '5']","['6', None]"
98,9 dispatched to IO1,dispatch_io,9,IO1,"['2', '8', '11', '7']",[],"['10', '5']","['6', '9']"
99,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['2', '8', '11', '7']",['10'],"[None, '5']","['6', '9']"
99,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '8', '11', '7', '5']",['10'],"[None, None]","['6', '9']"
99,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '11', '7', '5']",['10'],"['2', None]","['6', '9']"
99,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['11', '7', '5']",['10'],"['2', '8']","['6', '9']"
101,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['11', '7', '5', '2']",['10'],"[None, '8']","['6', '9']"
101,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['11', '7', '5', '2', '8']",['10'],"[None, None]","['6', '9']"
101,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '5', '2', '8']",['10'],"['11', None]","['6', '9']"
101,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '2', '8']",['10'],"['11', '7']","['6', '9']"
103,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['5', '2', '8', '11']",['10'],"[None, '7']","['6', '9']"
103,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['5', '2', '8', '11', '7']",['10'],"[None, None]","['6', '9']"
103,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '8', '11', '7']",['10'],"['5', None]","['6', '9']"
103,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '11', '7']",['10'],"['5', '2']","['6', '9']"
104,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['8', '11', '7']","['10', '5']","[None, '2']","['6', '9']"
104,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['8', '11', '7', '2']","['10', '5']","[None, None]","['6', '9']"
104,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '7', '2']","['10', '5']","['8', None]","['6', '9']"
104,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '2']","['10', '5']","['8', '11']","['6', '9']"
106,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '2', '8']","['10', '5']","[None, '11']","['6', '9']"
106,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['7', '2', '8', '11']","['10', '5']","[None, None]","['6', '9']"
106,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['2', '8', '11']","['10', '5']","['7', None]","['6', '9']"
106,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '11']","['10', '5']","['7', '2']","['6', '9']"
107,7 finished all bursts,finished,7,CPU0,"['8', '11']","['10', '5']","[None, '2']","['6', '9']"
107,9 finished I/O → ready queue,io_to_ready,9,IO1,"['8', '11', '9']","['10', '5']","[None, '2']","['6', None]"
107,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '9']","['10', '5']","['8', '2']","['6', None]"
107,10 dispatched to IO1,dispatch_io,10,IO1,"['11', '9']",['5'],"['8', '2']","['6', '10']"
108,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['11', '9', '2']",['5'],"['8', None]","['6', '10']"
108,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '2']",['5'],"['8', '11']","['6', '10']"
109,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '2', '8']",['5'],"[None, '11']","['6', '10']"
109,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['9', '2', '8', '11']",['5'],"[None, None]","['6', '10']"
109,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '8', '11']",['5'],"['9', None]","['6', '10']"
109,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '11']",['5'],"['9', '2']","['6', '10']"
110,10 finished I/O → ready queue,io_to_ready,10,IO1,"['8', '11', '10']",['5'],"['9', '2']","['6', None]"
110,5 dispatched to IO1,dispatch_io,5,IO1,"['8', '11', '10']",[],"['9', '2']","['6', '5']"
111,12 added to ready queue,enqueue,12,,"['8', '11', '10', '12']",[],"['9', '2']","['6', '5']"
111,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '11', '10', '12', '9']",[],"[None, '2']","['6', '5']"
111,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['8', '11', '10', '12', '9', '2']",[],"[None, None]","['6', '5']"
111,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '10', '12', '9', '2']",[],"['8', None]","['6', '5']"
111,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['10', '12', '9', '2']",[],"['8', '11']","['6', '5']"
112,6 finished I/O → ready queue,io_to_ready,6,IO0,"['10', '12', '9', '2', '6']",[],"['8', '11']","[None, '5']"
113,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '12', '9', '2', '6', '8']",[],"[None, '11']","[None, '5']"
113,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['10', '12', '9', '2', '6', '8', '11']",[],"[None, None]","[None, '5']"
113,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '9', '2', '6', '8', '11']",[],"['10', None]","[None, '5']"
113,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '2', '6', '8', '11']",[],"['10', '12']","[None, '5']"
114,5 finished I/O → ready queue,io_to_ready,5,IO1,"['9', '2', '6', '8', '11', '5']",[],"['10', '12']","[None, None]"
115,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['9', '2', '6', '8', '11', '5']",['10'],"[None, '12']","[None, None]"
115,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['9', '2', '6', '8', '11', '5', '12']",['10'],"[None, None]","[None, None]"
115,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '6', '8', '11', '5', '12']",['10'],"['9', None]","[None, None]"
115,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['6', '8', '11', '5', '12']",['10'],"['9', '2']","[None, None]"
115,10 dispatched to IO0,dispatch_io,10,IO0,"['6', '8', '11', '5', '12']",[],"['9', '2']","['10', None]"
116,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['6', '8', '11', '5', '12', '9']",[],"[None, '2']","['10', None]"
116,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '11', '5', '12', '9']",[],"['6', '2']","['10', None]"
117,2 finished all bursts,finished,2,CPU1,"['8', '11', '5', '12', '9']",[],"['6', None]","['10', None]"
117,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['11', '5', '12', '9']",[],"['6', '8']","['10', None]"
118,13 added to ready queue,enqueue,13,,"['11', '5', '12', '9', '13']",[],"['6', '8']","['10', None]"
118,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['11', '5', '12', '9', '13', '6']",[],"[None, '8']","['10', None]"
118,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['11', '5', '12', '9', '13', '6', '8']",[],"[None, None]","['10', None]"
118,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['5', '12', '9', '13', '6', '8']",[],"['11', None]","['10', None]"
118,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['12', '9', '13', '6', '8']",[],"['11', '5']","['10', None]"
119,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['12', '9', '13', '6', '8', '11']",[],"[None, '5']","['10', None]"
119,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '13', '6', '8', '11']",[],"['12', '5']","['10', None]"
120,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['9', '13', '6', '8', '11', '5']",[],"['12', None]","['10', None]"
120,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '6', '8', '11', '5']",[],"['12', '9']","['10', None]"
121,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['13', '6', '8', '11', '5', '12']",[],"[None, '9']","['10', None]"
121,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['6', '8', '11', '5', '12']",[],"['13', '9']","['10', None]"
122,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '8', '11', '5', '12', '9']",[],"['13', None]","['10', None]"
122,10 finished I/O → ready queue,io_to_ready,10,IO0,"['6', '8', '11', '5', '12', '9', '10']",[],"['13', None]","[None, None]"
122,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '11', '5', '12', '9', '10']",[],"['13', '6']","[None, None]"
123,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['8', '11', '5', '12', '9', '10', '13']",[],"[None, '6']","[None, None]"
123,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '5', '12', '9', '10', '13']",[],"['8', '6']","[None, None]"
124,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['11', '5', '12', '9', '10', '13', '6']",[],"['8', None]","[None, None]"
124,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['5', '12', '9', '10', '13', '6']",[],"['8', '11']","[None, None]"
125,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '12', '9', '10', '13', '6', '8']",[],"[None, '11']","[None, None]"
125,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['12', '9', '10', '13', '6', '8']",[],"['5', '11']","[None, None]"
126,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['12', '9', '10', '13', '6', '8', '5']",[],"[None, '11']","[None, None]"
126,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '9', '10', '13', '6', '8', '5', '11']",[],"[None, None]","[None, None]"
126,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '10', '13', '6', '8', '5', '11']",[],"['12', None]","[None, None]"
126,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '13', '6', '8', '5', '11']",[],"['12', '9']","[None, None]"
128,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['10', '13', '6', '8', '5', '11', '12']",[],"[None, '9']","[None, None]"
128,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['10', '13', '6', '8', '5', '11', '12']",['9'],"[None, None]","[None, None]"
128,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '6', '8', '5', '11', '12']",['9'],"['10', None]","[None, None]"
128,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '8', '5', '11', '12']",['9'],"['10', '13']","[None, None]"
128,9 dispatched to IO0,dispatch_io,9,IO0,"['6', '8', '5', '11', '12']",[],"['10', '13']","['9', None]"
129,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['6', '8', '5', '11', '12', '13']",[],"['10', None]","['9', None]"
129,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '5', '11', '12', '13']",[],"['10', '6']","['9', None]"
130,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '5', '11', '12', '13', '10']",[],"[None, '6']","['9', None]"
130,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['8', '5', '11', '12', '13', '10']",['6'],"[None, None]","['9', None]"
130,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '11', '12', '13', '10']",['6'],"['8', None]","['9', None]"
130,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['11', '12', '13', '10']",['6'],"['8', '5']","['9', None]"
130,6 dispatched to IO1,dispatch_io,6,IO1,"['11', '12', '13', '10']",[],"['8', '5']","['9', '6']"
132,14 added to ready queue,enqueue,14,,"['11', '12', '13', '10', '14']",[],"['8', '5']","['9', '6']"
132,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['11', '12', '13', '10', '14', '8']",[],"[None, '5']","['9', '6']"
132,5 finished all bursts,finished,5,CPU1,"['11', '12', '13', '10', '14', '8']",[],"[None, None]","['9', '6']"
132,9 finished I/O → ready queue,io_to_ready,9,IO0,"['11', '12', '13', '10', '14', '8', '9']",[],"[None, None]","[None, '6']"
132,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '13', '10', '14', '8', '9']",[],"['11', None]","[None, '6']"
132,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '10', '14', '8', '9']",[],"['11', '12']","[None, '6']"
133,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['13', '10', '14', '8', '9']",['12'],"['11', None]","[None, '6']"
133,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['10', '14', '8', '9']",['12'],"['11', '13']","[None, '6']"
133,12 dispatched to IO0,dispatch_io,12,IO0,"['10', '14', '8', '9']",[],"['11', '13']","['12', '6']"
134,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['10', '14', '8', '9']",['11'],"[None, '13']","['12', '6']"
134,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['14', '8', '9']",['11'],"['10', '13']","['12', '6']"
135,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '8', '9', '13']",['11'],"['10', None]","['12', '6']"
135,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '9', '13']",['11'],"['10', '14']","['12', '6']"
136,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '9', '13', '10']",['11'],"[None, '14']","['12', '6']"
136,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '13', '10']",['11'],"['8', '14']","['12', '6']"
137,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['9', '13', '10']","['11', '8']","[None, '14']","['12', '6']"
137,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['9', '13', '10', '14']","['11', '8']","[None, None]","['12', '6']"
137,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['13', '10', '14']","['11', '8']","['9', None]","['12', '6']"
137,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['10', '14']","['11', '8']","['9', '13']","['12', '6']"
138,15 added to ready queue,enqueue,15,,"['10', '14', '15']","['11', '8']","['9', '13']","['12', '6']"
138,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['10', '14', '15', '13']","['11', '8']","['9', None]","['12', '6']"
138,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '15', '13']","['11', '8']","['9', '10']","['12', '6']"
139,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['14', '15', '13', '9']","['11', '8']","[None, '10']","['12', '6']"
139,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['14', '15', '13', '9', '10']","['11', '8']","[None, None]","['12', '6']"
139,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '13', '9', '10']","['11', '8']","['14', None]","['12', '6']"
139,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '9', '10']","['11', '8']","['14', '15']","['12', '6']"
141,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['13', '9', '10', '14']","['11', '8']","[None, '15']","['12', '6']"
141,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['13', '9', '10', '14', '15']","['11', '8']","[None, None]","['12', '6']"
141,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['9', '10', '14', '15']","['11', '8']","['13', None]","['12', '6']"
141,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '14', '15']","['11', '8']","['13', '9']","['12', '6']"
142,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['10', '14', '15']","['11', '8', '9']","['13', None]","['12', '6']"
142,6 finished I/O → ready queue,io_to_ready,6,IO1,"['10', '14', '15', '6']","['11', '8', '9']","['13', None]","['12', None]"
142,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '15', '6']","['11', '8', '9']","['13', '10']","['12', None]"
142,11 dispatched to IO1,dispatch_io,11,IO1,"['14', '15', '6']","['8', '9']","['13', '10']","['12', '11']"
143,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '15', '6', '13']","['8', '9']","[None, '10']","['12', '11']"
143,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '6', '13']","['8', '9']","['14', '10']","['12', '11']"
144,16 added to ready queue,enqueue,16,,"['15', '6', '13', '16']","['8', '9']","['14', '10']","['12', '11']"
144,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['15', '6', '13', '16']","['8', '9', '10']","['14', None]","['12', '11']"
144,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['6', '13', '16']","['8', '9', '10']","['14', '15']","['12', '11']"
145,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['6', '13', '16', '14']","['8', '9', '10']","[None, '15']","['12', '11']"
145,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['6', '13', '16', '14']","['8', '9', '10', '15']","[None, None]","['12', '11']"
145,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '16', '14']","['8', '9', '10', '15']","['6', None]","['12', '11']"
145,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['16', '14']","['8', '9', '10', '15']","['6', '13']","['12', '11']"
147,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['16', '14', '6']","['8', '9', '10', '15']","[None, '13']","['12', '11']"
147,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['16', '14', '6']","['8', '9', '10', '15', '13']","[None, None]","['12', '11']"
147,11 finished I/O → ready queue,io_to_ready,11,IO1,"['16', '14', '6', '11']","['8', '9', '10', '15', '13']","[None, None]","['12', None]"
147,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['14', '6', '11']","['8', '9', '10', '15', '13']","['16', None]","['12', None]"
147,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['6', '11']","['8', '9', '10', '15', '13']","['16', '14']","['12', None]"
147,8 dispatched to IO1,dispatch_io,8,IO1,"['6', '11']","['9', '10', '15', '13']","['16', '14']","['12', '8']"
148,12 finished I/O → ready queue,io_to_ready,12,IO0,"['6', '11', '12']","['9', '10', '15', '13']","['16', '14']","[None, '8']"
148,9 dispatched to IO0,dispatch_io,9,IO0,"['6', '11', '12']","['10', '15', '13']","['16', '14']","['9', '8']"
149,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['6', '11', '12', '16']","['10', '15', '13']","[None, '14']","['9', '8']"
149,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['6', '11', '12', '16', '14']","['10', '15', '13']","[None, None]","['9', '8']"
149,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '12', '16', '14']","['10', '15', '13']","['6', None]","['9', '8']"
149,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '16', '14']","['10', '15', '13']","['6', '11']","['9', '8']"
151,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['12', '16', '14', '6']","['10', '15', '13']","[None, '11']","['9', '8']"
151,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '16', '14', '6', '11']","['10', '15', '13']","[None, None]","['9', '8']"
151,9 finished I/O → ready queue,io_to_ready,9,IO0,"['12', '16', '14', '6', '11', '9']","['10', '15', '13']","[None, None]","[None, '8']"
151,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '14', '6', '11', '9']","['10', '15', '13']","['12', None]","[None, '8']"
151,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['14', '6', '11', '9']","['10', '15', '13']","['12', '16']","[None, '8']"
151,10 dispatched to IO0,dispatch_io,10,IO0,"['14', '6', '11', '9']","['15', '13']","['12', '16']","['10', '8']"
152,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['14', '6', '11', '9']","['15', '13', '16']","['12', None]","['10', '8']"
152,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['6', '11', '9']","['15', '13', '16']","['12', '14']","['10', '8']"
153,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['6', '11', '9', '12']","['15', '13', '16']","[None, '14']","['10', '8']"
153,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '9', '12']","['15', '13', '16']","['6', '14']","['10', '8']"
154,17 added to ready queue,enqueue,17,,"['11', '9', '12', '17']","['15', '13', '16']","['6', '14']","['10', '8']"
154,6 finished all bursts,finished,6,CPU0,"['11', '9', '12', '17']","['15', '13', '16']","[None, '14']","['10', '8']"
154,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '9', '12', '17', '14']","['15', '13', '16']","[None, None]","['10', '8']"
154,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '12', '17', '14']","['15', '13', '16']","['11', None]","['10', '8']"
154,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '17', '14']","['15', '13', '16']","['11', '9']","['10', '8']"
155,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['12', '17', '14']","['15', '13', '16', '11']","[None, '9']","['10', '8']"
155,10 finished I/O → ready queue,io_to_ready,10,IO0,"['12', '17', '14', '10']","['15', '13', '16', '11']","[None, '9']","[None, '8']"
155,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '14', '10']","['15', '13', '16', '11']","['12', '9']","[None, '8']"
155,15 dispatched to IO0,dispatch_io,15,IO0,"['17', '14', '10']","['13', '16', '11']","['12', '9']","['15', '8']"
156,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['17', '14', '10']","['13', '16', '11', '9']","['12', None]","['15', '8']"
156,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '10']","['13', '16', '11', '9']","['12', '17']","['15', '8']"
157,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '10', '12']","['13', '16', '11', '9']","[None, '17']","['15', '8']"
157,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '12']","['13', '16', '11', '9']","['14', '17']","['15', '8']"
158,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['10', '12', '17']","['13', '16', '11', '9']","['14', None]","['15', '8']"
158,15 finished I/O → ready queue,io_to_ready,15,IO0,"['10', '12', '17', '15']","['13', '16', '11', '9']","['14', None]","[None, '8']"
158,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '17', '15']","['13', '16', '11', '9']","['14', '10']","[None, '8']"
158,13 dispatched to IO0,dispatch_io,13,IO0,"['12', '17', '15']","['16', '11', '9']","['14', '10']","['13', '8']"
159,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['12', '17', '15']","['16', '11', '9', '14']","[None, '10']","['13', '8']"
159,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '15']","['16', '11', '9', '14']","['12', '10']","['13', '8']"
160,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['17', '15', '10']","['16', '11', '9', '14']","['12', None]","['13', '8']"
160,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '10']","['16', '11', '9', '14']","['12', '17']","['13', '8']"
161,18 added to ready queue,enqueue,18,,"['15', '10', '18']","['16', '11', '9', '14']","['12', '17']","['13', '8']"
161,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '10', '18', '12']","['16', '11', '9', '14']","[None, '17']","['13', '8']"
161,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['10', '18', '12']","['16', '11', '9', '14']","['15', '17']","['13', '8']"
162,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['10', '18', '12', '17']","['16', '11', '9', '14']","['15', None]","['13', '8']"
162,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['18', '12', '17']","['16', '11', '9', '14']","['15', '10']","['13', '8']"
163,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['18', '12', '17', '15']","['16', '11', '9', '14']","[None, '10']","['13', '8']"
163,8 finished I/O → ready queue,io_to_ready,8,IO1,"['18', '12', '17', '15', '8']","['16', '11', '9', '14']","[None, '10']","['13', None]"
163,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '17', '15', '8']","['16', '11', '9', '14']","['18', '10']","['13', None]"
163,16 dispatched to IO1,dispatch_io,16,IO1,"['12', '17', '15', '8']","['11', '9', '14']","['18', '10']","['13', '16']"
164,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['12', '17', '15', '8']","['11', '9', '14', '10']","['18', None]","['13', '16']"
164,13 finished I/O → ready queue,io_to_ready,13,IO0,"['12', '17', '15', '8', '13']","['11', '9', '14', '10']","['18', None]","[None, '16']"
164,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '15', '8', '13']","['11', '9', '14', '10']","['18', '12']","[None, '16']"
164,11 dispatched to IO0,dispatch_io,11,IO0,"['17', '15', '8', '13']","['9', '14', '10']","['18', '12']","['11', '16']"
165,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['17', '15', '8', '13', '18']","['9', '14', '10']","[None, '12']","['11', '16']"
165,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['17', '15', '8', '13', '18']","['9', '14', '10', '12']","[None, None]","['11', '16']"
165,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '8', '13', '18']","['9', '14', '10', '12']","['17', None]","['11', '16']"
165,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['8', '13', '18']","['9', '14', '10', '12']","['17', '15']","['11', '16']"
166,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['8', '13', '18', '15']","['9', '14', '10', '12']","['17', None]","['11', '16']"
166,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['13', '18', '15']","['9', '14', '10', '12']","['17', '8']","['11', '16']"
167,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '18', '15', '17']","['9', '14', '10', '12']","[None, '8']","['11', '16']"
167,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['18', '15', '17']","['9', '14', '10', '12']","['13', '8']","['11', '16']"
168,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['18', '15', '17', '8']","['9', '14', '10', '12']","['13', None]","['11', '16']"
168,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['15', '17', '8']","['9', '14', '10', '12']","['13', '18']","['11', '16']"
169,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['15', '17', '8', '13']","['9', '14', '10', '12']","[None, '18']","['11', '16']"
169,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['15', '17', '8', '13']","['9', '14', '10', '12', '18']","[None, None]","['11', '16']"
169,11 finished I/O → ready queue,io_to_ready,11,IO0,"['15', '17', '8', '13', '11']","['9', '14', '10', '12', '18']","[None, None]","[None, '16']"
169,16 finished I/O → ready queue,io_to_ready,16,IO1,"['15', '17', '8', '13', '11', '16']","['9', '14', '10', '12', '18']","[None, None]","[None, None]"
169,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['17', '8', '13', '11', '16']","['9', '14', '10', '12', '18']","['15', None]","[None, None]"
169,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['8', '13', '11', '16']","['9', '14', '10', '12', '18']","['15', '17']","[None, None]"
169,9 dispatched to IO0,dispatch_io,9,IO0,"['8', '13', '11', '16']","['14', '10', '12', '18']","['15', '17']","['9', None]"
169,14 dispatched to IO1,dispatch_io,14,IO1,"['8', '13', '11', '16']","['10', '12', '18']","['15', '17']","['9', '14']"
171,19 added to ready queue,enqueue,19,,"['8', '13', '11', '16', '19']","['10', '12', '18']","['15', '17']","['9', '14']"
171,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['8', '13', '11', '16', '19', '15']","['10', '12', '18']","[None, '17']","['9', '14']"
171,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['8', '13', '11', '16', '19', '15', '17']","['10', '12', '18']","[None, None]","['9', '14']"
171,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['13', '11', '16', '19', '15', '17']","['10', '12', '18']","['8', None]","['9', '14']"
171,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '16', '19', '15', '17']","['10', '12', '18']","['8', '13']","['9', '14']"
172,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['11', '16', '19', '15', '17']","['10', '12', '18', '13']","['8', None]","['9', '14']"
172,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['16', '19', '15', '17']","['10', '12', '18', '13']","['8', '11']","['9', '14']"
173,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['16', '19', '15', '17', '8']","['10', '12', '18', '13']","[None, '11']","['9', '14']"
173,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['19', '15', '17', '8']","['10', '12', '18', '13']","['16', '11']","['9', '14']"
174,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['19', '15', '17', '8', '11']","['10', '12', '18', '13']","['16', None]","['9', '14']"
174,9 finished I/O → ready queue,io_to_ready,9,IO0,"['19', '15', '17', '8', '11', '9']","['10', '12', '18', '13']","['16', None]","[None, '14']"
174,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '17', '8', '11', '9']","['10', '12', '18', '13']","['16', '19']","[None, '14']"
174,10 dispatched to IO0,dispatch_io,10,IO0,"['15', '17', '8', '11', '9']","['12', '18', '13']","['16', '19']","['10', '14']"
175,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['15', '17', '8', '11', '9', '16']","['12', '18', '13']","[None, '19']","['10', '14']"
175,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['17', '8', '11', '9', '16']","['12', '18', '13']","['15', '19']","['10', '14']"
176,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['17', '8', '11', '9', '16', '15']","['12', '18', '13']","[None, '19']","['10', '14']"
176,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['17', '8', '11', '9', '16', '15', '19']","['12', '18', '13']","[None, None]","['10', '14']"
176,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['8', '11', '9', '16', '15', '19']","['12', '18', '13']","['17', None]","['10', '14']"
176,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['11', '9', '16', '15', '19']","['12', '18', '13']","['17', '8']","['10', '14']"
178,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['11', '9', '16', '15', '19', '17']","['12', '18', '13']","[None, '8']","['10', '14']"
178,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['11', '9', '16', '15', '19', '17']","['12', '18', '13', '8']","[None, None]","['10', '14']"
178,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '16', '15', '19', '17']","['12', '18', '13', '8']","['11', None]","['10', '14']"
178,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '15', '19', '17']","['12', '18', '13', '8']","['11', '9']","['10', '14']"
180,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['16', '15', '19', '17']","['12', '18', '13', '8', '11']","[None, '9']","['10', '14']"
180,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '15', '19', '17', '9']","['12', '18', '13', '8', '11']","[None, None]","['10', '14']"
180,10 finished I/O → ready queue,io_to_ready,10,IO0,"['16', '15', '19', '17', '9', '10']","['12', '18', '13', '8', '11']","[None, None]","[None, '14']"
180,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['15', '19', '17', '9', '10']","['12', '18', '13', '8', '11']","['16', None]","[None, '14']"
180,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['19', '17', '9', '10']","['12', '18', '13', '8', '11']","['16', '15']","[None, '14']"
180,12 dispatched to IO0,dispatch_io,12,IO0,"['19', '17', '9', '10']","['18', '13', '8', '11']","['16', '15']","['12', '14']"
181,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['19', '17', '9', '10', '16']","['18', '13', '8', '11']","[None, '15']","['12', '14']"
181,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['17', '9', '10', '16']","['18', '13', '8', '11']","['19', '15']","['12', '14']"
182,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['17', '9', '10', '16', '15']","['18', '13', '8', '11']","['19', None]","['12', '14']"
182,14 finished I/O → ready queue,io_to_ready,14,IO1,"['17', '9', '10', '16', '15', '14']","['18', '13', '8', '11']","['19', None]","['12', None]"
182,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['9', '10', '16', '15', '14']","['18', '13', '8', '11']","['19', '17']","['12', None]"
182,18 dispatched to IO1,dispatch_io,18,IO1,"['9', '10', '16', '15', '14']","['13', '8', '11']","['19', '17']","['12', '18']"
183,20 added to ready queue,enqueue,20,,"['9', '10', '16', '15', '14', '20']","['13', '8', '11']","['19', '17']","['12', '18']"
183,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['9', '10', '16', '15', '14', '20', '19']","['13', '8', '11']","[None, '17']","['12', '18']"
183,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '16', '15', '14', '20', '19']","['13', '8', '11']","['9', '17']","['12', '18']"
184,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['10', '16', '15', '14', '20', '19', '9']","['13', '8', '11']","[None, '17']","['12', '18']"
184,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['10', '16', '15', '14', '20', '19', '9', '17']","['13', '8', '11']","[None, None]","['12', '18']"
184,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['16', '15', '14', '20', '19', '9', '17']","['13', '8', '11']","['10', None]","['12', '18']"
184,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['15', '14', '20', '19', '9', '17']","['13', '8', '11']","['10', '16']","['12', '18']"
185,18 finished I/O → ready queue,io_to_ready,18,IO1,"['15', '14', '20', '19', '9', '17', '18']","['13', '8', '11']","['10', '16']","['12', None]"
185,13 dispatched to IO1,dispatch_io,13,IO1,"['15', '14', '20', '19', '9', '17', '18']","['8', '11']","['10', '16']","['12', '13']"
186,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '14', '20', '19', '9', '17', '18', '10']","['8', '11']","[None, '16']","['12', '13']"
186,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['15', '14', '20', '19', '9', '17', '18', '10', '16']","['8', '11']","[None, None]","['12', '13']"
186,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '20', '19', '9', '17', '18', '10', '16']","['8', '11']","['15', None]","['12', '13']"
186,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '19', '9', '17', '18', '10', '16']","['8', '11']","['15', '14']","['12', '13']"
188,21 added to ready queue,enqueue,21,,"['20', '19', '9', '17', '18', '10', '16', '21']","['8', '11']","['15', '14']","['12', '13']"
188,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['20', '19', '9', '17', '18', '10', '16', '21']","['8', '11', '15']","[None, '14']","['12', '13']"
188,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['20', '19', '9', '17', '18', '10', '16', '21', '14']","['8', '11', '15']","[None, None]","['12', '13']"
188,13 finished I/O → ready queue,io_to_ready,13,IO1,"['20', '19', '9', '17', '18', '10', '16', '21', '14', '13']","['8', '11', '15']","[None, None]","['12', None]"
188,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['19', '9', '17', '18', '10', '16', '21', '14', '13']","['8', '11', '15']","['20', None]","['12', None]"
188,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['9', '17', '18', '10', '16', '21', '14', '13']","['8', '11', '15']","['20', '19']","['12', None]"
188,8 dispatched to IO1,dispatch_io,8,IO1,"['9', '17', '18', '10', '16', '21', '14', '13']","['11', '15']","['20', '19']","['12', '8']"
190,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['9', '17', '18', '10', '16', '21', '14', '13', '20']","['11', '15']","[None, '19']","['12', '8']"
190,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['9', '17', '18', '10', '16', '21', '14', '13', '20', '19']","['11', '15']","[None, None]","['12', '8']"
190,12 finished I/O → ready queue,io_to_ready,12,IO0,"['9', '17', '18', '10', '16', '21', '14', '13', '20', '19', '12']","['11', '15']","[None, None]","[None, '8']"
190,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '18', '10', '16', '21', '14', '13', '20', '19', '12']","['11', '15']","['9', None]","[None, '8']"
190,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['18', '10', '16', '21', '14', '13', '20', '19', '12']","['11', '15']","['9', '17']","[None, '8']"
190,11 dispatched to IO0,dispatch_io,11,IO0,"['18', '10', '16', '21', '14', '13', '20', '19', '12']",['15'],"['9', '17']","['11', '8']"
191,9 finished all bursts,finished,9,CPU0,"['18', '10', '16', '21', '14', '13', '20', '19', '12']",['15'],"[None, '17']","['11', '8']"
191,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '16', '21', '14', '13', '20', '19', '12']",['15'],"['18', '17']","['11', '8']"
192,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['10', '16', '21', '14', '13', '20', '19', '12', '17']",['15'],"['18', None]","['11', '8']"
192,11 finished I/O → ready queue,io_to_ready,11,IO0,"['10', '16', '21', '14', '13', '20', '19', '12', '17', '11']",['15'],"['18', None]","[None, '8']"
192,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['16', '21', '14', '13', '20', '19', '12', '17', '11']",['15'],"['18', '10']","[None, '8']"
192,15 dispatched to IO0,dispatch_io,15,IO0,"['16', '21', '14', '13', '20', '19', '12', '17', '11']",[],"['18', '10']","['15', '8']"
193,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['16', '21', '14', '13', '20', '19', '12', '17', '11', '18']",[],"[None, '10']","['15', '8']"
193,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['16', '21', '14', '13', '20', '19', '12', '17', '11', '18', '10']",[],"[None, None]","['15', '8']"
193,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['21', '14', '13', '20', '19', '12', '17', '11', '18', '10']",[],"['16', None]","['15', '8']"
193,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['14', '13', '20', '19', '12', '17', '11', '18', '10']",[],"['16', '21']","['15', '8']"
195,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['14', '13', '20', '19', '12', '17', '11', '18', '10']",['16'],"[None, '21']","['15', '8']"
195,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['14', '13', '20', '19', '12', '17', '11', '18', '10']","['16', '21']","[None, None]","['15', '8']"
195,15 finished I/O → ready queue,io_to_ready,15,IO0,"['14', '13', '20', '19', '12', '17', '11', '18', '10', '15']","['16', '21']","[None, None]","[None, '8']"
195,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['13', '20', '19', '12', '17', '11', '18', '10', '15']","['16', '21']","['14', None]","[None, '8']"
195,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '19', '12', '17', '11', '18', '10', '15']","['16', '21']","['14', '13']","[None, '8']"
195,16 dispatched to IO0,dispatch_io,16,IO0,"['20', '19', '12', '17', '11', '18', '10', '15']",['21'],"['14', '13']","['16', '8']"
197,22 added to ready queue,enqueue,22,,"['20', '19', '12', '17', '11', '18', '10', '15', '22']",['21'],"['14', '13']","['16', '8']"
197,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['20', '19', '12', '17', '11', '18', '10', '15', '22', '14']",['21'],"[None, '13']","['16', '8']"
197,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['20', '19', '12', '17', '11', '18', '10', '15', '22', '14', '13']",['21'],"[None, None]","['16', '8']"
197,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['19', '12', '17', '11', '18', '10', '15', '22', '14', '13']",['21'],"['20', None]","['16', '8']"
197,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['12', '17', '11', '18', '10', '15', '22', '14', '13']",['21'],"['20', '19']","['16', '8']"
198,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['12', '17', '11', '18', '10', '15', '22', '14', '13', '19']",['21'],"['20', None]","['16', '8']"
198,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '11', '18', '10', '15', '22', '14', '13', '19']",['21'],"['20', '12']","['16', '8']"
199,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['17', '11', '18', '10', '15', '22', '14', '13', '19']","['21', '20']","[None, '12']","['16', '8']"
199,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['11', '18', '10', '15', '22', '14', '13', '19']","['21', '20']","['17', '12']","['16', '8']"
200,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '18', '10', '15', '22', '14', '13', '19', '12']","['21', '20']","['17', None]","['16', '8']"
200,16 finished I/O → ready queue,io_to_ready,16,IO0,"['11', '18', '10', '15', '22', '14', '13', '19', '12', '16']","['21', '20']","['17', None]","[None, '8']"
200,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['18', '10', '15', '22', '14', '13', '19', '12', '16']","['21', '20']","['17', '11']","[None, '8']"
200,21 dispatched to IO0,dispatch_io,21,IO0,"['18', '10', '15', '22', '14', '13', '19', '12', '16']",['20'],"['17', '11']","['21', '8']"
201,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '10', '15', '22', '14', '13', '19', '12', '16', '17']",['20'],"[None, '11']","['21', '8']"
201,11 finished all bursts,finished,11,CPU1,"['18', '10', '15', '22', '14', '13', '19', '12', '16', '17']",['20'],"[None, None]","['21', '8']"
201,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '15', '22', '14', '13', '19', '12', '16', '17']",['20'],"['18', None]","['21', '8']"
201,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['15', '22', '14', '13', '19', '12', '16', '17']",['20'],"['18', '10']","['21', '8']"
203,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['15', '22', '14', '13', '19', '12', '16', '17']","['20', '18']","[None, '10']","['21', '8']"
203,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['15', '22', '14', '13', '19', '12', '16', '17', '10']","['20', '18']","[None, None]","['21', '8']"
203,21 finished I/O → ready queue,io_to_ready,21,IO0,"['15', '22', '14', '13', '19', '12', '16', '17', '10', '21']","['20', '18']","[None, None]","[None, '8']"
203,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['22', '14', '13', '19', '12', '16', '17', '10', '21']","['20', '18']","['15', None]","[None, '8']"
203,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['14', '13', '19', '12', '16', '17', '10', '21']","['20', '18']","['15', '22']","[None, '8']"
203,20 dispatched to IO0,dispatch_io,20,IO0,"['14', '13', '19', '12', '16', '17', '10', '21']",['18'],"['15', '22']","['20', '8']"
204,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['14', '13', '19', '12', '16', '17', '10', '21', '15']",['18'],"[None, '22']","['20', '8']"
204,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['13', '19', '12', '16', '17', '10', '21', '15']",['18'],"['14', '22']","['20', '8']"
205,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['13', '19', '12', '16', '17', '10', '21', '15', '22']",['18'],"['14', None]","['20', '8']"
205,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '12', '16', '17', '10', '21', '15', '22']",['18'],"['14', '13']","['20', '8']"
206,14 finished all bursts,finished,14,CPU0,"['19', '12', '16', '17', '10', '21', '15', '22']",['18'],"[None, '13']","['20', '8']"
206,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['19', '12', '16', '17', '10', '21', '15', '22', '13']",['18'],"[None, None]","['20', '8']"
206,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '16', '17', '10', '21', '15', '22', '13']",['18'],"['19', None]","['20', '8']"
206,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '17', '10', '21', '15', '22', '13']",['18'],"['19', '12']","['20', '8']"
207,8 finished I/O → ready queue,io_to_ready,8,IO1,"['16', '17', '10', '21', '15', '22', '13', '8']",['18'],"['19', '12']","['20', None]"
207,18 dispatched to IO1,dispatch_io,18,IO1,"['16', '17', '10', '21', '15', '22', '13', '8']",[],"['19', '12']","['20', '18']"
208,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['16', '17', '10', '21', '15', '22', '13', '8', '19']",[],"[None, '12']","['20', '18']"
208,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['16', '17', '10', '21', '15', '22', '13', '8', '19', '12']",[],"[None, None]","['20', '18']"
208,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '10', '21', '15', '22', '13', '8', '19', '12']",[],"['16', None]","['20', '18']"
208,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['10', '21', '15', '22', '13', '8', '19', '12']",[],"['16', '17']","['20', '18']"
209,23 added to ready queue,enqueue,23,,"['10', '21', '15', '22', '13', '8', '19', '12', '23']",[],"['16', '17']","['20', '18']"
209,20 finished I/O → ready queue,io_to_ready,20,IO0,"['10', '21', '15', '22', '13', '8', '19', '12', '23', '20']",[],"['16', '17']","[None, '18']"
210,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['10', '21', '15', '22', '13', '8', '19', '12', '23', '20', '16']",[],"[None, '17']","[None, '18']"
210,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['10', '21', '15', '22', '13', '8', '19', '12', '23', '20', '16', '17']",[],"[None, None]","[None, '18']"
210,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['21', '15', '22', '13', '8', '19', '12', '23', '20', '16', '17']",[],"['10', None]","[None, '18']"
210,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '22', '13', '8', '19', '12', '23', '20', '16', '17']",[],"['10', '21']","[None, '18']"
211,10 finished all bursts,finished,10,CPU0,"['15', '22', '13', '8', '19', '12', '23', '20', '16', '17']",[],"[None, '21']","[None, '18']"
211,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['22', '13', '8', '19', '12', '23', '20', '16', '17']",[],"['15', '21']","[None, '18']"
212,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '13', '8', '19', '12', '23', '20', '16', '17', '21']",[],"['15', None]","[None, '18']"
212,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['13', '8', '19', '12', '23', '20', '16', '17', '21']",[],"['15', '22']","[None, '18']"
213,15 finished all bursts,finished,15,CPU0,"['13', '8', '19', '12', '23', '20', '16', '17', '21']",[],"[None, '22']","[None, '18']"
213,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['13', '8', '19', '12', '23', '20', '16', '17', '21']",['22'],"[None, None]","[None, '18']"
213,18 finished I/O → ready queue,io_to_ready,18,IO1,"['13', '8', '19', '12', '23', '20', '16', '17', '21', '18']",['22'],"[None, None]","[None, None]"
213,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '19', '12', '23', '20', '16', '17', '21', '18']",['22'],"['13', None]","[None, None]"
213,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['19', '12', '23', '20', '16', '17', '21', '18']",['22'],"['13', '8']","[None, None]"
213,22 dispatched to IO0,dispatch_io,22,IO0,"['19', '12', '23', '20', '16', '17', '21', '18']",[],"['13', '8']","['22', None]"
215,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['19', '12', '23', '20', '16', '17', '21', '18', '13']",[],"[None, '8']","['22', None]"
215,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['19', '12', '23', '20', '16', '17', '21', '18', '13']",['8'],"[None, None]","['22', None]"
215,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '23', '20', '16', '17', '21', '18', '13']",['8'],"['19', None]","['22', None]"
215,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['23', '20', '16', '17', '21', '18', '13']",['8'],"['19', '12']","['22', None]"
215,8 dispatched to IO1,dispatch_io,8,IO1,"['23', '20', '16', '17', '21', '18', '13']",[],"['19', '12']","['22', '8']"
216,24 added to ready queue,enqueue,24,,"['23', '20', '16', '17', '21', '18', '13', '24']",[],"['19', '12']","['22', '8']"
216,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['23', '20', '16', '17', '21', '18', '13', '24']",['12'],"['19', None]","['22', '8']"
216,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['20', '16', '17', '21', '18', '13', '24']",['12'],"['19', '23']","['22', '8']"
217,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['20', '16', '17', '21', '18', '13', '24']","['12', '19']","[None, '23']","['22', '8']"
217,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['16', '17', '21', '18', '13', '24']","['12', '19']","['20', '23']","['22', '8']"
218,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '17', '21', '18', '13', '24', '23']","['12', '19']","['20', None]","['22', '8']"
218,22 finished I/O → ready queue,io_to_ready,22,IO0,"['16', '17', '21', '18', '13', '24', '23', '22']","['12', '19']","['20', None]","[None, '8']"
218,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '21', '18', '13', '24', '23', '22']","['12', '19']","['20', '16']","[None, '8']"
218,12 dispatched to IO0,dispatch_io,12,IO0,"['17', '21', '18', '13', '24', '23', '22']",['19'],"['20', '16']","['12', '8']"
219,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['17', '21', '18', '13', '24', '23', '22', '20']",['19'],"[None, '16']","['12', '8']"
219,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '18', '13', '24', '23', '22', '20']",['19'],"['17', '16']","['12', '8']"
220,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['21', '18', '13', '24', '23', '22', '20']","['19', '16']","['17', None]","['12', '8']"
220,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['18', '13', '24', '23', '22', '20']","['19', '16']","['17', '21']","['12', '8']"
221,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '13', '24', '23', '22', '20', '17']","['19', '16']","[None, '21']","['12', '8']"
221,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['13', '24', '23', '22', '20', '17']","['19', '16']","['18', '21']","['12', '8']"
222,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['13', '24', '23', '22', '20', '17']","['19', '16', '21']","['18', None]","['12', '8']"
222,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['24', '23', '22', '20', '17']","['19', '16', '21']","['18', '13']","['12', '8']"
223,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['24', '23', '22', '20', '17', '18']","['19', '16', '21']","[None, '13']","['12', '8']"
223,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '22', '20', '17', '18']","['19', '16', '21']","['24', '13']","['12', '8']"
224,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['23', '22', '20', '17', '18', '13']","['19', '16', '21']","['24', None]","['12', '8']"
224,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['22', '20', '17', '18', '13']","['19', '16', '21']","['24', '23']","['12', '8']"
225,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['22', '20', '17', '18', '13', '24']","['19', '16', '21']","[None, '23']","['12', '8']"
225,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['22', '20', '17', '18', '13', '24', '23']","['19', '16', '21']","[None, None]","['12', '8']"
225,8 finished I/O → ready queue,io_to_ready,8,IO1,"['22', '20', '17', '18', '13', '24', '23', '8']","['19', '16', '21']","[None, None]","['12', None]"
225,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['20', '17', '18', '13', '24', '23', '8']","['19', '16', '21']","['22', None]","['12', None]"
225,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['17', '18', '13', '24', '23', '8']","['19', '16', '21']","['22', '20']","['12', None]"
225,19 dispatched to IO1,dispatch_io,19,IO1,"['17', '18', '13', '24', '23', '8']","['16', '21']","['22', '20']","['12', '19']"
227,25 added to ready queue,enqueue,25,,"['17', '18', '13', '24', '23', '8', '25']","['16', '21']","['22', '20']","['12', '19']"
227,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['17', '18', '13', '24', '23', '8', '25', '22']","['16', '21']","[None, '20']","['12', '19']"
227,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['17', '18', '13', '24', '23', '8', '25', '22']","['16', '21', '20']","[None, None]","['12', '19']"
227,19 finished I/O → ready queue,io_to_ready,19,IO1,"['17', '18', '13', '24', '23', '8', '25', '22', '19']","['16', '21', '20']","[None, None]","['12', None]"
227,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '13', '24', '23', '8', '25', '22', '19']","['16', '21', '20']","['17', None]","['12', None]"
227,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '24', '23', '8', '25', '22', '19']","['16', '21', '20']","['17', '18']","['12', None]"
227,16 dispatched to IO1,dispatch_io,16,IO1,"['13', '24', '23', '8', '25', '22', '19']","['21', '20']","['17', '18']","['12', '16']"
228,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['13', '24', '23', '8', '25', '22', '19', '17']","['21', '20']","[None, '18']","['12', '16']"
228,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['13', '24', '23', '8', '25', '22', '19', '17', '18']","['21', '20']","[None, None]","['12', '16']"
228,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['24', '23', '8', '25', '22', '19', '17', '18']","['21', '20']","['13', None]","['12', '16']"
228,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '8', '25', '22', '19', '17', '18']","['21', '20']","['13', '24']","['12', '16']"
229,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['23', '8', '25', '22', '19', '17', '18']","['21', '20', '13']","[None, '24']","['12', '16']"
229,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['23', '8', '25', '22', '19', '17', '18']","['21', '20', '13', '24']","[None, None]","['12', '16']"
229,16 finished I/O → ready queue,io_to_ready,16,IO1,"['23', '8', '25', '22', '19', '17', '18', '16']","['21', '20', '13', '24']","[None, None]","['12', None]"
229,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['8', '25', '22', '19', '17', '18', '16']","['21', '20', '13', '24']","['23', None]","['12', None]"
229,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['25', '22', '19', '17', '18', '16']","['21', '20', '13', '24']","['23', '8']","['12', None]"
229,21 dispatched to IO1,dispatch_io,21,IO1,"['25', '22', '19', '17', '18', '16']","['20', '13', '24']","['23', '8']","['12', '21']"
231,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['25', '22', '19', '17', '18', '16', '23']","['20', '13', '24']","[None, '8']","['12', '21']"
231,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['25', '22', '19', '17', '18', '16', '23', '8']","['20', '13', '24']","[None, None]","['12', '21']"
231,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['22', '19', '17', '18', '16', '23', '8']","['20', '13', '24']","['25', None]","['12', '21']"
231,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['19', '17', '18', '16', '23', '8']","['20', '13', '24']","['25', '22']","['12', '21']"
232,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['19', '17', '18', '16', '23', '8']","['20', '13', '24', '22']","['25', None]","['12', '21']"
232,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['17', '18', '16', '23', '8']","['20', '13', '24', '22']","['25', '19']","['12', '21']"
233,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['17', '18', '16', '23', '8', '25']","['20', '13', '24', '22']","[None, '19']","['12', '21']"
233,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '16', '23', '8', '25']","['20', '13', '24', '22']","['17', '19']","['12', '21']"
234,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['18', '16', '23', '8', '25']","['20', '13', '24', '22', '17']","[None, '19']","['12', '21']"
234,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['18', '16', '23', '8', '25', '19']","['20', '13', '24', '22', '17']","[None, None]","['12', '21']"
234,12 finished I/O → ready queue,io_to_ready,12,IO0,"['18', '16', '23', '8', '25', '19', '12']","['20', '13', '24', '22', '17']","[None, None]","[None, '21']"
234,21 finished I/O → ready queue,io_to_ready,21,IO1,"['18', '16', '23', '8', '25', '19', '12', '21']","['20', '13', '24', '22', '17']","[None, None]","[None, None]"
234,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['16', '23', '8', '25', '19', '12', '21']","['20', '13', '24', '22', '17']","['18', None]","[None, None]"
234,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '8', '25', '19', '12', '21']","['20', '13', '24', '22', '17']","['18', '16']","[None, None]"
234,20 dispatched to IO0,dispatch_io,20,IO0,"['23', '8', '25', '19', '12', '21']","['13', '24', '22', '17']","['18', '16']","['20', None]"
234,13 dispatched to IO1,dispatch_io,13,IO1,"['23', '8', '25', '19', '12', '21']","['24', '22', '17']","['18', '16']","['20', '13']"
235,18 finished all bursts,finished,18,CPU0,"['23', '8', '25', '19', '12', '21']","['24', '22', '17']","[None, '16']","['20', '13']"
235,20 finished I/O → ready queue,io_to_ready,20,IO0,"['23', '8', '25', '19', '12', '21', '20']","['24', '22', '17']","[None, '16']","[None, '13']"
235,13 finished I/O → ready queue,io_to_ready,13,IO1,"['23', '8', '25', '19', '12', '21', '20', '13']","['24', '22', '17']","[None, '16']","[None, None]"
235,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['8', '25', '19', '12', '21', '20', '13']","['24', '22', '17']","['23', '16']","[None, None]"
235,24 dispatched to IO0,dispatch_io,24,IO0,"['8', '25', '19', '12', '21', '20', '13']","['22', '17']","['23', '16']","['24', None]"
235,22 dispatched to IO1,dispatch_io,22,IO1,"['8', '25', '19', '12', '21', '20', '13']",['17'],"['23', '16']","['24', '22']"
236,26 added to ready queue,enqueue,26,,"['8', '25', '19', '12', '21', '20', '13', '26']",['17'],"['23', '16']","['24', '22']"
236,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['8', '25', '19', '12', '21', '20', '13', '26', '16']",['17'],"['23', None]","['24', '22']"
236,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['25', '19', '12', '21', '20', '13', '26', '16']",['17'],"['23', '8']","['24', '22']"
237,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['25', '19', '12', '21', '20', '13', '26', '16']","['17', '23']","[None, '8']","['24', '22']"
237,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['19', '12', '21', '20', '13', '26', '16']","['17', '23']","['25', '8']","['24', '22']"
238,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['19', '12', '21', '20', '13', '26', '16']","['17', '23', '25']","[None, '8']","['24', '22']"
238,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['19', '12', '21', '20', '13', '26', '16', '8']","['17', '23', '25']","[None, None]","['24', '22']"
238,22 finished I/O → ready queue,io_to_ready,22,IO1,"['19', '12', '21', '20', '13', '26', '16', '8', '22']","['17', '23', '25']","[None, None]","['24', None]"
238,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '21', '20', '13', '26', '16', '8', '22']","['17', '23', '25']","['19', None]","['24', None]"
238,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '20', '13', '26', '16', '8', '22']","['17', '23', '25']","['19', '12']","['24', None]"
238,17 dispatched to IO1,dispatch_io,17,IO1,"['21', '20', '13', '26', '16', '8', '22']","['23', '25']","['19', '12']","['24', '17']"
240,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['21', '20', '13', '26', '16', '8', '22', '19']","['23', '25']","[None, '12']","['24', '17']"
240,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['21', '20', '13', '26', '16', '8', '22', '19', '12']","['23', '25']","[None, None]","['24', '17']"
240,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['20', '13', '26', '16', '8', '22', '19', '12']","['23', '25']","['21', None]","['24', '17']"
240,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '26', '16', '8', '22', '19', '12']","['23', '25']","['21', '20']","['24', '17']"
242,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['13', '26', '16', '8', '22', '19', '12', '21']","['23', '25']","[None, '20']","['24', '17']"
242,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['13', '26', '16', '8', '22', '19', '12', '21', '20']","['23', '25']","[None, None]","['24', '17']"
242,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['26', '16', '8', '22', '19', '12', '21', '20']","['23', '25']","['13', None]","['24', '17']"
242,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['16', '8', '22', '19', '12', '21', '20']","['23', '25']","['13', '26']","['24', '17']"
243,13 finished all bursts,finished,13,CPU0,"['16', '8', '22', '19', '12', '21', '20']","['23', '25']","[None, '26']","['24', '17']"
243,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['8', '22', '19', '12', '21', '20']","['23', '25']","['16', '26']","['24', '17']"
244,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['8', '22', '19', '12', '21', '20', '26']","['23', '25']","['16', None]","['24', '17']"
244,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '19', '12', '21', '20', '26']","['23', '25']","['16', '8']","['24', '17']"
245,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['22', '19', '12', '21', '20', '26', '16']","['23', '25']","[None, '8']","['24', '17']"
245,8 finished all bursts,finished,8,CPU1,"['22', '19', '12', '21', '20', '26', '16']","['23', '25']","[None, None]","['24', '17']"
245,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['19', '12', '21', '20', '26', '16']","['23', '25']","['22', None]","['24', '17']"
245,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['12', '21', '20', '26', '16']","['23', '25']","['22', '19']","['24', '17']"
246,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['12', '21', '20', '26', '16']","['23', '25', '19']","['22', None]","['24', '17']"
246,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '20', '26', '16']","['23', '25', '19']","['22', '12']","['24', '17']"
247,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['21', '20', '26', '16', '22']","['23', '25', '19']","[None, '12']","['24', '17']"
247,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['20', '26', '16', '22']","['23', '25', '19']","['21', '12']","['24', '17']"
248,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['20', '26', '16', '22', '12']","['23', '25', '19']","['21', None]","['24', '17']"
248,24 finished I/O → ready queue,io_to_ready,24,IO0,"['20', '26', '16', '22', '12', '24']","['23', '25', '19']","['21', None]","[None, '17']"
248,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['26', '16', '22', '12', '24']","['23', '25', '19']","['21', '20']","[None, '17']"
248,23 dispatched to IO0,dispatch_io,23,IO0,"['26', '16', '22', '12', '24']","['25', '19']","['21', '20']","['23', '17']"
249,27 added to ready queue,enqueue,27,,"['26', '16', '22', '12', '24', '27']","['25', '19']","['21', '20']","['23', '17']"
249,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['26', '16', '22', '12', '24', '27', '21']","['25', '19']","[None, '20']","['23', '17']"
249,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['16', '22', '12', '24', '27', '21']","['25', '19']","['26', '20']","['23', '17']"
250,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['16', '22', '12', '24', '27', '21', '20']","['25', '19']","['26', None]","['23', '17']"
250,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['22', '12', '24', '27', '21', '20']","['25', '19']","['26', '16']","['23', '17']"
251,26 finished CPU → ready queue,cpu_to_ready,26,CPU0,"['22', '12', '24', '27', '21', '20', '26']","['25', '19']","[None, '16']","['23', '17']"
251,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['12', '24', '27', '21', '20', '26']","['25', '19']","['22', '16']","['23', '17']"
252,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['12', '24', '27', '21', '20', '26', '22']","['25', '19']","[None, '16']","['23', '17']"
252,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['12', '24', '27', '21', '20', '26', '22', '16']","['25', '19']","[None, None]","['23', '17']"
252,23 finished I/O → ready queue,io_to_ready,23,IO0,"['12', '24', '27', '21', '20', '26', '22', '16', '23']","['25', '19']","[None, None]","[None, '17']"
252,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '27', '21', '20', '26', '22', '16', '23']","['25', '19']","['12', None]","[None, '17']"
252,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['27', '21', '20', '26', '22', '16', '23']","['25', '19']","['12', '24']","[None, '17']"
252,25 dispatched to IO0,dispatch_io,25,IO0,"['27', '21', '20', '26', '22', '16', '23']",['19'],"['12', '24']","['25', '17']"
254,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['27', '21', '20', '26', '22', '16', '23', '12']",['19'],"[None, '24']","['25', '17']"
254,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['27', '21', '20', '26', '22', '16', '23', '12', '24']",['19'],"[None, None]","['25', '17']"
254,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['21', '20', '26', '22', '16', '23', '12', '24']",['19'],"['27', None]","['25', '17']"
254,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['20', '26', '22', '16', '23', '12', '24']",['19'],"['27', '21']","['25', '17']"
256,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['20', '26', '22', '16', '23', '12', '24', '27']",['19'],"[None, '21']","['25', '17']"
256,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['20', '26', '22', '16', '23', '12', '24', '27', '21']",['19'],"[None, None]","['25', '17']"
256,25 finished I/O → ready queue,io_to_ready,25,IO0,"['20', '26', '22', '16', '23', '12', '24', '27', '21', '25']",['19'],"[None, None]","[None, '17']"
256,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['26', '22', '16', '23', '12', '24', '27', '21', '25']",['19'],"['20', None]","[None, '17']"
256,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['22', '16', '23', '12', '24', '27', '21', '25']",['19'],"['20', '26']","[None, '17']"
256,19 dispatched to IO0,dispatch_io,19,IO0,"['22', '16', '23', '12', '24', '27', '21', '25']",[],"['20', '26']","['19', '17']"
257,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['22', '16', '23', '12', '24', '27', '21', '25', '20']",[],"[None, '26']","['19', '17']"
257,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['16', '23', '12', '24', '27', '21', '25', '20']",[],"['22', '26']","['19', '17']"
258,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['16', '23', '12', '24', '27', '21', '25', '20', '26']",[],"['22', None]","['19', '17']"
258,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '12', '24', '27', '21', '25', '20', '26']",[],"['22', '16']","['19', '17']"
259,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '12', '24', '27', '21', '25', '20', '26', '22']",[],"[None, '16']","['19', '17']"
259,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '24', '27', '21', '25', '20', '26', '22']",[],"['23', '16']","['19', '17']"
260,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['12', '24', '27', '21', '25', '20', '26', '22']",['16'],"['23', None]","['19', '17']"
260,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['24', '27', '21', '25', '20', '26', '22']",['16'],"['23', '12']","['19', '17']"
261,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['24', '27', '21', '25', '20', '26', '22', '23']",['16'],"[None, '12']","['19', '17']"
261,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['24', '27', '21', '25', '20', '26', '22', '23']","['16', '12']","[None, None]","['19', '17']"
261,19 finished I/O → ready queue,io_to_ready,19,IO0,"['24', '27', '21', '25', '20', '26', '22', '23', '19']","['16', '12']","[None, None]","[None, '17']"
261,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['27', '21', '25', '20', '26', '22', '23', '19']","['16', '12']","['24', None]","[None, '17']"
261,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['21', '25', '20', '26', '22', '23', '19']","['16', '12']","['24', '27']","[None, '17']"
261,16 dispatched to IO0,dispatch_io,16,IO0,"['21', '25', '20', '26', '22', '23', '19']",['12'],"['24', '27']","['16', '17']"
263,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['21', '25', '20', '26', '22', '23', '19', '24']",['12'],"[None, '27']","['16', '17']"
263,27 finished CPU → wait queue,cpu_to_io,27,CPU1,"['21', '25', '20', '26', '22', '23', '19', '24']","['12', '27']","[None, None]","['16', '17']"
263,17 finished I/O → ready queue,io_to_ready,17,IO1,"['21', '25', '20', '26', '22', '23', '19', '24', '17']","['12', '27']","[None, None]","['16', None]"
263,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '20', '26', '22', '23', '19', '24', '17']","['12', '27']","['21', None]","['16', None]"
263,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '26', '22', '23', '19', '24', '17']","['12', '27']","['21', '25']","['16', None]"
263,12 dispatched to IO1,dispatch_io,12,IO1,"['20', '26', '22', '23', '19', '24', '17']",['27'],"['21', '25']","['16', '12']"
264,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['20', '26', '22', '23', '19', '24', '17', '21']",['27'],"[None, '25']","['16', '12']"
264,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['26', '22', '23', '19', '24', '17', '21']",['27'],"['20', '25']","['16', '12']"
265,28 added to ready queue,enqueue,28,,"['26', '22', '23', '19', '24', '17', '21', '28']",['27'],"['20', '25']","['16', '12']"
265,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['26', '22', '23', '19', '24', '17', '21', '28', '25']",['27'],"['20', None]","['16', '12']"
265,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['22', '23', '19', '24', '17', '21', '28', '25']",['27'],"['20', '26']","['16', '12']"
266,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['22', '23', '19', '24', '17', '21', '28', '25', '20']",['27'],"[None, '26']","['16', '12']"
266,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '19', '24', '17', '21', '28', '25', '20']",['27'],"['22', '26']","['16', '12']"
267,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['23', '19', '24', '17', '21', '28', '25', '20', '26']",['27'],"['22', None]","['16', '12']"
267,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['19', '24', '17', '21', '28', '25', '20', '26']",['27'],"['22', '23']","['16', '12']"
268,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['19', '24', '17', '21', '28', '25', '20', '26', '22']",['27'],"[None, '23']","['16', '12']"
268,16 finished I/O → ready queue,io_to_ready,16,IO0,"['19', '24', '17', '21', '28', '25', '20', '26', '22', '16']",['27'],"[None, '23']","[None, '12']"
268,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['24', '17', '21', '28', '25', '20', '26', '22', '16']",['27'],"['19', '23']","[None, '12']"
268,27 dispatched to IO0,dispatch_io,27,IO0,"['24', '17', '21', '28', '25', '20', '26', '22', '16']",[],"['19', '23']","['27', '12']"
269,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '17', '21', '28', '25', '20', '26', '22', '16', '23']",[],"['19', None]","['27', '12']"
269,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '21', '28', '25', '20', '26', '22', '16', '23']",[],"['19', '24']","['27', '12']"
270,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['17', '21', '28', '25', '20', '26', '22', '16', '23', '19']",[],"[None, '24']","['27', '12']"
270,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['17', '21', '28', '25', '20', '26', '22', '16', '23', '19']",['24'],"[None, None]","['27', '12']"
270,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '28', '25', '20', '26', '22', '16', '23', '19']",['24'],"['17', None]","['27', '12']"
270,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['28', '25', '20', '26', '22', '16', '23', '19']",['24'],"['17', '21']","['27', '12']"
272,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['28', '25', '20', '26', '22', '16', '23', '19', '17']",['24'],"[None, '21']","['27', '12']"
272,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['28', '25', '20', '26', '22', '16', '23', '19', '17', '21']",['24'],"[None, None]","['27', '12']"
272,27 finished I/O → ready queue,io_to_ready,27,IO0,"['28', '25', '20', '26', '22', '16', '23', '19', '17', '21', '27']",['24'],"[None, None]","[None, '12']"
272,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['25', '20', '26', '22', '16', '23', '19', '17', '21', '27']",['24'],"['28', None]","[None, '12']"
272,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '26', '22', '16', '23', '19', '17', '21', '27']",['24'],"['28', '25']","[None, '12']"
272,24 dispatched to IO0,dispatch_io,24,IO0,"['20', '26', '22', '16', '23', '19', '17', '21', '27']",[],"['28', '25']","['24', '12']"
274,29 added to ready queue,enqueue,29,,"['20', '26', '22', '16', '23', '19', '17', '21', '27', '29']",[],"['28', '25']","['24', '12']"
274,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['20', '26', '22', '16', '23', '19', '17', '21', '27', '29', '28']",[],"[None, '25']","['24', '12']"
274,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['20', '26', '22', '16', '23', '19', '17', '21', '27', '29', '28', '25']",[],"[None, None]","['24', '12']"
274,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['26', '22', '16', '23', '19', '17', '21', '27', '29', '28', '25']",[],"['20', None]","['24', '12']"
274,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['22', '16', '23', '19', '17', '21', '27', '29', '28', '25']",[],"['20', '26']","['24', '12']"
275,20 finished all bursts,finished,20,CPU0,"['22', '16', '23', '19', '17', '21', '27', '29', '28', '25']",[],"[None, '26']","['24', '12']"
275,26 finished CPU → wait queue,cpu_to_io,26,CPU1,"['22', '16', '23', '19', '17', '21', '27', '29', '28', '25']",['26'],"[None, None]","['24', '12']"
275,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['16', '23', '19', '17', '21', '27', '29', '28', '25']",['26'],"['22', None]","['24', '12']"
275,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '19', '17', '21', '27', '29', '28', '25']",['26'],"['22', '16']","['24', '12']"
276,12 finished I/O → ready queue,io_to_ready,12,IO1,"['23', '19', '17', '21', '27', '29', '28', '25', '12']",['26'],"['22', '16']","['24', None]"
276,26 dispatched to IO1,dispatch_io,26,IO1,"['23', '19', '17', '21', '27', '29', '28', '25', '12']",[],"['22', '16']","['24', '26']"
277,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '19', '17', '21', '27', '29', '28', '25', '12', '22']",[],"[None, '16']","['24', '26']"
277,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['23', '19', '17', '21', '27', '29', '28', '25', '12', '22', '16']",[],"[None, None]","['24', '26']"
277,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['19', '17', '21', '27', '29', '28', '25', '12', '22', '16']",[],"['23', None]","['24', '26']"
277,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['17', '21', '27', '29', '28', '25', '12', '22', '16']",[],"['23', '19']","['24', '26']"
279,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['17', '21', '27', '29', '28', '25', '12', '22', '16', '23']",[],"[None, '19']","['24', '26']"
279,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['17', '21', '27', '29', '28', '25', '12', '22', '16', '23', '19']",[],"[None, None]","['24', '26']"
279,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '27', '29', '28', '25', '12', '22', '16', '23', '19']",[],"['17', None]","['24', '26']"
279,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['27', '29', '28', '25', '12', '22', '16', '23', '19']",[],"['17', '21']","['24', '26']"
280,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['27', '29', '28', '25', '12', '22', '16', '23', '19', '21']",[],"['17', None]","['24', '26']"
280,26 finished I/O → ready queue,io_to_ready,26,IO1,"['27', '29', '28', '25', '12', '22', '16', '23', '19', '21', '26']",[],"['17', None]","['24', None]"
280,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['29', '28', '25', '12', '22', '16', '23', '19', '21', '26']",[],"['17', '27']","['24', None]"
281,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['29', '28', '25', '12', '22', '16', '23', '19', '21', '26', '17']",[],"[None, '27']","['24', None]"
281,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['28', '25', '12', '22', '16', '23', '19', '21', '26', '17']",[],"['29', '27']","['24', None]"
282,30 added to ready queue,enqueue,30,,"['28', '25', '12', '22', '16', '23', '19', '21', '26', '17', '30']",[],"['29', '27']","['24', None]"
282,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['28', '25', '12', '22', '16', '23', '19', '21', '26', '17', '30', '27']",[],"['29', None]","['24', None]"
282,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['25', '12', '22', '16', '23', '19', '21', '26', '17', '30', '27']",[],"['29', '28']","['24', None]"
283,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['25', '12', '22', '16', '23', '19', '21', '26', '17', '30', '27', '29']",[],"[None, '28']","['24', None]"
283,28 finished CPU → wait queue,cpu_to_io,28,CPU1,"['25', '12', '22', '16', '23', '19', '21', '26', '17', '30', '27', '29']",['28'],"[None, None]","['24', None]"
283,24 finished I/O → ready queue,io_to_ready,24,IO0,"['25', '12', '22', '16', '23', '19', '21', '26', '17', '30', '27', '29', '24']",['28'],"[None, None]","[None, None]"
283,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '22', '16', '23', '19', '21', '26', '17', '30', '27', '29', '24']",['28'],"['25', None]","[None, None]"
283,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '16', '23', '19', '21', '26', '17', '30', '27', '29', '24']",['28'],"['25', '12']","[None, None]"
283,28 dispatched to IO0,dispatch_io,28,IO0,"['22', '16', '23', '19', '21', '26', '17', '30', '27', '29', '24']",[],"['25', '12']","['28', None]"
285,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['22', '16', '23', '19', '21', '26', '17', '30', '27', '29', '24', '25']",[],"[None, '12']","['28', None]"
285,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['22', '16', '23', '19', '21', '26', '17', '30', '27', '29', '24', '25', '12']",[],"[None, None]","['28', None]"
285,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['16', '23', '19', '21', '26', '17', '30', '27', '29', '24', '25', '12']",[],"['22', None]","['28', None]"
285,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '19', '21', '26', '17', '30', '27', '29', '24', '25', '12']",[],"['22', '16']","['28', None]"
286,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['23', '19', '21', '26', '17', '30', '27', '29', '24', '25', '12', '16']",[],"['22', None]","['28', None]"
286,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['19', '21', '26', '17', '30', '27', '29', '24', '25', '12', '16']",[],"['22', '23']","['28', None]"
287,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['19', '21', '26', '17', '30', '27', '29', '24', '25', '12', '16', '22']",[],"[None, '23']","['28', None]"
287,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['21', '26', '17', '30', '27', '29', '24', '25', '12', '16', '22']",[],"['19', '23']","['28', None]"
288,19 finished all bursts,finished,19,CPU0,"['21', '26', '17', '30', '27', '29', '24', '25', '12', '16', '22']",[],"[None, '23']","['28', None]"
288,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['21', '26', '17', '30', '27', '29', '24', '25', '12', '16', '22', '23']",[],"[None, None]","['28', None]"
288,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['26', '17', '30', '27', '29', '24', '25', '12', '16', '22', '23']",[],"['21', None]","['28', None]"
288,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['17', '30', '27', '29', '24', '25', '12', '16', '22', '23']",[],"['21', '26']","['28', None]"
289,28 finished I/O → ready queue,io_to_ready,28,IO0,"['17', '30', '27', '29', '24', '25', '12', '16', '22', '23', '28']",[],"['21', '26']","[None, None]"
290,31 added to ready queue,enqueue,31,,"['17', '30', '27', '29', '24', '25', '12', '16', '22', '23', '28', '31']",[],"['21', '26']","[None, None]"
290,21 finished all bursts,finished,21,CPU0,"['17', '30', '27', '29', '24', '25', '12', '16', '22', '23', '28', '31']",[],"[None, '26']","[None, None]"
290,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['17', '30', '27', '29', '24', '25', '12', '16', '22', '23', '28', '31', '26']",[],"[None, None]","[None, None]"
290,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['30', '27', '29', '24', '25', '12', '16', '22', '23', '28', '31', '26']",[],"['17', None]","[None, None]"
290,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['27', '29', '24', '25', '12', '16', '22', '23', '28', '31', '26']",[],"['17', '30']","[None, None]"
292,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['27', '29', '24', '25', '12', '16', '22', '23', '28', '31', '26', '17']",[],"[None, '30']","[None, None]"
292,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['27', '29', '24', '25', '12', '16', '22', '23', '28', '31', '26', '17', '30']",[],"[None, None]","[None, None]"
292,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['29', '24', '25', '12', '16', '22', '23', '28', '31', '26', '17', '30']",[],"['27', None]","[None, None]"
292,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['24', '25', '12', '16', '22', '23', '28', '31', '26', '17', '30']",[],"['27', '29']","[None, None]"
294,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['24', '25', '12', '16', '22', '23', '28', '31', '26', '17', '30', '27']",[],"[None, '29']","[None, None]"
294,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['24', '25', '12', '16', '22', '23', '28', '31', '26', '17', '30', '27', '29']",[],"[None, None]","[None, None]"
294,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '12', '16', '22', '23', '28', '31', '26', '17', '30', '27', '29']",[],"['24', None]","[None, None]"
294,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '16', '22', '23', '28', '31', '26', '17', '30', '27', '29']",[],"['24', '25']","[None, None]"
295,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['12', '16', '22', '23', '28', '31', '26', '17', '30', '27', '29']",['25'],"['24', None]","[None, None]"
295,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '22', '23', '28', '31', '26', '17', '30', '27', '29']",['25'],"['24', '12']","[None, None]"
295,25 dispatched to IO0,dispatch_io,25,IO0,"['16', '22', '23', '28', '31', '26', '17', '30', '27', '29']",[],"['24', '12']","['25', None]"
296,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['16', '22', '23', '28', '31', '26', '17', '30', '27', '29', '24']",[],"[None, '12']","['25', None]"
296,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['16', '22', '23', '28', '31', '26', '17', '30', '27', '29', '24']",['12'],"[None, None]","['25', None]"
296,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['22', '23', '28', '31', '26', '17', '30', '27', '29', '24']",['12'],"['16', None]","['25', None]"
296,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['23', '28', '31', '26', '17', '30', '27', '29', '24']",['12'],"['16', '22']","['25', None]"
296,12 dispatched to IO1,dispatch_io,12,IO1,"['23', '28', '31', '26', '17', '30', '27', '29', '24']",[],"['16', '22']","['25', '12']"
297,16 finished all bursts,finished,16,CPU0,"['23', '28', '31', '26', '17', '30', '27', '29', '24']",[],"[None, '22']","['25', '12']"
297,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['23', '28', '31', '26', '17', '30', '27', '29', '24']",['22'],"[None, None]","['25', '12']"
297,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['28', '31', '26', '17', '30', '27', '29', '24']",['22'],"['23', None]","['25', '12']"
297,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['31', '26', '17', '30', '27', '29', '24']",['22'],"['23', '28']","['25', '12']"
299,32 added to ready queue,enqueue,32,,"['31', '26', '17', '30', '27', '29', '24', '32']",['22'],"['23', '28']","['25', '12']"
299,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['31', '26', '17', '30', '27', '29', '24', '32', '23']",['22'],"[None, '28']","['25', '12']"
299,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['31', '26', '17', '30', '27', '29', '24', '32', '23', '28']",['22'],"[None, None]","['25', '12']"
299,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['26', '17', '30', '27', '29', '24', '32', '23', '28']",['22'],"['31', None]","['25', '12']"
299,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['17', '30', '27', '29', '24', '32', '23', '28']",['22'],"['31', '26']","['25', '12']"
301,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['17', '30', '27', '29', '24', '32', '23', '28', '31']",['22'],"[None, '26']","['25', '12']"
301,26 finished CPU → wait queue,cpu_to_io,26,CPU1,"['17', '30', '27', '29', '24', '32', '23', '28', '31']","['22', '26']","[None, None]","['25', '12']"
301,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['30', '27', '29', '24', '32', '23', '28', '31']","['22', '26']","['17', None]","['25', '12']"
301,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['27', '29', '24', '32', '23', '28', '31']","['22', '26']","['17', '30']","['25', '12']"
302,25 finished I/O → ready queue,io_to_ready,25,IO0,"['27', '29', '24', '32', '23', '28', '31', '25']","['22', '26']","['17', '30']","[None, '12']"
302,22 dispatched to IO0,dispatch_io,22,IO0,"['27', '29', '24', '32', '23', '28', '31', '25']",['26'],"['17', '30']","['22', '12']"
303,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['27', '29', '24', '32', '23', '28', '31', '25', '17']",['26'],"[None, '30']","['22', '12']"
303,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['27', '29', '24', '32', '23', '28', '31', '25', '17', '30']",['26'],"[None, None]","['22', '12']"
303,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['29', '24', '32', '23', '28', '31', '25', '17', '30']",['26'],"['27', None]","['22', '12']"
303,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['24', '32', '23', '28', '31', '25', '17', '30']",['26'],"['27', '29']","['22', '12']"
304,33 added to ready queue,enqueue,33,,"['24', '32', '23', '28', '31', '25', '17', '30', '33']",['26'],"['27', '29']","['22', '12']"
304,27 finished CPU → wait queue,cpu_to_io,27,CPU0,"['24', '32', '23', '28', '31', '25', '17', '30', '33']","['26', '27']","[None, '29']","['22', '12']"
304,29 finished CPU → ready queue,cpu_to_ready,29,CPU1,"['24', '32', '23', '28', '31', '25', '17', '30', '33', '29']","['26', '27']","[None, None]","['22', '12']"
304,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['32', '23', '28', '31', '25', '17', '30', '33', '29']","['26', '27']","['24', None]","['22', '12']"
304,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['23', '28', '31', '25', '17', '30', '33', '29']","['26', '27']","['24', '32']","['22', '12']"
306,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['23', '28', '31', '25', '17', '30', '33', '29', '24']","['26', '27']","[None, '32']","['22', '12']"
306,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['23', '28', '31', '25', '17', '30', '33', '29', '24', '32']","['26', '27']","[None, None]","['22', '12']"
306,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['28', '31', '25', '17', '30', '33', '29', '24', '32']","['26', '27']","['23', None]","['22', '12']"
306,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['31', '25', '17', '30', '33', '29', '24', '32']","['26', '27']","['23', '28']","['22', '12']"
307,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['31', '25', '17', '30', '33', '29', '24', '32']","['26', '27', '23']","[None, '28']","['22', '12']"
307,22 finished I/O → ready queue,io_to_ready,22,IO0,"['31', '25', '17', '30', '33', '29', '24', '32', '22']","['26', '27', '23']","[None, '28']","[None, '12']"
307,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['25', '17', '30', '33', '29', '24', '32', '22']","['26', '27', '23']","['31', '28']","[None, '12']"
307,26 dispatched to IO0,dispatch_io,26,IO0,"['25', '17', '30', '33', '29', '24', '32', '22']","['27', '23']","['31', '28']","['26', '12']"
308,28 finished CPU → wait queue,cpu_to_io,28,CPU1,"['25', '17', '30', '33', '29', '24', '32', '22']","['27', '23', '28']","['31', None]","['26', '12']"
308,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['17', '30', '33', '29', '24', '32', '22']","['27', '23', '28']","['31', '25']","['26', '12']"
309,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['17', '30', '33', '29', '24', '32', '22']","['27', '23', '28', '31']","[None, '25']","['26', '12']"
309,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['30', '33', '29', '24', '32', '22']","['27', '23', '28', '31']","['17', '25']","['26', '12']"
310,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['30', '33', '29', '24', '32', '22', '25']","['27', '23', '28', '31']","['17', None]","['26', '12']"
310,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['33', '29', '24', '32', '22', '25']","['27', '23', '28', '31']","['17', '30']","['26', '12']"
311,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['33', '29', '24', '32', '22', '25', '17']","['27', '23', '28', '31']","[None, '30']","['26', '12']"
311,12 finished I/O → ready queue,io_to_ready,12,IO1,"['33', '29', '24', '32', '22', '25', '17', '12']","['27', '23', '28', '31']","[None, '30']","['26', None]"
311,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['29', '24', '32', '22', '25', '17', '12']","['27', '23', '28', '31']","['33', '30']","['26', None]"
311,27 dispatched to IO1,dispatch_io,27,IO1,"['29', '24', '32', '22', '25', '17', '12']","['23', '28', '31']","['33', '30']","['26', '27']"
312,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['29', '24', '32', '22', '25', '17', '12', '30']","['23', '28', '31']","['33', None]","['26', '27']"
312,26 finished I/O → ready queue,io_to_ready,26,IO0,"['29', '24', '32', '22', '25', '17', '12', '30', '26']","['23', '28', '31']","['33', None]","[None, '27']"
312,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['24', '32', '22', '25', '17', '12', '30', '26']","['23', '28', '31']","['33', '29']","[None, '27']"
312,23 dispatched to IO0,dispatch_io,23,IO0,"['24', '32', '22', '25', '17', '12', '30', '26']","['28', '31']","['33', '29']","['23', '27']"
313,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['24', '32', '22', '25', '17', '12', '30', '26', '33']","['28', '31']","[None, '29']","['23', '27']"
313,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['32', '22', '25', '17', '12', '30', '26', '33']","['28', '31']","['24', '29']","['23', '27']"
314,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['32', '22', '25', '17', '12', '30', '26', '33', '29']","['28', '31']","['24', None]","['23', '27']"
314,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['22', '25', '17', '12', '30', '26', '33', '29']","['28', '31']","['24', '32']","['23', '27']"
315,34 added to ready queue,enqueue,34,,"['22', '25', '17', '12', '30', '26', '33', '29', '34']","['28', '31']","['24', '32']","['23', '27']"
315,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['22', '25', '17', '12', '30', '26', '33', '29', '34']","['28', '31', '24']","[None, '32']","['23', '27']"
315,27 finished I/O → ready queue,io_to_ready,27,IO1,"['22', '25', '17', '12', '30', '26', '33', '29', '34', '27']","['28', '31', '24']","[None, '32']","['23', None]"
315,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['25', '17', '12', '30', '26', '33', '29', '34', '27']","['28', '31', '24']","['22', '32']","['23', None]"
315,28 dispatched to IO1,dispatch_io,28,IO1,"['25', '17', '12', '30', '26', '33', '29', '34', '27']","['31', '24']","['22', '32']","['23', '28']"
316,22 finished all bursts,finished,22,CPU0,"['25', '17', '12', '30', '26', '33', '29', '34', '27']","['31', '24']","[None, '32']","['23', '28']"
316,32 finished CPU → wait queue,cpu_to_io,32,CPU1,"['25', '17', '12', '30', '26', '33', '29', '34', '27']","['31', '24', '32']","[None, None]","['23', '28']"
316,23 finished I/O → ready queue,io_to_ready,23,IO0,"['25', '17', '12', '30', '26', '33', '29', '34', '27', '23']","['31', '24', '32']","[None, None]","[None, '28']"
316,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '12', '30', '26', '33', '29', '34', '27', '23']","['31', '24', '32']","['25', None]","[None, '28']"
316,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['12', '30', '26', '33', '29', '34', '27', '23']","['31', '24', '32']","['25', '17']","[None, '28']"
316,31 dispatched to IO0,dispatch_io,31,IO0,"['12', '30', '26', '33', '29', '34', '27', '23']","['24', '32']","['25', '17']","['31', '28']"
317,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['12', '30', '26', '33', '29', '34', '27', '23', '25']","['24', '32']","[None, '17']","['31', '28']"
317,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['30', '26', '33', '29', '34', '27', '23', '25']","['24', '32']","['12', '17']","['31', '28']"
318,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['30', '26', '33', '29', '34', '27', '23', '25', '17']","['24', '32']","['12', None]","['31', '28']"
318,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['26', '33', '29', '34', '27', '23', '25', '17']","['24', '32']","['12', '30']","['31', '28']"
319,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['26', '33', '29', '34', '27', '23', '25', '17', '12']","['24', '32']","[None, '30']","['31', '28']"
319,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['33', '29', '34', '27', '23', '25', '17', '12']","['24', '32']","['26', '30']","['31', '28']"
320,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['33', '29', '34', '27', '23', '25', '17', '12', '30']","['24', '32']","['26', None]","['31', '28']"
320,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['29', '34', '27', '23', '25', '17', '12', '30']","['24', '32']","['26', '33']","['31', '28']"
321,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['29', '34', '27', '23', '25', '17', '12', '30', '26']","['24', '32']","[None, '33']","['31', '28']"
321,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['29', '34', '27', '23', '25', '17', '12', '30', '26']","['24', '32', '33']","[None, None]","['31', '28']"
321,31 finished I/O → ready queue,io_to_ready,31,IO0,"['29', '34', '27', '23', '25', '17', '12', '30', '26', '31']","['24', '32', '33']","[None, None]","[None, '28']"
321,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['34', '27', '23', '25', '17', '12', '30', '26', '31']","['24', '32', '33']","['29', None]","[None, '28']"
321,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['27', '23', '25', '17', '12', '30', '26', '31']","['24', '32', '33']","['29', '34']","[None, '28']"
321,24 dispatched to IO0,dispatch_io,24,IO0,"['27', '23', '25', '17', '12', '30', '26', '31']","['32', '33']","['29', '34']","['24', '28']"
322,28 finished I/O → ready queue,io_to_ready,28,IO1,"['27', '23', '25', '17', '12', '30', '26', '31', '28']","['32', '33']","['29', '34']","['24', None]"
322,32 dispatched to IO1,dispatch_io,32,IO1,"['27', '23', '25', '17', '12', '30', '26', '31', '28']",['33'],"['29', '34']","['24', '32']"
323,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['27', '23', '25', '17', '12', '30', '26', '31', '28', '29']",['33'],"[None, '34']","['24', '32']"
323,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['27', '23', '25', '17', '12', '30', '26', '31', '28', '29', '34']",['33'],"[None, None]","['24', '32']"
323,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['23', '25', '17', '12', '30', '26', '31', '28', '29', '34']",['33'],"['27', None]","['24', '32']"
323,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['25', '17', '12', '30', '26', '31', '28', '29', '34']",['33'],"['27', '23']","['24', '32']"
324,35 added to ready queue,enqueue,35,,"['25', '17', '12', '30', '26', '31', '28', '29', '34', '35']",['33'],"['27', '23']","['24', '32']"
325,27 finished CPU → wait queue,cpu_to_io,27,CPU0,"['25', '17', '12', '30', '26', '31', '28', '29', '34', '35']","['33', '27']","[None, '23']","['24', '32']"
325,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['25', '17', '12', '30', '26', '31', '28', '29', '34', '35', '23']","['33', '27']","[None, None]","['24', '32']"
325,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '12', '30', '26', '31', '28', '29', '34', '35', '23']","['33', '27']","['25', None]","['24', '32']"
325,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['12', '30', '26', '31', '28', '29', '34', '35', '23']","['33', '27']","['25', '17']","['24', '32']"
326,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['12', '30', '26', '31', '28', '29', '34', '35', '23']","['33', '27', '17']","['25', None]","['24', '32']"
326,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['30', '26', '31', '28', '29', '34', '35', '23']","['33', '27', '17']","['25', '12']","['24', '32']"
327,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['30', '26', '31', '28', '29', '34', '35', '23', '25']","['33', '27', '17']","[None, '12']","['24', '32']"
327,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['26', '31', '28', '29', '34', '35', '23', '25']","['33', '27', '17']","['30', '12']","['24', '32']"
328,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['26', '31', '28', '29', '34', '35', '23', '25', '12']","['33', '27', '17']","['30', None]","['24', '32']"
328,32 finished I/O → ready queue,io_to_ready,32,IO1,"['26', '31', '28', '29', '34', '35', '23', '25', '12', '32']","['33', '27', '17']","['30', None]","['24', None]"
328,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['31', '28', '29', '34', '35', '23', '25', '12', '32']","['33', '27', '17']","['30', '26']","['24', None]"
328,33 dispatched to IO1,dispatch_io,33,IO1,"['31', '28', '29', '34', '35', '23', '25', '12', '32']","['27', '17']","['30', '26']","['24', '33']"
329,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['31', '28', '29', '34', '35', '23', '25', '12', '32', '30']","['27', '17']","[None, '26']","['24', '33']"
329,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['28', '29', '34', '35', '23', '25', '12', '32', '30']","['27', '17']","['31', '26']","['24', '33']"
330,26 finished CPU → wait queue,cpu_to_io,26,CPU1,"['28', '29', '34', '35', '23', '25', '12', '32', '30']","['27', '17', '26']","['31', None]","['24', '33']"
330,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['29', '34', '35', '23', '25', '12', '32', '30']","['27', '17', '26']","['31', '28']","['24', '33']"
331,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['29', '34', '35', '23', '25', '12', '32', '30', '31']","['27', '17', '26']","[None, '28']","['24', '33']"
331,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['34', '35', '23', '25', '12', '32', '30', '31']","['27', '17', '26']","['29', '28']","['24', '33']"
332,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['34', '35', '23', '25', '12', '32', '30', '31', '28']","['27', '17', '26']","['29', None]","['24', '33']"
332,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['35', '23', '25', '12', '32', '30', '31', '28']","['27', '17', '26']","['29', '34']","['24', '33']"
333,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['35', '23', '25', '12', '32', '30', '31', '28', '29']","['27', '17', '26']","[None, '34']","['24', '33']"
333,33 finished I/O → ready queue,io_to_ready,33,IO1,"['35', '23', '25', '12', '32', '30', '31', '28', '29', '33']","['27', '17', '26']","[None, '34']","['24', None]"
333,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['23', '25', '12', '32', '30', '31', '28', '29', '33']","['27', '17', '26']","['35', '34']","['24', None]"
333,27 dispatched to IO1,dispatch_io,27,IO1,"['23', '25', '12', '32', '30', '31', '28', '29', '33']","['17', '26']","['35', '34']","['24', '27']"
334,34 finished CPU → wait queue,cpu_to_io,34,CPU1,"['23', '25', '12', '32', '30', '31', '28', '29', '33']","['17', '26', '34']","['35', None]","['24', '27']"
334,24 finished I/O → ready queue,io_to_ready,24,IO0,"['23', '25', '12', '32', '30', '31', '28', '29', '33', '24']","['17', '26', '34']","['35', None]","[None, '27']"
334,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['25', '12', '32', '30', '31', '28', '29', '33', '24']","['17', '26', '34']","['35', '23']","[None, '27']"
334,17 dispatched to IO0,dispatch_io,17,IO0,"['25', '12', '32', '30', '31', '28', '29', '33', '24']","['26', '34']","['35', '23']","['17', '27']"
335,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['25', '12', '32', '30', '31', '28', '29', '33', '24', '35']","['26', '34']","[None, '23']","['17', '27']"
335,23 finished all bursts,finished,23,CPU1,"['25', '12', '32', '30', '31', '28', '29', '33', '24', '35']","['26', '34']","[None, None]","['17', '27']"
335,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '32', '30', '31', '28', '29', '33', '24', '35']","['26', '34']","['25', None]","['17', '27']"
335,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['32', '30', '31', '28', '29', '33', '24', '35']","['26', '34']","['25', '12']","['17', '27']"
337,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['32', '30', '31', '28', '29', '33', '24', '35', '25']","['26', '34']","[None, '12']","['17', '27']"
337,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['32', '30', '31', '28', '29', '33', '24', '35', '25', '12']","['26', '34']","[None, None]","['17', '27']"
337,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['30', '31', '28', '29', '33', '24', '35', '25', '12']","['26', '34']","['32', None]","['17', '27']"
337,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['31', '28', '29', '33', '24', '35', '25', '12']","['26', '34']","['32', '30']","['17', '27']"
338,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['31', '28', '29', '33', '24', '35', '25', '12', '30']","['26', '34']","['32', None]","['17', '27']"
338,27 finished I/O → ready queue,io_to_ready,27,IO1,"['31', '28', '29', '33', '24', '35', '25', '12', '30', '27']","['26', '34']","['32', None]","['17', None]"
338,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['28', '29', '33', '24', '35', '25', '12', '30', '27']","['26', '34']","['32', '31']","['17', None]"
338,26 dispatched to IO1,dispatch_io,26,IO1,"['28', '29', '33', '24', '35', '25', '12', '30', '27']",['34'],"['32', '31']","['17', '26']"
339,36 added to ready queue,enqueue,36,,"['28', '29', '33', '24', '35', '25', '12', '30', '27', '36']",['34'],"['32', '31']","['17', '26']"
339,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['28', '29', '33', '24', '35', '25', '12', '30', '27', '36', '32']",['34'],"[None, '31']","['17', '26']"
339,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['29', '33', '24', '35', '25', '12', '30', '27', '36', '32']",['34'],"['28', '31']","['17', '26']"
340,31 finished CPU → wait queue,cpu_to_io,31,CPU1,"['29', '33', '24', '35', '25', '12', '30', '27', '36', '32']","['34', '31']","['28', None]","['17', '26']"
340,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['33', '24', '35', '25', '12', '30', '27', '36', '32']","['34', '31']","['28', '29']","['17', '26']"
341,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,"['33', '24', '35', '25', '12', '30', '27', '36', '32', '28']","['34', '31']","[None, '29']","['17', '26']"
341,29 finished CPU → ready queue,cpu_to_ready,29,CPU1,"['33', '24', '35', '25', '12', '30', '27', '36', '32', '28', '29']","['34', '31']","[None, None]","['17', '26']"
341,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['24', '35', '25', '12', '30', '27', '36', '32', '28', '29']","['34', '31']","['33', None]","['17', '26']"
341,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['35', '25', '12', '30', '27', '36', '32', '28', '29']","['34', '31']","['33', '24']","['17', '26']"
343,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['35', '25', '12', '30', '27', '36', '32', '28', '29', '33']","['34', '31']","[None, '24']","['17', '26']"
343,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['35', '25', '12', '30', '27', '36', '32', '28', '29', '33']","['34', '31', '24']","[None, None]","['17', '26']"
343,26 finished I/O → ready queue,io_to_ready,26,IO1,"['35', '25', '12', '30', '27', '36', '32', '28', '29', '33', '26']","['34', '31', '24']","[None, None]","['17', None]"
343,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['25', '12', '30', '27', '36', '32', '28', '29', '33', '26']","['34', '31', '24']","['35', None]","['17', None]"
343,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '30', '27', '36', '32', '28', '29', '33', '26']","['34', '31', '24']","['35', '25']","['17', None]"
343,34 dispatched to IO1,dispatch_io,34,IO1,"['12', '30', '27', '36', '32', '28', '29', '33', '26']","['31', '24']","['35', '25']","['17', '34']"
344,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['12', '30', '27', '36', '32', '28', '29', '33', '26']","['31', '24', '35']","[None, '25']","['17', '34']"
344,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['30', '27', '36', '32', '28', '29', '33', '26']","['31', '24', '35']","['12', '25']","['17', '34']"
345,37 added to ready queue,enqueue,37,,"['30', '27', '36', '32', '28', '29', '33', '26', '37']","['31', '24', '35']","['12', '25']","['17', '34']"
345,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['30', '27', '36', '32', '28', '29', '33', '26', '37', '25']","['31', '24', '35']","['12', None]","['17', '34']"
345,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['27', '36', '32', '28', '29', '33', '26', '37', '25']","['31', '24', '35']","['12', '30']","['17', '34']"
346,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['27', '36', '32', '28', '29', '33', '26', '37', '25', '12']","['31', '24', '35']","[None, '30']","['17', '34']"
346,34 finished I/O → ready queue,io_to_ready,34,IO1,"['27', '36', '32', '28', '29', '33', '26', '37', '25', '12', '34']","['31', '24', '35']","[None, '30']","['17', None]"
346,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['36', '32', '28', '29', '33', '26', '37', '25', '12', '34']","['31', '24', '35']","['27', '30']","['17', None]"
346,31 dispatched to IO1,dispatch_io,31,IO1,"['36', '32', '28', '29', '33', '26', '37', '25', '12', '34']","['24', '35']","['27', '30']","['17', '31']"
347,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['36', '32', '28', '29', '33', '26', '37', '25', '12', '34', '30']","['24', '35']","['27', None]","['17', '31']"
347,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['32', '28', '29', '33', '26', '37', '25', '12', '34', '30']","['24', '35']","['27', '36']","['17', '31']"
348,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['32', '28', '29', '33', '26', '37', '25', '12', '34', '30', '27']","['24', '35']","[None, '36']","['17', '31']"
348,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['28', '29', '33', '26', '37', '25', '12', '34', '30', '27']","['24', '35']","['32', '36']","['17', '31']"
349,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['28', '29', '33', '26', '37', '25', '12', '34', '30', '27']","['24', '35', '32']","[None, '36']","['17', '31']"
349,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['28', '29', '33', '26', '37', '25', '12', '34', '30', '27', '36']","['24', '35', '32']","[None, None]","['17', '31']"
349,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['29', '33', '26', '37', '25', '12', '34', '30', '27', '36']","['24', '35', '32']","['28', None]","['17', '31']"
349,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['33', '26', '37', '25', '12', '34', '30', '27', '36']","['24', '35', '32']","['28', '29']","['17', '31']"
351,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['33', '26', '37', '25', '12', '34', '30', '27', '36', '28']","['24', '35', '32']","[None, '29']","['17', '31']"
351,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['33', '26', '37', '25', '12', '34', '30', '27', '36', '28', '29']","['24', '35', '32']","[None, None]","['17', '31']"
351,31 finished I/O → ready queue,io_to_ready,31,IO1,"['33', '26', '37', '25', '12', '34', '30', '27', '36', '28', '29', '31']","['24', '35', '32']","[None, None]","['17', None]"
351,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['26', '37', '25', '12', '34', '30', '27', '36', '28', '29', '31']","['24', '35', '32']","['33', None]","['17', None]"
351,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['37', '25', '12', '34', '30', '27', '36', '28', '29', '31']","['24', '35', '32']","['33', '26']","['17', None]"
351,24 dispatched to IO1,dispatch_io,24,IO1,"['37', '25', '12', '34', '30', '27', '36', '28', '29', '31']","['35', '32']","['33', '26']","['17', '24']"
352,33 finished CPU → wait queue,cpu_to_io,33,CPU0,"['37', '25', '12', '34', '30', '27', '36', '28', '29', '31']","['35', '32', '33']","[None, '26']","['17', '24']"
352,17 finished I/O → ready queue,io_to_ready,17,IO0,"['37', '25', '12', '34', '30', '27', '36', '28', '29', '31', '17']","['35', '32', '33']","[None, '26']","[None, '24']"
352,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['25', '12', '34', '30', '27', '36', '28', '29', '31', '17']","['35', '32', '33']","['37', '26']","[None, '24']"
352,35 dispatched to IO0,dispatch_io,35,IO0,"['25', '12', '34', '30', '27', '36', '28', '29', '31', '17']","['32', '33']","['37', '26']","['35', '24']"
353,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['25', '12', '34', '30', '27', '36', '28', '29', '31', '17', '26']","['32', '33']","['37', None]","['35', '24']"
353,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '34', '30', '27', '36', '28', '29', '31', '17', '26']","['32', '33']","['37', '25']","['35', '24']"
354,37 finished CPU → wait queue,cpu_to_io,37,CPU0,"['12', '34', '30', '27', '36', '28', '29', '31', '17', '26']","['32', '33', '37']","[None, '25']","['35', '24']"
354,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['34', '30', '27', '36', '28', '29', '31', '17', '26']","['32', '33', '37']","['12', '25']","['35', '24']"
355,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['34', '30', '27', '36', '28', '29', '31', '17', '26']","['32', '33', '37', '25']","['12', None]","['35', '24']"
355,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['30', '27', '36', '28', '29', '31', '17', '26']","['32', '33', '37', '25']","['12', '34']","['35', '24']"
356,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['30', '27', '36', '28', '29', '31', '17', '26', '12']","['32', '33', '37', '25']","[None, '34']","['35', '24']"
356,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['27', '36', '28', '29', '31', '17', '26', '12']","['32', '33', '37', '25']","['30', '34']","['35', '24']"
357,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['27', '36', '28', '29', '31', '17', '26', '12', '34']","['32', '33', '37', '25']","['30', None]","['35', '24']"
357,35 finished I/O → ready queue,io_to_ready,35,IO0,"['27', '36', '28', '29', '31', '17', '26', '12', '34', '35']","['32', '33', '37', '25']","['30', None]","[None, '24']"
357,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['36', '28', '29', '31', '17', '26', '12', '34', '35']","['32', '33', '37', '25']","['30', '27']","[None, '24']"
357,32 dispatched to IO0,dispatch_io,32,IO0,"['36', '28', '29', '31', '17', '26', '12', '34', '35']","['33', '37', '25']","['30', '27']","['32', '24']"
358,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['36', '28', '29', '31', '17', '26', '12', '34', '35', '30']","['33', '37', '25']","[None, '27']","['32', '24']"
358,27 finished CPU → wait queue,cpu_to_io,27,CPU1,"['36', '28', '29', '31', '17', '26', '12', '34', '35', '30']","['33', '37', '25', '27']","[None, None]","['32', '24']"
358,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['28', '29', '31', '17', '26', '12', '34', '35', '30']","['33', '37', '25', '27']","['36', None]","['32', '24']"
358,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['29', '31', '17', '26', '12', '34', '35', '30']","['33', '37', '25', '27']","['36', '28']","['32', '24']"
359,38 added to ready queue,enqueue,38,,"['29', '31', '17', '26', '12', '34', '35', '30', '38']","['33', '37', '25', '27']","['36', '28']","['32', '24']"
359,28 finished CPU → ready queue,cpu_to_ready,28,CPU1,"['29', '31', '17', '26', '12', '34', '35', '30', '38', '28']","['33', '37', '25', '27']","['36', None]","['32', '24']"
359,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['31', '17', '26', '12', '34', '35', '30', '38', '28']","['33', '37', '25', '27']","['36', '29']","['32', '24']"
360,36 finished CPU → wait queue,cpu_to_io,36,CPU0,"['31', '17', '26', '12', '34', '35', '30', '38', '28']","['33', '37', '25', '27', '36']","[None, '29']","['32', '24']"
360,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['17', '26', '12', '34', '35', '30', '38', '28']","['33', '37', '25', '27', '36']","['31', '29']","['32', '24']"
361,29 finished CPU → ready queue,cpu_to_ready,29,CPU1,"['17', '26', '12', '34', '35', '30', '38', '28', '29']","['33', '37', '25', '27', '36']","['31', None]","['32', '24']"
361,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['26', '12', '34', '35', '30', '38', '28', '29']","['33', '37', '25', '27', '36']","['31', '17']","['32', '24']"
362,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['26', '12', '34', '35', '30', '38', '28', '29', '31']","['33', '37', '25', '27', '36']","[None, '17']","['32', '24']"
362,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['12', '34', '35', '30', '38', '28', '29', '31']","['33', '37', '25', '27', '36']","['26', '17']","['32', '24']"
363,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '34', '35', '30', '38', '28', '29', '31', '17']","['33', '37', '25', '27', '36']","['26', None]","['32', '24']"
363,32 finished I/O → ready queue,io_to_ready,32,IO0,"['12', '34', '35', '30', '38', '28', '29', '31', '17', '32']","['33', '37', '25', '27', '36']","['26', None]","[None, '24']"
363,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['34', '35', '30', '38', '28', '29', '31', '17', '32']","['33', '37', '25', '27', '36']","['26', '12']","[None, '24']"
363,33 dispatched to IO0,dispatch_io,33,IO0,"['34', '35', '30', '38', '28', '29', '31', '17', '32']","['37', '25', '27', '36']","['26', '12']","['33', '24']"
364,26 finished CPU → wait queue,cpu_to_io,26,CPU0,"['34', '35', '30', '38', '28', '29', '31', '17', '32']","['37', '25', '27', '36', '26']","[None, '12']","['33', '24']"
364,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['35', '30', '38', '28', '29', '31', '17', '32']","['37', '25', '27', '36', '26']","['34', '12']","['33', '24']"
365,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['35', '30', '38', '28', '29', '31', '17', '32', '12']","['37', '25', '27', '36', '26']","['34', None]","['33', '24']"
365,33 finished I/O → ready queue,io_to_ready,33,IO0,"['35', '30', '38', '28', '29', '31', '17', '32', '12', '33']","['37', '25', '27', '36', '26']","['34', None]","[None, '24']"
365,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['30', '38', '28', '29', '31', '17', '32', '12', '33']","['37', '25', '27', '36', '26']","['34', '35']","[None, '24']"
365,37 dispatched to IO0,dispatch_io,37,IO0,"['30', '38', '28', '29', '31', '17', '32', '12', '33']","['25', '27', '36', '26']","['34', '35']","['37', '24']"
366,34 finished CPU → wait queue,cpu_to_io,34,CPU0,"['30', '38', '28', '29', '31', '17', '32', '12', '33']","['25', '27', '36', '26', '34']","[None, '35']","['37', '24']"
366,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['38', '28', '29', '31', '17', '32', '12', '33']","['25', '27', '36', '26', '34']","['30', '35']","['37', '24']"
367,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['38', '28', '29', '31', '17', '32', '12', '33', '35']","['25', '27', '36', '26', '34']","['30', None]","['37', '24']"
367,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['28', '29', '31', '17', '32', '12', '33', '35']","['25', '27', '36', '26', '34']","['30', '38']","['37', '24']"
368,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['28', '29', '31', '17', '32', '12', '33', '35', '30']","['25', '27', '36', '26', '34']","[None, '38']","['37', '24']"
368,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['29', '31', '17', '32', '12', '33', '35', '30']","['25', '27', '36', '26', '34']","['28', '38']","['37', '24']"
369,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['29', '31', '17', '32', '12', '33', '35', '30', '38']","['25', '27', '36', '26', '34']","['28', None]","['37', '24']"
369,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['31', '17', '32', '12', '33', '35', '30', '38']","['25', '27', '36', '26', '34']","['28', '29']","['37', '24']"
370,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['31', '17', '32', '12', '33', '35', '30', '38', '28']","['25', '27', '36', '26', '34']","[None, '29']","['37', '24']"
370,37 finished I/O → ready queue,io_to_ready,37,IO0,"['31', '17', '32', '12', '33', '35', '30', '38', '28', '37']","['25', '27', '36', '26', '34']","[None, '29']","[None, '24']"
370,24 finished I/O → ready queue,io_to_ready,24,IO1,"['31', '17', '32', '12', '33', '35', '30', '38', '28', '37', '24']","['25', '27', '36', '26', '34']","[None, '29']","[None, None]"
370,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['17', '32', '12', '33', '35', '30', '38', '28', '37', '24']","['25', '27', '36', '26', '34']","['31', '29']","[None, None]"
370,25 dispatched to IO0,dispatch_io,25,IO0,"['17', '32', '12', '33', '35', '30', '38', '28', '37', '24']","['27', '36', '26', '34']","['31', '29']","['25', None]"
370,27 dispatched to IO1,dispatch_io,27,IO1,"['17', '32', '12', '33', '35', '30', '38', '28', '37', '24']","['36', '26', '34']","['31', '29']","['25', '27']"
371,39 added to ready queue,enqueue,39,,"['17', '32', '12', '33', '35', '30', '38', '28', '37', '24', '39']","['36', '26', '34']","['31', '29']","['25', '27']"
371,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['17', '32', '12', '33', '35', '30', '38', '28', '37', '24', '39', '29']","['36', '26', '34']","['31', None]","['25', '27']"
371,25 finished I/O → ready queue,io_to_ready,25,IO0,"['17', '32', '12', '33', '35', '30', '38', '28', '37', '24', '39', '29', '25']","['36', '26', '34']","['31', None]","[None, '27']"
371,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['32', '12', '33', '35', '30', '38', '28', '37', '24', '39', '29', '25']","['36', '26', '34']","['31', '17']","[None, '27']"
371,36 dispatched to IO0,dispatch_io,36,IO0,"['32', '12', '33', '35', '30', '38', '28', '37', '24', '39', '29', '25']","['26', '34']","['31', '17']","['36', '27']"
372,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['32', '12', '33', '35', '30', '38', '28', '37', '24', '39', '29', '25']","['26', '34', '31']","[None, '17']","['36', '27']"
372,27 finished I/O → ready queue,io_to_ready,27,IO1,"['32', '12', '33', '35', '30', '38', '28', '37', '24', '39', '29', '25', '27']","['26', '34', '31']","[None, '17']","['36', None]"
372,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['12', '33', '35', '30', '38', '28', '37', '24', '39', '29', '25', '27']","['26', '34', '31']","['32', '17']","['36', None]"
372,26 dispatched to IO1,dispatch_io,26,IO1,"['12', '33', '35', '30', '38', '28', '37', '24', '39', '29', '25', '27']","['34', '31']","['32', '17']","['36', '26']"
373,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '33', '35', '30', '38', '28', '37', '24', '39', '29', '25', '27', '17']","['34', '31']","['32', None]","['36', '26']"
373,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['33', '35', '30', '38', '28', '37', '24', '39', '29', '25', '27', '17']","['34', '31']","['32', '12']","['36', '26']"
374,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['33', '35', '30', '38', '28', '37', '24', '39', '29', '25', '27', '17', '32']","['34', '31']","[None, '12']","['36', '26']"
374,26 finished I/O → ready queue,io_to_ready,26,IO1,"['33', '35', '30', '38', '28', '37', '24', '39', '29', '25', '27', '17', '32', '26']","['34', '31']","[None, '12']","['36', None]"
374,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['35', '30', '38', '28', '37', '24', '39', '29', '25', '27', '17', '32', '26']","['34', '31']","['33', '12']","['36', None]"
374,34 dispatched to IO1,dispatch_io,34,IO1,"['35', '30', '38', '28', '37', '24', '39', '29', '25', '27', '17', '32', '26']",['31'],"['33', '12']","['36', '34']"
375,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['35', '30', '38', '28', '37', '24', '39', '29', '25', '27', '17', '32', '26', '12']",['31'],"['33', None]","['36', '34']"
375,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['30', '38', '28', '37', '24', '39', '29', '25', '27', '17', '32', '26', '12']",['31'],"['33', '35']","['36', '34']"
376,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['30', '38', '28', '37', '24', '39', '29', '25', '27', '17', '32', '26', '12', '33']",['31'],"[None, '35']","['36', '34']"
376,35 finished CPU → wait queue,cpu_to_io,35,CPU1,"['30', '38', '28', '37', '24', '39', '29', '25', '27', '17', '32', '26', '12', '33']","['31', '35']","[None, None]","['36', '34']"
376,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['38', '28', '37', '24', '39', '29', '25', '27', '17', '32', '26', '12', '33']","['31', '35']","['30', None]","['36', '34']"
376,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['28', '37', '24', '39', '29', '25', '27', '17', '32', '26', '12', '33']","['31', '35']","['30', '38']","['36', '34']"
377,40 added to ready queue,enqueue,40,,"['28', '37', '24', '39', '29', '25', '27', '17', '32', '26', '12', '33', '40']","['31', '35']","['30', '38']","['36', '34']"
378,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['28', '37', '24', '39', '29', '25', '27', '17', '32', '26', '12', '33', '40', '30']","['31', '35']","[None, '38']","['36', '34']"
378,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['28', '37', '24', '39', '29', '25', '27', '17', '32', '26', '12', '33', '40', '30', '38']","['31', '35']","[None, None]","['36', '34']"
378,34 finished I/O → ready queue,io_to_ready,34,IO1,"['28', '37', '24', '39', '29', '25', '27', '17', '32', '26', '12', '33', '40', '30', '38', '34']","['31', '35']","[None, None]","['36', None]"
378,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['37', '24', '39', '29', '25', '27', '17', '32', '26', '12', '33', '40', '30', '38', '34']","['31', '35']","['28', None]","['36', None]"
378,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['24', '39', '29', '25', '27', '17', '32', '26', '12', '33', '40', '30', '38', '34']","['31', '35']","['28', '37']","['36', None]"
378,31 dispatched to IO1,dispatch_io,31,IO1,"['24', '39', '29', '25', '27', '17', '32', '26', '12', '33', '40', '30', '38', '34']",['35'],"['28', '37']","['36', '31']"
379,28 finished all bursts,finished,28,CPU0,"['24', '39', '29', '25', '27', '17', '32', '26', '12', '33', '40', '30', '38', '34']",['35'],"[None, '37']","['36', '31']"
379,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['39', '29', '25', '27', '17', '32', '26', '12', '33', '40', '30', '38', '34']",['35'],"['24', '37']","['36', '31']"
380,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['39', '29', '25', '27', '17', '32', '26', '12', '33', '40', '30', '38', '34']","['35', '37']","['24', None]","['36', '31']"
380,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['29', '25', '27', '17', '32', '26', '12', '33', '40', '30', '38', '34']","['35', '37']","['24', '39']","['36', '31']"
381,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['29', '25', '27', '17', '32', '26', '12', '33', '40', '30', '38', '34', '24']","['35', '37']","[None, '39']","['36', '31']"
381,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['25', '27', '17', '32', '26', '12', '33', '40', '30', '38', '34', '24']","['35', '37']","['29', '39']","['36', '31']"
382,39 finished CPU → ready queue,cpu_to_ready,39,CPU1,"['25', '27', '17', '32', '26', '12', '33', '40', '30', '38', '34', '24', '39']","['35', '37']","['29', None]","['36', '31']"
382,31 finished I/O → ready queue,io_to_ready,31,IO1,"['25', '27', '17', '32', '26', '12', '33', '40', '30', '38', '34', '24', '39', '31']","['35', '37']","['29', None]","['36', None]"
382,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['27', '17', '32', '26', '12', '33', '40', '30', '38', '34', '24', '39', '31']","['35', '37']","['29', '25']","['36', None]"
382,35 dispatched to IO1,dispatch_io,35,IO1,"['27', '17', '32', '26', '12', '33', '40', '30', '38', '34', '24', '39', '31']",['37'],"['29', '25']","['36', '35']"
383,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['27', '17', '32', '26', '12', '33', '40', '30', '38', '34', '24', '39', '31', '29']",['37'],"[None, '25']","['36', '35']"
383,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['17', '32', '26', '12', '33', '40', '30', '38', '34', '24', '39', '31', '29']",['37'],"['27', '25']","['36', '35']"
384,41 added to ready queue,enqueue,41,,"['17', '32', '26', '12', '33', '40', '30', '38', '34', '24', '39', '31', '29', '41']",['37'],"['27', '25']","['36', '35']"
384,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '32', '26', '12', '33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25']",['37'],"['27', None]","['36', '35']"
384,36 finished I/O → ready queue,io_to_ready,36,IO0,"['17', '32', '26', '12', '33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36']",['37'],"['27', None]","[None, '35']"
384,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['32', '26', '12', '33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36']",['37'],"['27', '17']","[None, '35']"
384,37 dispatched to IO0,dispatch_io,37,IO0,"['32', '26', '12', '33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36']",[],"['27', '17']","['37', '35']"
385,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['32', '26', '12', '33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27']",[],"[None, '17']","['37', '35']"
385,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['26', '12', '33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27']",[],"['32', '17']","['37', '35']"
386,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['26', '12', '33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32']",[],"[None, '17']","['37', '35']"
386,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['26', '12', '33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17']",[],"[None, None]","['37', '35']"
386,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['12', '33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17']",[],"['26', None]","['37', '35']"
386,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17']",[],"['26', '12']","['37', '35']"
387,35 finished I/O → ready queue,io_to_ready,35,IO1,"['33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35']",[],"['26', '12']","['37', None]"
388,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26']",[],"[None, '12']","['37', None]"
388,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12']",[],"[None, None]","['37', None]"
388,37 finished I/O → ready queue,io_to_ready,37,IO0,"['33', '40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37']",[],"[None, None]","[None, None]"
388,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['40', '30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37']",[],"['33', None]","[None, None]"
388,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37']",[],"['33', '40']","[None, None]"
390,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33']",[],"[None, '40']","[None, None]"
390,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['30', '38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40']",[],"[None, None]","[None, None]"
390,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['38', '34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40']",[],"['30', None]","[None, None]"
390,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40']",[],"['30', '38']","[None, None]"
391,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['34', '24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40']",['38'],"['30', None]","[None, None]"
391,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40']",['38'],"['30', '34']","[None, None]"
391,38 dispatched to IO0,dispatch_io,38,IO0,"['24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40']",[],"['30', '34']","['38', None]"
392,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['24', '39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30']",[],"[None, '34']","['38', None]"
392,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30']",[],"['24', '34']","['38', None]"
393,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['39', '31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34']",[],"['24', None]","['38', None]"
393,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34']",[],"['24', '39']","['38', None]"
394,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['31', '29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24']",[],"[None, '39']","['38', None]"
394,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24']",[],"['31', '39']","['38', None]"
395,42 added to ready queue,enqueue,42,,"['29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42']",[],"['31', '39']","['38', None]"
395,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['29', '41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39']",[],"['31', None]","['38', None]"
395,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39']",[],"['31', '29']","['38', None]"
396,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39']",['31'],"[None, '29']","['38', None]"
396,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['41', '25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39']","['31', '29']","[None, None]","['38', None]"
396,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['25', '36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39']","['31', '29']","['41', None]","['38', None]"
396,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39']","['31', '29']","['41', '25']","['38', None]"
396,31 dispatched to IO1,dispatch_io,31,IO1,"['36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39']",['29'],"['41', '25']","['38', '31']"
397,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['36', '27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39']","['29', '25']","['41', None]","['38', '31']"
397,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39']","['29', '25']","['41', '36']","['38', '31']"
398,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['27', '32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39', '41']","['29', '25']","[None, '36']","['38', '31']"
398,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39', '41']","['29', '25']","['27', '36']","['38', '31']"
399,27 finished CPU → wait queue,cpu_to_io,27,CPU0,"['32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39', '41']","['29', '25', '27']","[None, '36']","['38', '31']"
399,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['32', '17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39', '41', '36']","['29', '25', '27']","[None, None]","['38', '31']"
399,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['17', '35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39', '41', '36']","['29', '25', '27']","['32', None]","['38', '31']"
399,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39', '41', '36']","['29', '25', '27']","['32', '17']","['38', '31']"
401,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39', '41', '36', '32']","['29', '25', '27']","[None, '17']","['38', '31']"
401,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['35', '26', '12', '37', '33', '40', '30', '34', '24', '42', '39', '41', '36', '32', '17']","['29', '25', '27']","[None, None]","['38', '31']"
401,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['26', '12', '37', '33', '40', '30', '34', '24', '42', '39', '41', '36', '32', '17']","['29', '25', '27']","['35', None]","['38', '31']"
401,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['12', '37', '33', '40', '30', '34', '24', '42', '39', '41', '36', '32', '17']","['29', '25', '27']","['35', '26']","['38', '31']"
403,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['12', '37', '33', '40', '30', '34', '24', '42', '39', '41', '36', '32', '17', '35']","['29', '25', '27']","[None, '26']","['38', '31']"
403,26 finished CPU → wait queue,cpu_to_io,26,CPU1,"['12', '37', '33', '40', '30', '34', '24', '42', '39', '41', '36', '32', '17', '35']","['29', '25', '27', '26']","[None, None]","['38', '31']"
403,31 finished I/O → ready queue,io_to_ready,31,IO1,"['12', '37', '33', '40', '30', '34', '24', '42', '39', '41', '36', '32', '17', '35', '31']","['29', '25', '27', '26']","[None, None]","['38', None]"
403,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['37', '33', '40', '30', '34', '24', '42', '39', '41', '36', '32', '17', '35', '31']","['29', '25', '27', '26']","['12', None]","['38', None]"
403,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['33', '40', '30', '34', '24', '42', '39', '41', '36', '32', '17', '35', '31']","['29', '25', '27', '26']","['12', '37']","['38', None]"
403,29 dispatched to IO1,dispatch_io,29,IO1,"['33', '40', '30', '34', '24', '42', '39', '41', '36', '32', '17', '35', '31']","['25', '27', '26']","['12', '37']","['38', '29']"
404,43 added to ready queue,enqueue,43,,"['33', '40', '30', '34', '24', '42', '39', '41', '36', '32', '17', '35', '31', '43']","['25', '27', '26']","['12', '37']","['38', '29']"
405,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['33', '40', '30', '34', '24', '42', '39', '41', '36', '32', '17', '35', '31', '43', '12']","['25', '27', '26']","[None, '37']","['38', '29']"
405,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['33', '40', '30', '34', '24', '42', '39', '41', '36', '32', '17', '35', '31', '43', '12', '37']","['25', '27', '26']","[None, None]","['38', '29']"
405,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['40', '30', '34', '24', '42', '39', '41', '36', '32', '17', '35', '31', '43', '12', '37']","['25', '27', '26']","['33', None]","['38', '29']"
405,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['30', '34', '24', '42', '39', '41', '36', '32', '17', '35', '31', '43', '12', '37']","['25', '27', '26']","['33', '40']","['38', '29']"
406,33 finished CPU → wait queue,cpu_to_io,33,CPU0,"['30', '34', '24', '42', '39', '41', '36', '32', '17', '35', '31', '43', '12', '37']","['25', '27', '26', '33']","[None, '40']","['38', '29']"
406,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['34', '24', '42', '39', '41', '36', '32', '17', '35', '31', '43', '12', '37']","['25', '27', '26', '33']","['30', '40']","['38', '29']"
407,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,"['34', '24', '42', '39', '41', '36', '32', '17', '35', '31', '43', '12', '37', '30']","['25', '27', '26', '33']","[None, '40']","['38', '29']"
407,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['34', '24', '42', '39', '41', '36', '32', '17', '35', '31', '43', '12', '37', '30', '40']","['25', '27', '26', '33']","[None, None]","['38', '29']"
407,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['24', '42', '39', '41', '36', '32', '17', '35', '31', '43', '12', '37', '30', '40']","['25', '27', '26', '33']","['34', None]","['38', '29']"
407,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['42', '39', '41', '36', '32', '17', '35', '31', '43', '12', '37', '30', '40']","['25', '27', '26', '33']","['34', '24']","['38', '29']"
409,34 finished CPU → wait queue,cpu_to_io,34,CPU0,"['42', '39', '41', '36', '32', '17', '35', '31', '43', '12', '37', '30', '40']","['25', '27', '26', '33', '34']","[None, '24']","['38', '29']"
409,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['42', '39', '41', '36', '32', '17', '35', '31', '43', '12', '37', '30', '40', '24']","['25', '27', '26', '33', '34']","[None, None]","['38', '29']"
409,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['39', '41', '36', '32', '17', '35', '31', '43', '12', '37', '30', '40', '24']","['25', '27', '26', '33', '34']","['42', None]","['38', '29']"
409,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['41', '36', '32', '17', '35', '31', '43', '12', '37', '30', '40', '24']","['25', '27', '26', '33', '34']","['42', '39']","['38', '29']"
411,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['41', '36', '32', '17', '35', '31', '43', '12', '37', '30', '40', '24', '42']","['25', '27', '26', '33', '34']","[None, '39']","['38', '29']"
411,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['41', '36', '32', '17', '35', '31', '43', '12', '37', '30', '40', '24', '42', '39']","['25', '27', '26', '33', '34']","[None, None]","['38', '29']"
411,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['36', '32', '17', '35', '31', '43', '12', '37', '30', '40', '24', '42', '39']","['25', '27', '26', '33', '34']","['41', None]","['38', '29']"
411,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['32', '17', '35', '31', '43', '12', '37', '30', '40', '24', '42', '39']","['25', '27', '26', '33', '34']","['41', '36']","['38', '29']"
413,44 added to ready queue,enqueue,44,,"['32', '17', '35', '31', '43', '12', '37', '30', '40', '24', '42', '39', '44']","['25', '27', '26', '33', '34']","['41', '36']","['38', '29']"
413,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['32', '17', '35', '31', '43', '12', '37', '30', '40', '24', '42', '39', '44', '41']","['25', '27', '26', '33', '34']","[None, '36']","['38', '29']"
413,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['32', '17', '35', '31', '43', '12', '37', '30', '40', '24', '42', '39', '44', '41', '36']","['25', '27', '26', '33', '34']","[None, None]","['38', '29']"
413,38 finished I/O → ready queue,io_to_ready,38,IO0,"['32', '17', '35', '31', '43', '12', '37', '30', '40', '24', '42', '39', '44', '41', '36', '38']","['25', '27', '26', '33', '34']","[None, None]","[None, '29']"
413,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['17', '35', '31', '43', '12', '37', '30', '40', '24', '42', '39', '44', '41', '36', '38']","['25', '27', '26', '33', '34']","['32', None]","[None, '29']"
413,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['35', '31', '43', '12', '37', '30', '40', '24', '42', '39', '44', '41', '36', '38']","['25', '27', '26', '33', '34']","['32', '17']","[None, '29']"
413,25 dispatched to IO0,dispatch_io,25,IO0,"['35', '31', '43', '12', '37', '30', '40', '24', '42', '39', '44', '41', '36', '38']","['27', '26', '33', '34']","['32', '17']","['25', '29']"
415,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['35', '31', '43', '12', '37', '30', '40', '24', '42', '39', '44', '41', '36', '38', '32']","['27', '26', '33', '34']","[None, '17']","['25', '29']"
415,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['35', '31', '43', '12', '37', '30', '40', '24', '42', '39', '44', '41', '36', '38', '32', '17']","['27', '26', '33', '34']","[None, None]","['25', '29']"
415,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['31', '43', '12', '37', '30', '40', '24', '42', '39', '44', '41', '36', '38', '32', '17']","['27', '26', '33', '34']","['35', None]","['25', '29']"
415,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['43', '12', '37', '30', '40', '24', '42', '39', '44', '41', '36', '38', '32', '17']","['27', '26', '33', '34']","['35', '31']","['25', '29']"
416,35 finished CPU → ready queue,cpu_to_ready,35,CPU0,"['43', '12', '37', '30', '40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35']","['27', '26', '33', '34']","[None, '31']","['25', '29']"
416,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['12', '37', '30', '40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35']","['27', '26', '33', '34']","['43', '31']","['25', '29']"
417,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['12', '37', '30', '40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31']","['27', '26', '33', '34']","['43', None]","['25', '29']"
417,25 finished I/O → ready queue,io_to_ready,25,IO0,"['12', '37', '30', '40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25']","['27', '26', '33', '34']","['43', None]","[None, '29']"
417,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['37', '30', '40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25']","['27', '26', '33', '34']","['43', '12']","[None, '29']"
417,27 dispatched to IO0,dispatch_io,27,IO0,"['37', '30', '40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25']","['26', '33', '34']","['43', '12']","['27', '29']"
418,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['37', '30', '40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43']","['26', '33', '34']","[None, '12']","['27', '29']"
418,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['37', '30', '40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43']","['26', '33', '34', '12']","[None, None]","['27', '29']"
418,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['30', '40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43']","['26', '33', '34', '12']","['37', None]","['27', '29']"
418,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43']","['26', '33', '34', '12']","['37', '30']","['27', '29']"
419,29 finished I/O → ready queue,io_to_ready,29,IO1,"['40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29']","['26', '33', '34', '12']","['37', '30']","['27', None]"
419,26 dispatched to IO1,dispatch_io,26,IO1,"['40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29']","['33', '34', '12']","['37', '30']","['27', '26']"
420,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,"['40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37']","['33', '34', '12']","[None, '30']","['27', '26']"
420,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30']","['33', '34', '12']","[None, None]","['27', '26']"
420,27 finished I/O → ready queue,io_to_ready,27,IO0,"['40', '24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27']","['33', '34', '12']","[None, None]","[None, '26']"
420,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['24', '42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27']","['33', '34', '12']","['40', None]","[None, '26']"
420,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27']","['33', '34', '12']","['40', '24']","[None, '26']"
420,33 dispatched to IO0,dispatch_io,33,IO0,"['42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27']","['34', '12']","['40', '24']","['33', '26']"
421,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,"['42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40']","['34', '12']","[None, '24']","['33', '26']"
421,33 finished I/O → ready queue,io_to_ready,33,IO0,"['42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33']","['34', '12']","[None, '24']","[None, '26']"
421,26 finished I/O → ready queue,io_to_ready,26,IO1,"['42', '39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26']","['34', '12']","[None, '24']","[None, None]"
421,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26']","['34', '12']","['42', '24']","[None, None]"
421,34 dispatched to IO0,dispatch_io,34,IO0,"['39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26']",['12'],"['42', '24']","['34', None]"
421,12 dispatched to IO1,dispatch_io,12,IO1,"['39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26']",[],"['42', '24']","['34', '12']"
422,45 added to ready queue,enqueue,45,,"['39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45']",[],"['42', '24']","['34', '12']"
422,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45']",['42'],"[None, '24']","['34', '12']"
422,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['39', '44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24']",['42'],"[None, None]","['34', '12']"
422,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['44', '41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24']",['42'],"['39', None]","['34', '12']"
422,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24']",['42'],"['39', '44']","['34', '12']"
424,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39']",['42'],"[None, '44']","['34', '12']"
424,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['41', '36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44']",['42'],"[None, None]","['34', '12']"
424,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['36', '38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44']",['42'],"['41', None]","['34', '12']"
424,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44']",['42'],"['41', '36']","['34', '12']"
425,41 finished CPU → ready queue,cpu_to_ready,41,CPU0,"['38', '32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41']",['42'],"[None, '36']","['34', '12']"
425,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41']",['42'],"['38', '36']","['34', '12']"
426,36 finished CPU → wait queue,cpu_to_io,36,CPU1,"['32', '17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41']","['42', '36']","['38', None]","['34', '12']"
426,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41']","['42', '36']","['38', '32']","['34', '12']"
427,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38']","['42', '36']","[None, '32']","['34', '12']"
427,32 finished CPU → ready queue,cpu_to_ready,32,CPU1,"['17', '35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32']","['42', '36']","[None, None]","['34', '12']"
427,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['35', '31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32']","['42', '36']","['17', None]","['34', '12']"
427,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32']","['42', '36']","['17', '35']","['34', '12']"
429,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17']","['42', '36']","[None, '35']","['34', '12']"
429,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35']","['42', '36']","[None, None]","['34', '12']"
429,34 finished I/O → ready queue,io_to_ready,34,IO0,"['31', '25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34']","['42', '36']","[None, None]","[None, '12']"
429,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['25', '43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34']","['42', '36']","['31', None]","[None, '12']"
429,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34']","['42', '36']","['31', '25']","[None, '12']"
429,42 dispatched to IO0,dispatch_io,42,IO0,"['43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34']",['36'],"['31', '25']","['42', '12']"
431,31 finished CPU → ready queue,cpu_to_ready,31,CPU0,"['43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31']",['36'],"[None, '25']","['42', '12']"
431,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31']","['36', '25']","[None, None]","['42', '12']"
431,42 finished I/O → ready queue,io_to_ready,42,IO0,"['43', '29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42']","['36', '25']","[None, None]","[None, '12']"
431,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['29', '37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42']","['36', '25']","['43', None]","[None, '12']"
431,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42']","['36', '25']","['43', '29']","[None, '12']"
431,36 dispatched to IO0,dispatch_io,36,IO0,"['37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42']",['25'],"['43', '29']","['36', '12']"
433,43 finished CPU → wait queue,cpu_to_io,43,CPU0,"['37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42']","['25', '43']","[None, '29']","['36', '12']"
433,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['37', '30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29']","['25', '43']","[None, None]","['36', '12']"
433,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['30', '27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29']","['25', '43']","['37', None]","['36', '12']"
433,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29']","['25', '43']","['37', '30']","['36', '12']"
434,30 finished CPU → wait queue,cpu_to_io,30,CPU1,"['27', '40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29']","['25', '43', '30']","['37', None]","['36', '12']"
434,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29']","['25', '43', '30']","['37', '27']","['36', '12']"
435,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37']","['25', '43', '30']","[None, '27']","['36', '12']"
435,12 finished I/O → ready queue,io_to_ready,12,IO1,"['40', '33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12']","['25', '43', '30']","[None, '27']","['36', None]"
435,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12']","['25', '43', '30']","['40', '27']","['36', None]"
435,25 dispatched to IO1,dispatch_io,25,IO1,"['33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12']","['43', '30']","['40', '27']","['36', '25']"
436,46 added to ready queue,enqueue,46,,"['33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46']","['43', '30']","['40', '27']","['36', '25']"
436,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['33', '26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27']","['43', '30']","['40', None]","['36', '25']"
436,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27']","['43', '30']","['40', '33']","['36', '25']"
437,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['26', '45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40']","['43', '30']","[None, '33']","['36', '25']"
437,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40']","['43', '30']","['26', '33']","['36', '25']"
438,26 finished all bursts,finished,26,CPU0,"['45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40']","['43', '30']","[None, '33']","['36', '25']"
438,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['45', '24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33']","['43', '30']","[None, None]","['36', '25']"
438,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['24', '39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33']","['43', '30']","['45', None]","['36', '25']"
438,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33']","['43', '30']","['45', '24']","['36', '25']"
439,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['39', '44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24']","['43', '30']","['45', None]","['36', '25']"
439,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24']","['43', '30']","['45', '39']","['36', '25']"
440,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45']","['43', '30']","[None, '39']","['36', '25']"
440,25 finished I/O → ready queue,io_to_ready,25,IO1,"['44', '41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25']","['43', '30']","[None, '39']","['36', None]"
440,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25']","['43', '30']","['44', '39']","['36', None]"
440,43 dispatched to IO1,dispatch_io,43,IO1,"['41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25']",['30'],"['44', '39']","['36', '43']"
441,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['41', '38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39']",['30'],"['44', None]","['36', '43']"
441,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39']",['30'],"['44', '41']","['36', '43']"
442,44 finished CPU → wait queue,cpu_to_io,44,CPU0,"['38', '32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39']","['30', '44']","[None, '41']","['36', '43']"
442,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39']","['30', '44']","['38', '41']","['36', '43']"
443,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['32', '17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41']","['30', '44']","['38', None]","['36', '43']"
443,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41']","['30', '44']","['38', '32']","['36', '43']"
444,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['17', '35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38']","['30', '44']","[None, '32']","['36', '43']"
444,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38']","['30', '44']","['17', '32']","['36', '43']"
445,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['35', '34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32']","['30', '44']","['17', None]","['36', '43']"
445,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32']","['30', '44']","['17', '35']","['36', '43']"
446,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17']","['30', '44']","[None, '35']","['36', '43']"
446,43 finished I/O → ready queue,io_to_ready,43,IO1,"['34', '31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43']","['30', '44']","[None, '35']","['36', None]"
446,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43']","['30', '44']","['34', '35']","['36', None]"
446,30 dispatched to IO1,dispatch_io,30,IO1,"['31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43']",['44'],"['34', '35']","['36', '30']"
447,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['31', '42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35']",['44'],"['34', None]","['36', '30']"
447,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35']",['44'],"['34', '31']","['36', '30']"
448,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['42', '29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34']",['44'],"[None, '31']","['36', '30']"
448,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34']",['44'],"['42', '31']","['36', '30']"
449,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['29', '37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31']",['44'],"['42', None]","['36', '30']"
449,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31']",['44'],"['42', '29']","['36', '30']"
450,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['37', '12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42']",['44'],"[None, '29']","['36', '30']"
450,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42']",['44'],"['37', '29']","['36', '30']"
451,47 added to ready queue,enqueue,47,,"['12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47']",['44'],"['37', '29']","['36', '30']"
451,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29']",['44'],"['37', None]","['36', '30']"
451,36 finished I/O → ready queue,io_to_ready,36,IO0,"['12', '46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36']",['44'],"['37', None]","[None, '30']"
451,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36']",['44'],"['37', '12']","[None, '30']"
451,44 dispatched to IO0,dispatch_io,44,IO0,"['46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36']",[],"['37', '12']","['44', '30']"
452,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['46', '27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37']",[],"[None, '12']","['44', '30']"
452,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37']",[],"['46', '12']","['44', '30']"
453,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['27', '40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12']",[],"['46', None]","['44', '30']"
453,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12']",[],"['46', '27']","['44', '30']"
454,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['40', '33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46']",[],"[None, '27']","['44', '30']"
454,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46']",[],"['40', '27']","['44', '30']"
455,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27']",[],"['40', None]","['44', '30']"
455,44 finished I/O → ready queue,io_to_ready,44,IO0,"['33', '24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44']",[],"['40', None]","[None, '30']"
455,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44']",[],"['40', '33']","[None, '30']"
456,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['24', '45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40']",[],"[None, '33']","[None, '30']"
456,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40']",[],"['24', '33']","[None, '30']"
457,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['45', '25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33']",[],"['24', None]","[None, '30']"
457,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33']",[],"['24', '45']","[None, '30']"
458,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24']",[],"[None, '45']","[None, '30']"
458,45 finished CPU → wait queue,cpu_to_io,45,CPU1,"['25', '39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24']",['45'],"[None, None]","[None, '30']"
458,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['39', '41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24']",['45'],"['25', None]","[None, '30']"
458,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24']",['45'],"['25', '39']","[None, '30']"
458,45 dispatched to IO0,dispatch_io,45,IO0,"['41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24']",[],"['25', '39']","['45', '30']"
460,48 added to ready queue,enqueue,48,,"['41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48']",[],"['25', '39']","['45', '30']"
460,25 finished all bursts,finished,25,CPU0,"['41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48']",[],"[None, '39']","['45', '30']"
460,39 finished CPU → wait queue,cpu_to_io,39,CPU1,"['41', '38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48']",['39'],"[None, None]","['45', '30']"
460,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['38', '32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48']",['39'],"['41', None]","['45', '30']"
460,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48']",['39'],"['41', '38']","['45', '30']"
462,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41']",['39'],"[None, '38']","['45', '30']"
462,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['32', '17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38']",['39'],"[None, None]","['45', '30']"
462,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['17', '43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38']",['39'],"['32', None]","['45', '30']"
462,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38']",['39'],"['32', '17']","['45', '30']"
463,45 finished I/O → ready queue,io_to_ready,45,IO0,"['43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45']",['39'],"['32', '17']","[None, '30']"
463,39 dispatched to IO0,dispatch_io,39,IO0,"['43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45']",[],"['32', '17']","['39', '30']"
464,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45']",['32'],"[None, '17']","['39', '30']"
464,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45']","['32', '17']","[None, None]","['39', '30']"
464,30 finished I/O → ready queue,io_to_ready,30,IO1,"['43', '35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30']","['32', '17']","[None, None]","['39', None]"
464,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['35', '34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30']","['32', '17']","['43', None]","['39', None]"
464,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30']","['32', '17']","['43', '35']","['39', None]"
464,32 dispatched to IO1,dispatch_io,32,IO1,"['34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30']",['17'],"['43', '35']","['39', '32']"
465,35 finished all bursts,finished,35,CPU1,"['34', '31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30']",['17'],"['43', None]","['39', '32']"
465,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30']",['17'],"['43', '34']","['39', '32']"
466,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43']",['17'],"[None, '34']","['39', '32']"
466,34 finished all bursts,finished,34,CPU1,"['31', '42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43']",['17'],"[None, None]","['39', '32']"
466,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['42', '47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43']",['17'],"['31', None]","['39', '32']"
466,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43']",['17'],"['31', '42']","['39', '32']"
467,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['47', '29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43']","['17', '42']","['31', None]","['39', '32']"
467,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43']","['17', '42']","['31', '47']","['39', '32']"
468,31 finished CPU → ready queue,cpu_to_ready,31,CPU0,"['29', '36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31']","['17', '42']","[None, '47']","['39', '32']"
468,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31']","['17', '42']","['29', '47']","['39', '32']"
469,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29']","['17', '42']","[None, '47']","['39', '32']"
469,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['36', '37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47']","['17', '42']","[None, None]","['39', '32']"
469,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['37', '12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47']","['17', '42']","['36', None]","['39', '32']"
469,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47']","['17', '42']","['36', '37']","['39', '32']"
470,49 added to ready queue,enqueue,49,,"['12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49']","['17', '42']","['36', '37']","['39', '32']"
470,37 finished CPU → ready queue,cpu_to_ready,37,CPU1,"['12', '46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37']","['17', '42']","['36', None]","['39', '32']"
470,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37']","['17', '42']","['36', '12']","['39', '32']"
471,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36']","['17', '42']","[None, '12']","['39', '32']"
471,32 finished I/O → ready queue,io_to_ready,32,IO1,"['46', '27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32']","['17', '42']","[None, '12']","['39', None]"
471,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32']","['17', '42']","['46', '12']","['39', None]"
471,17 dispatched to IO1,dispatch_io,17,IO1,"['27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32']",['42'],"['46', '12']","['39', '17']"
472,12 finished all bursts,finished,12,CPU1,"['27', '44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32']",['42'],"['46', None]","['39', '17']"
472,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32']",['42'],"['46', '27']","['39', '17']"
473,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32']","['42', '46']","[None, '27']","['39', '17']"
473,27 finished all bursts,finished,27,CPU1,"['44', '40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32']","['42', '46']","[None, None]","['39', '17']"
473,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['40', '33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32']","['42', '46']","['44', None]","['39', '17']"
473,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32']","['42', '46']","['44', '40']","['39', '17']"
475,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44']","['42', '46']","[None, '40']","['39', '17']"
475,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['33', '24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40']","['42', '46']","[None, None]","['39', '17']"
475,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['24', '48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40']","['42', '46']","['33', None]","['39', '17']"
475,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40']","['42', '46']","['33', '24']","['39', '17']"
476,33 finished all bursts,finished,33,CPU0,"['48', '41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40']","['42', '46']","[None, '24']","['39', '17']"
476,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40']","['42', '46']","['48', '24']","['39', '17']"
477,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40', '24']","['42', '46']","['48', None]","['39', '17']"
477,39 finished I/O → ready queue,io_to_ready,39,IO0,"['41', '38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39']","['42', '46']","['48', None]","[None, '17']"
477,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39']","['42', '46']","['48', '41']","[None, '17']"
477,42 dispatched to IO0,dispatch_io,42,IO0,"['38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39']",['46'],"['48', '41']","['42', '17']"
478,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48']",['46'],"[None, '41']","['42', '17']"
478,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['38', '45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48']","['46', '41']","[None, None]","['42', '17']"
478,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['45', '30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48']","['46', '41']","['38', None]","['42', '17']"
478,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48']","['46', '41']","['38', '45']","['42', '17']"
480,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38']","['46', '41']","[None, '45']","['42', '17']"
480,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['30', '43', '31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45']","['46', '41']","[None, None]","['42', '17']"
480,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['43', '31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45']","['46', '41']","['30', None]","['42', '17']"
480,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45']","['46', '41']","['30', '43']","['42', '17']"
481,42 finished I/O → ready queue,io_to_ready,42,IO0,"['31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42']","['46', '41']","['30', '43']","[None, '17']"
481,46 dispatched to IO0,dispatch_io,46,IO0,"['31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42']",['41'],"['30', '43']","['46', '17']"
482,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30']",['41'],"[None, '43']","['46', '17']"
482,43 finished CPU → ready queue,cpu_to_ready,43,CPU1,"['31', '29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43']",['41'],"[None, None]","['46', '17']"
482,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['29', '47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43']",['41'],"['31', None]","['46', '17']"
482,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43']",['41'],"['31', '29']","['46', '17']"
483,50 added to ready queue,enqueue,50,,"['47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50']",['41'],"['31', '29']","['46', '17']"
484,31 finished all bursts,finished,31,CPU0,"['47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50']",['41'],"[None, '29']","['46', '17']"
484,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['47', '49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50']","['41', '29']","[None, None]","['46', '17']"
484,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['49', '37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50']","['41', '29']","['47', None]","['46', '17']"
484,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50']","['41', '29']","['47', '49']","['46', '17']"
486,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50', '47']","['41', '29']","[None, '49']","['46', '17']"
486,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50', '47', '49']","['41', '29']","[None, None]","['46', '17']"
486,17 finished I/O → ready queue,io_to_ready,17,IO1,"['37', '36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17']","['41', '29']","[None, None]","['46', None]"
486,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['36', '32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17']","['41', '29']","['37', None]","['46', None]"
486,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17']","['41', '29']","['37', '36']","['46', None]"
486,41 dispatched to IO1,dispatch_io,41,IO1,"['32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17']",['29'],"['37', '36']","['46', '41']"
488,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17', '37']",['29'],"[None, '36']","['46', '41']"
488,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['32', '44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36']",['29'],"[None, None]","['46', '41']"
488,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['44', '40', '24', '39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36']",['29'],"['32', None]","['46', '41']"
488,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['40', '24', '39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36']",['29'],"['32', '44']","['46', '41']"
490,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['40', '24', '39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32']",['29'],"[None, '44']","['46', '41']"
490,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['40', '24', '39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44']",['29'],"[None, None]","['46', '41']"
490,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['24', '39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44']",['29'],"['40', None]","['46', '41']"
490,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44']",['29'],"['40', '24']","['46', '41']"
492,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44']","['29', '40']","[None, '24']","['46', '41']"
492,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['39', '48', '38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24']","['29', '40']","[None, None]","['46', '41']"
492,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['48', '38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24']","['29', '40']","['39', None]","['46', '41']"
492,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24']","['29', '40']","['39', '48']","['46', '41']"
493,48 finished CPU → wait queue,cpu_to_io,48,CPU1,"['38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24']","['29', '40', '48']","['39', None]","['46', '41']"
493,41 finished I/O → ready queue,io_to_ready,41,IO1,"['38', '45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24', '41']","['29', '40', '48']","['39', None]","['46', None]"
493,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24', '41']","['29', '40', '48']","['39', '38']","['46', None]"
493,29 dispatched to IO1,dispatch_io,29,IO1,"['45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24', '41']","['40', '48']","['39', '38']","['46', '29']"
494,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24', '41', '39']","['40', '48']","[None, '38']","['46', '29']"
494,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['45', '42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24', '41', '39', '38']","['40', '48']","[None, None]","['46', '29']"
494,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['42', '30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24', '41', '39', '38']","['40', '48']","['45', None]","['46', '29']"
494,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24', '41', '39', '38']","['40', '48']","['45', '42']","['46', '29']"
496,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24', '41', '39', '38']","['40', '48', '45']","[None, '42']","['46', '29']"
496,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24', '41', '39', '38', '42']","['40', '48', '45']","[None, None]","['46', '29']"
496,46 finished I/O → ready queue,io_to_ready,46,IO0,"['30', '43', '50', '47', '49', '17', '37', '36', '32', '44', '24', '41', '39', '38', '42', '46']","['40', '48', '45']","[None, None]","[None, '29']"
496,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['43', '50', '47', '49', '17', '37', '36', '32', '44', '24', '41', '39', '38', '42', '46']","['40', '48', '45']","['30', None]","[None, '29']"
496,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['50', '47', '49', '17', '37', '36', '32', '44', '24', '41', '39', '38', '42', '46']","['40', '48', '45']","['30', '43']","[None, '29']"
496,40 dispatched to IO0,dispatch_io,40,IO0,"['50', '47', '49', '17', '37', '36', '32', '44', '24', '41', '39', '38', '42', '46']","['48', '45']","['30', '43']","['40', '29']"
498,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['50', '47', '49', '17', '37', '36', '32', '44', '24', '41', '39', '38', '42', '46', '30']","['48', '45']","[None, '43']","['40', '29']"
498,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['50', '47', '49', '17', '37', '36', '32', '44', '24', '41', '39', '38', '42', '46', '30', '43']","['48', '45']","[None, None]","['40', '29']"
498,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['47', '49', '17', '37', '36', '32', '44', '24', '41', '39', '38', '42', '46', '30', '43']","['48', '45']","['50', None]","['40', '29']"
498,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['49', '17', '37', '36', '32', '44', '24', '41', '39', '38', '42', '46', '30', '43']","['48', '45']","['50', '47']","['40', '29']"
499,47 finished CPU → wait queue,cpu_to_io,47,CPU1,"['49', '17', '37', '36', '32', '44', '24', '41', '39', '38', '42', '46', '30', '43']","['48', '45', '47']","['50', None]","['40', '29']"
499,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['17', '37', '36', '32', '44', '24', '41', '39', '38', '42', '46', '30', '43']","['48', '45', '47']","['50', '49']","['40', '29']"
500,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['17', '37', '36', '32', '44', '24', '41', '39', '38', '42', '46', '30', '43', '50']","['48', '45', '47']","[None, '49']","['40', '29']"
500,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['37', '36', '32', '44', '24', '41', '39', '38', '42', '46', '30', '43', '50']","['48', '45', '47']","['17', '49']","['40', '29']"
501,49 finished CPU → wait queue,cpu_to_io,49,CPU1,"['37', '36', '32', '44', '24', '41', '39', '38', '42', '46', '30', '43', '50']","['48', '45', '47', '49']","['17', None]","['40', '29']"
501,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['36', '32', '44', '24', '41', '39', '38', '42', '46', '30', '43', '50']","['48', '45', '47', '49']","['17', '37']","['40', '29']"
502,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['36', '32', '44', '24', '41', '39', '38', '42', '46', '30', '43', '50', '17']","['48', '45', '47', '49']","[None, '37']","['40', '29']"
502,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['32', '44', '24', '41', '39', '38', '42', '46', '30', '43', '50', '17']","['48', '45', '47', '49']","['36', '37']","['40', '29']"
503,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['32', '44', '24', '41', '39', '38', '42', '46', '30', '43', '50', '17', '36']","['48', '45', '47', '49']","[None, '37']","['40', '29']"
503,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['32', '44', '24', '41', '39', '38', '42', '46', '30', '43', '50', '17', '36']","['48', '45', '47', '49', '37']","[None, None]","['40', '29']"
503,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['44', '24', '41', '39', '38', '42', '46', '30', '43', '50', '17', '36']","['48', '45', '47', '49', '37']","['32', None]","['40', '29']"
503,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['24', '41', '39', '38', '42', '46', '30', '43', '50', '17', '36']","['48', '45', '47', '49', '37']","['32', '44']","['40', '29']"
504,44 finished CPU → wait queue,cpu_to_io,44,CPU1,"['24', '41', '39', '38', '42', '46', '30', '43', '50', '17', '36']","['48', '45', '47', '49', '37', '44']","['32', None]","['40', '29']"
504,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['41', '39', '38', '42', '46', '30', '43', '50', '17', '36']","['48', '45', '47', '49', '37', '44']","['32', '24']","['40', '29']"
505,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['41', '39', '38', '42', '46', '30', '43', '50', '17', '36', '32']","['48', '45', '47', '49', '37', '44']","[None, '24']","['40', '29']"
505,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['41', '39', '38', '42', '46', '30', '43', '50', '17', '36', '32', '24']","['48', '45', '47', '49', '37', '44']","[None, None]","['40', '29']"
505,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['39', '38', '42', '46', '30', '43', '50', '17', '36', '32', '24']","['48', '45', '47', '49', '37', '44']","['41', None]","['40', '29']"
505,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['38', '42', '46', '30', '43', '50', '17', '36', '32', '24']","['48', '45', '47', '49', '37', '44']","['41', '39']","['40', '29']"
506,40 finished I/O → ready queue,io_to_ready,40,IO0,"['38', '42', '46', '30', '43', '50', '17', '36', '32', '24', '40']","['48', '45', '47', '49', '37', '44']","['41', '39']","[None, '29']"
506,29 finished I/O → ready queue,io_to_ready,29,IO1,"['38', '42', '46', '30', '43', '50', '17', '36', '32', '24', '40', '29']","['48', '45', '47', '49', '37', '44']","['41', '39']","[None, None]"
506,48 dispatched to IO0,dispatch_io,48,IO0,"['38', '42', '46', '30', '43', '50', '17', '36', '32', '24', '40', '29']","['45', '47', '49', '37', '44']","['41', '39']","['48', None]"
506,45 dispatched to IO1,dispatch_io,45,IO1,"['38', '42', '46', '30', '43', '50', '17', '36', '32', '24', '40', '29']","['47', '49', '37', '44']","['41', '39']","['48', '45']"
507,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['38', '42', '46', '30', '43', '50', '17', '36', '32', '24', '40', '29', '41']","['47', '49', '37', '44']","[None, '39']","['48', '45']"
507,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['38', '42', '46', '30', '43', '50', '17', '36', '32', '24', '40', '29', '41', '39']","['47', '49', '37', '44']","[None, None]","['48', '45']"
507,45 finished I/O → ready queue,io_to_ready,45,IO1,"['38', '42', '46', '30', '43', '50', '17', '36', '32', '24', '40', '29', '41', '39', '45']","['47', '49', '37', '44']","[None, None]","['48', None]"
507,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['42', '46', '30', '43', '50', '17', '36', '32', '24', '40', '29', '41', '39', '45']","['47', '49', '37', '44']","['38', None]","['48', None]"
507,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['46', '30', '43', '50', '17', '36', '32', '24', '40', '29', '41', '39', '45']","['47', '49', '37', '44']","['38', '42']","['48', None]"
507,47 dispatched to IO1,dispatch_io,47,IO1,"['46', '30', '43', '50', '17', '36', '32', '24', '40', '29', '41', '39', '45']","['49', '37', '44']","['38', '42']","['48', '47']"
509,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['46', '30', '43', '50', '17', '36', '32', '24', '40', '29', '41', '39', '45', '38']","['49', '37', '44']","[None, '42']","['48', '47']"
509,42 finished CPU → ready queue,cpu_to_ready,42,CPU1,"['46', '30', '43', '50', '17', '36', '32', '24', '40', '29', '41', '39', '45', '38', '42']","['49', '37', '44']","[None, None]","['48', '47']"
509,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['30', '43', '50', '17', '36', '32', '24', '40', '29', '41', '39', '45', '38', '42']","['49', '37', '44']","['46', None]","['48', '47']"
509,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['43', '50', '17', '36', '32', '24', '40', '29', '41', '39', '45', '38', '42']","['49', '37', '44']","['46', '30']","['48', '47']"
510,48 finished I/O → ready queue,io_to_ready,48,IO0,"['43', '50', '17', '36', '32', '24', '40', '29', '41', '39', '45', '38', '42', '48']","['49', '37', '44']","['46', '30']","[None, '47']"
510,49 dispatched to IO0,dispatch_io,49,IO0,"['43', '50', '17', '36', '32', '24', '40', '29', '41', '39', '45', '38', '42', '48']","['37', '44']","['46', '30']","['49', '47']"
511,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['43', '50', '17', '36', '32', '24', '40', '29', '41', '39', '45', '38', '42', '48', '46']","['37', '44']","[None, '30']","['49', '47']"
511,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['43', '50', '17', '36', '32', '24', '40', '29', '41', '39', '45', '38', '42', '48', '46', '30']","['37', '44']","[None, None]","['49', '47']"
511,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['50', '17', '36', '32', '24', '40', '29', '41', '39', '45', '38', '42', '48', '46', '30']","['37', '44']","['43', None]","['49', '47']"
511,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['17', '36', '32', '24', '40', '29', '41', '39', '45', '38', '42', '48', '46', '30']","['37', '44']","['43', '50']","['49', '47']"
512,43 finished CPU → wait queue,cpu_to_io,43,CPU0,"['17', '36', '32', '24', '40', '29', '41', '39', '45', '38', '42', '48', '46', '30']","['37', '44', '43']","[None, '50']","['49', '47']"
512,50 finished CPU → ready queue,cpu_to_ready,50,CPU1,"['17', '36', '32', '24', '40', '29', '41', '39', '45', '38', '42', '48', '46', '30', '50']","['37', '44', '43']","[None, None]","['49', '47']"
512,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['36', '32', '24', '40', '29', '41', '39', '45', '38', '42', '48', '46', '30', '50']","['37', '44', '43']","['17', None]","['49', '47']"
512,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['32', '24', '40', '29', '41', '39', '45', '38', '42', '48', '46', '30', '50']","['37', '44', '43']","['17', '36']","['49', '47']"
514,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['32', '24', '40', '29', '41', '39', '45', '38', '42', '48', '46', '30', '50', '17']","['37', '44', '43']","[None, '36']","['49', '47']"
514,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['32', '24', '40', '29', '41', '39', '45', '38', '42', '48', '46', '30', '50', '17', '36']","['37', '44', '43']","[None, None]","['49', '47']"
514,49 finished I/O → ready queue,io_to_ready,49,IO0,"['32', '24', '40', '29', '41', '39', '45', '38', '42', '48', '46', '30', '50', '17', '36', '49']","['37', '44', '43']","[None, None]","[None, '47']"
514,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['24', '40', '29', '41', '39', '45', '38', '42', '48', '46', '30', '50', '17', '36', '49']","['37', '44', '43']","['32', None]","[None, '47']"
514,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['40', '29', '41', '39', '45', '38', '42', '48', '46', '30', '50', '17', '36', '49']","['37', '44', '43']","['32', '24']","[None, '47']"
514,37 dispatched to IO0,dispatch_io,37,IO0,"['40', '29', '41', '39', '45', '38', '42', '48', '46', '30', '50', '17', '36', '49']","['44', '43']","['32', '24']","['37', '47']"
515,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['40', '29', '41', '39', '45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24']","['44', '43']","['32', None]","['37', '47']"
515,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['29', '41', '39', '45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24']","['44', '43']","['32', '40']","['37', '47']"
516,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['29', '41', '39', '45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24', '32']","['44', '43']","[None, '40']","['37', '47']"
516,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['41', '39', '45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24', '32']","['44', '43']","['29', '40']","['37', '47']"
517,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['41', '39', '45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40']","['44', '43']","['29', None]","['37', '47']"
517,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['39', '45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40']","['44', '43']","['29', '41']","['37', '47']"
518,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['39', '45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29']","['44', '43']","[None, '41']","['37', '47']"
518,37 finished I/O → ready queue,io_to_ready,37,IO0,"['39', '45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37']","['44', '43']","[None, '41']","[None, '47']"
518,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37']","['44', '43']","['39', '41']","[None, '47']"
518,44 dispatched to IO0,dispatch_io,44,IO0,"['45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37']",['43'],"['39', '41']","['44', '47']"
519,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39']",['43'],"[None, '41']","['44', '47']"
519,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39']","['43', '41']","[None, None]","['44', '47']"
519,47 finished I/O → ready queue,io_to_ready,47,IO1,"['45', '38', '42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47']","['43', '41']","[None, None]","['44', None]"
519,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['38', '42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47']","['43', '41']","['45', None]","['44', None]"
519,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47']","['43', '41']","['45', '38']","['44', None]"
519,43 dispatched to IO1,dispatch_io,43,IO1,"['42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47']",['41'],"['45', '38']","['44', '43']"
521,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45']",['41'],"[None, '38']","['44', '43']"
521,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['42', '48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38']",['41'],"[None, None]","['44', '43']"
521,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['48', '46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38']",['41'],"['42', None]","['44', '43']"
521,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38']",['41'],"['42', '48']","['44', '43']"
523,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42']",['41'],"[None, '48']","['44', '43']"
523,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48']",['41'],"[None, None]","['44', '43']"
523,44 finished I/O → ready queue,io_to_ready,44,IO0,"['46', '30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44']",['41'],"[None, None]","[None, '43']"
523,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['30', '50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44']",['41'],"['46', None]","[None, '43']"
523,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44']",['41'],"['46', '30']","[None, '43']"
523,41 dispatched to IO0,dispatch_io,41,IO0,"['50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44']",[],"['46', '30']","['41', '43']"
524,43 finished I/O → ready queue,io_to_ready,43,IO1,"['50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43']",[],"['46', '30']","['41', None]"
525,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,"['50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46']",[],"[None, '30']","['41', None]"
525,30 finished CPU → wait queue,cpu_to_io,30,CPU1,"['50', '17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46']",['30'],"[None, None]","['41', None]"
525,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['17', '36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46']",['30'],"['50', None]","['41', None]"
525,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46']",['30'],"['50', '17']","['41', None]"
525,30 dispatched to IO1,dispatch_io,30,IO1,"['36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46']",[],"['50', '17']","['41', '30']"
527,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50']",[],"[None, '17']","['41', '30']"
527,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['36', '49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17']",[],"[None, None]","['41', '30']"
527,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['49', '24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17']",[],"['36', None]","['41', '30']"
527,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17']",[],"['36', '49']","['41', '30']"
528,41 finished I/O → ready queue,io_to_ready,41,IO0,"['24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41']",[],"['36', '49']","[None, '30']"
529,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36']",[],"[None, '49']","[None, '30']"
529,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['24', '32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49']",[],"[None, None]","[None, '30']"
529,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['32', '40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49']",[],"['24', None]","[None, '30']"
529,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49']",[],"['24', '32']","[None, '30']"
530,32 finished CPU → wait queue,cpu_to_io,32,CPU1,"['40', '29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49']",['32'],"['24', None]","[None, '30']"
530,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49']",['32'],"['24', '40']","[None, '30']"
530,32 dispatched to IO0,dispatch_io,32,IO0,"['29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49']",[],"['24', '40']","['32', '30']"
531,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['29', '37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24']",[],"[None, '40']","['32', '30']"
531,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24']",[],"['29', '40']","['32', '30']"
532,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29']",[],"[None, '40']","['32', '30']"
532,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['37', '39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40']",[],"[None, None]","['32', '30']"
532,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['39', '47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40']",[],"['37', None]","['32', '30']"
532,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40']",[],"['37', '39']","['32', '30']"
534,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37']",[],"[None, '39']","['32', '30']"
534,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39']",[],"[None, None]","['32', '30']"
534,32 finished I/O → ready queue,io_to_ready,32,IO0,"['47', '45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32']",[],"[None, None]","[None, '30']"
534,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['45', '38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32']",[],"['47', None]","[None, '30']"
534,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32']",[],"['47', '45']","[None, '30']"
536,47 finished CPU → ready queue,cpu_to_ready,47,CPU0,"['38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47']",[],"[None, '45']","[None, '30']"
536,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['38', '42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45']",[],"[None, None]","[None, '30']"
536,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['42', '48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45']",[],"['38', None]","[None, '30']"
536,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45']",[],"['38', '42']","[None, '30']"
538,38 finished CPU → wait queue,cpu_to_io,38,CPU0,"['48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45']",['38'],"[None, '42']","[None, '30']"
538,42 finished CPU → ready queue,cpu_to_ready,42,CPU1,"['48', '44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42']",['38'],"[None, None]","[None, '30']"
538,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['44', '43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42']",['38'],"['48', None]","[None, '30']"
538,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42']",['38'],"['48', '44']","[None, '30']"
538,38 dispatched to IO0,dispatch_io,38,IO0,"['43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42']",[],"['48', '44']","['38', '30']"
539,48 finished CPU → wait queue,cpu_to_io,48,CPU0,"['43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42']",['48'],"[None, '44']","['38', '30']"
539,30 finished I/O → ready queue,io_to_ready,30,IO1,"['43', '46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30']",['48'],"[None, '44']","['38', None]"
539,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30']",['48'],"['43', '44']","['38', None]"
539,48 dispatched to IO1,dispatch_io,48,IO1,"['46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30']",[],"['43', '44']","['38', '48']"
540,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['46', '50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44']",[],"['43', None]","['38', '48']"
540,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44']",[],"['43', '46']","['38', '48']"
541,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['50', '17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43']",[],"[None, '46']","['38', '48']"
541,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43']",[],"['50', '46']","['38', '48']"
542,50 finished CPU → ready queue,cpu_to_ready,50,CPU0,"['17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50']",[],"[None, '46']","['38', '48']"
542,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['17', '41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46']",[],"[None, None]","['38', '48']"
542,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['41', '36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46']",[],"['17', None]","['38', '48']"
542,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46']",[],"['17', '41']","['38', '48']"
544,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17']",[],"[None, '41']","['38', '48']"
544,41 finished CPU → ready queue,cpu_to_ready,41,CPU1,"['36', '49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41']",[],"[None, None]","['38', '48']"
544,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['49', '24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41']",[],"['36', None]","['38', '48']"
544,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41']",[],"['36', '49']","['38', '48']"
546,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36']",[],"[None, '49']","['38', '48']"
546,49 finished CPU → wait queue,cpu_to_io,49,CPU1,"['24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36']",['49'],"[None, None]","['38', '48']"
546,48 finished I/O → ready queue,io_to_ready,48,IO1,"['24', '29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48']",['49'],"[None, None]","['38', None]"
546,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['29', '40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48']",['49'],"['24', None]","['38', None]"
546,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48']",['49'],"['24', '29']","['38', None]"
546,49 dispatched to IO1,dispatch_io,49,IO1,"['40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48']",[],"['24', '29']","['38', '49']"
548,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24']",[],"[None, '29']","['38', '49']"
548,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['40', '37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29']",[],"[None, None]","['38', '49']"
548,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['37', '39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29']",[],"['40', None]","['38', '49']"
548,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29']",[],"['40', '37']","['38', '49']"
549,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['39', '32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29']",['37'],"['40', None]","['38', '49']"
549,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29']",['37'],"['40', '39']","['38', '49']"
550,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['32', '47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40']",['37'],"[None, '39']","['38', '49']"
550,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40']",['37'],"['32', '39']","['38', '49']"
551,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['47', '45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39']",['37'],"['32', None]","['38', '49']"
551,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39']",['37'],"['32', '47']","['38', '49']"
552,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['45', '42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32']",['37'],"[None, '47']","['38', '49']"
552,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32']",['37'],"['45', '47']","['38', '49']"
553,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32']","['37', '45']","[None, '47']","['38', '49']"
553,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47']","['37', '45']","[None, None]","['38', '49']"
553,49 finished I/O → ready queue,io_to_ready,49,IO1,"['42', '30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49']","['37', '45']","[None, None]","['38', None]"
553,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['30', '44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49']","['37', '45']","['42', None]","['38', None]"
553,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49']","['37', '45']","['42', '30']","['38', None]"
553,37 dispatched to IO1,dispatch_io,37,IO1,"['44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49']",['45'],"['42', '30']","['38', '37']"
554,37 finished I/O → ready queue,io_to_ready,37,IO1,"['44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37']",['45'],"['42', '30']","['38', None]"
554,45 dispatched to IO1,dispatch_io,45,IO1,"['44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37']",[],"['42', '30']","['38', '45']"
555,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42']",[],"[None, '30']","['38', '45']"
555,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['44', '43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30']",[],"[None, None]","['38', '45']"
555,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['43', '50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30']",[],"['44', None]","['38', '45']"
555,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30']",[],"['44', '43']","['38', '45']"
557,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44']",[],"[None, '43']","['38', '45']"
557,43 finished CPU → ready queue,cpu_to_ready,43,CPU1,"['50', '46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43']",[],"[None, None]","['38', '45']"
557,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['46', '17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43']",[],"['50', None]","['38', '45']"
557,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43']",[],"['50', '46']","['38', '45']"
559,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50']",[],"[None, '46']","['38', '45']"
559,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['17', '41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46']",[],"[None, None]","['38', '45']"
559,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['41', '36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46']",[],"['17', None]","['38', '45']"
559,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46']",[],"['17', '41']","['38', '45']"
560,45 finished I/O → ready queue,io_to_ready,45,IO1,"['36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45']",[],"['17', '41']","['38', None]"
561,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17']",[],"[None, '41']","['38', None]"
561,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41']",[],"[None, None]","['38', None]"
561,38 finished I/O → ready queue,io_to_ready,38,IO0,"['36', '48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38']",[],"[None, None]","[None, None]"
561,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['48', '24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38']",[],"['36', None]","[None, None]"
561,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38']",[],"['36', '48']","[None, None]"
563,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36']",[],"[None, '48']","[None, None]"
563,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['24', '29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48']",[],"[None, None]","[None, None]"
563,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['29', '40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48']",[],"['24', None]","[None, None]"
563,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48']",[],"['24', '29']","[None, None]"
565,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24']",[],"[None, '29']","[None, None]"
565,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['40', '39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24']",['29'],"[None, None]","[None, None]"
565,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['39', '32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24']",['29'],"['40', None]","[None, None]"
565,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24']",['29'],"['40', '39']","[None, None]"
565,29 dispatched to IO0,dispatch_io,29,IO0,"['32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24']",[],"['40', '39']","['29', None]"
567,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40']",[],"[None, '39']","['29', None]"
567,39 finished CPU → ready queue,cpu_to_ready,39,CPU1,"['32', '47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39']",[],"[None, None]","['29', None]"
567,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['47', '49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39']",[],"['32', None]","['29', None]"
567,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39']",[],"['32', '47']","['29', None]"
569,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39']",['32'],"[None, '47']","['29', None]"
569,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['49', '37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47']",['32'],"[None, None]","['29', None]"
569,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['37', '42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47']",['32'],"['49', None]","['29', None]"
569,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47']",['32'],"['49', '37']","['29', None]"
569,32 dispatched to IO1,dispatch_io,32,IO1,"['42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47']",[],"['49', '37']","['29', '32']"
570,37 finished all bursts,finished,37,CPU1,"['42', '30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47']",[],"['49', None]","['29', '32']"
570,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47']",[],"['49', '42']","['29', '32']"
571,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['30', '44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49']",[],"[None, '42']","['29', '32']"
571,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49']",[],"['30', '42']","['29', '32']"
572,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['44', '43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49']",['42'],"['30', None]","['29', '32']"
572,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49']",['42'],"['30', '44']","['29', '32']"
573,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49', '30']",['42'],"[None, '44']","['29', '32']"
573,44 finished CPU → wait queue,cpu_to_io,44,CPU1,"['43', '50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49', '30']","['42', '44']","[None, None]","['29', '32']"
573,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['50', '46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49', '30']","['42', '44']","['43', None]","['29', '32']"
573,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49', '30']","['42', '44']","['43', '50']","['29', '32']"
574,32 finished I/O → ready queue,io_to_ready,32,IO1,"['46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49', '30', '32']","['42', '44']","['43', '50']","['29', None]"
574,42 dispatched to IO1,dispatch_io,42,IO1,"['46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49', '30', '32']",['44'],"['43', '50']","['29', '42']"
575,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49', '30', '32', '43']",['44'],"[None, '50']","['29', '42']"
575,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['46', '45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50']",['44'],"[None, None]","['29', '42']"
575,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['45', '17', '41', '38', '36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50']",['44'],"['46', None]","['29', '42']"
575,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['17', '41', '38', '36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50']",['44'],"['46', '45']","['29', '42']"
576,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,"['17', '41', '38', '36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50', '46']",['44'],"[None, '45']","['29', '42']"
576,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['41', '38', '36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50', '46']",['44'],"['17', '45']","['29', '42']"
577,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['41', '38', '36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17']",['44'],"[None, '45']","['29', '42']"
577,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['41', '38', '36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45']",['44'],"[None, None]","['29', '42']"
577,29 finished I/O → ready queue,io_to_ready,29,IO0,"['41', '38', '36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29']",['44'],"[None, None]","[None, '42']"
577,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['38', '36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29']",['44'],"['41', None]","[None, '42']"
577,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29']",['44'],"['41', '38']","[None, '42']"
577,44 dispatched to IO0,dispatch_io,44,IO0,"['36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29']",[],"['41', '38']","['44', '42']"
579,41 finished CPU → wait queue,cpu_to_io,41,CPU0,"['36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29']",['41'],"[None, '38']","['44', '42']"
579,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['36', '48', '24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38']",['41'],"[None, None]","['44', '42']"
579,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['48', '24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38']",['41'],"['36', None]","['44', '42']"
579,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38']",['41'],"['36', '48']","['44', '42']"
580,44 finished I/O → ready queue,io_to_ready,44,IO0,"['24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44']",['41'],"['36', '48']","[None, '42']"
580,41 dispatched to IO0,dispatch_io,41,IO0,"['24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44']",[],"['36', '48']","['41', '42']"
581,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36']",[],"[None, '48']","['41', '42']"
581,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['24', '40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48']",[],"[None, None]","['41', '42']"
581,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['40', '39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48']",[],"['24', None]","['41', '42']"
581,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48']",[],"['24', '40']","['41', '42']"
582,24 finished all bursts,finished,24,CPU0,"['39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48']",[],"[None, '40']","['41', '42']"
582,40 finished CPU → ready queue,cpu_to_ready,40,CPU1,"['39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48', '40']",[],"[None, None]","['41', '42']"
582,42 finished I/O → ready queue,io_to_ready,42,IO1,"['39', '47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42']",[],"[None, None]","['41', None]"
582,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['47', '49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42']",[],"['39', None]","['41', None]"
582,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42']",[],"['39', '47']","['41', None]"
584,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39']",[],"[None, '47']","['41', None]"
584,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47']",[],"[None, None]","['41', None]"
584,41 finished I/O → ready queue,io_to_ready,41,IO0,"['49', '30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41']",[],"[None, None]","[None, None]"
584,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['30', '32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41']",[],"['49', None]","[None, None]"
584,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41']",[],"['49', '30']","[None, None]"
585,49 finished CPU → ready queue,cpu_to_ready,49,CPU0,"['32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49']",[],"[None, '30']","[None, None]"
585,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['32', '43', '50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30']",[],"[None, None]","[None, None]"
585,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['43', '50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30']",[],"['32', None]","[None, None]"
585,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30']",[],"['32', '43']","[None, None]"
586,32 finished all bursts,finished,32,CPU0,"['50', '46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30']",[],"[None, '43']","[None, None]"
586,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30']",[],"['50', '43']","[None, None]"
587,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30']",['50'],"[None, '43']","[None, None]"
587,43 finished CPU → wait queue,cpu_to_io,43,CPU1,"['46', '17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30']","['50', '43']","[None, None]","[None, None]"
587,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['17', '45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30']","['50', '43']","['46', None]","[None, None]"
587,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30']","['50', '43']","['46', '17']","[None, None]"
587,50 dispatched to IO0,dispatch_io,50,IO0,"['45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30']",['43'],"['46', '17']","['50', None]"
587,43 dispatched to IO1,dispatch_io,43,IO1,"['45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30']",[],"['46', '17']","['50', '43']"
589,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30', '46']",[],"[None, '17']","['50', '43']"
589,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['45', '29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30', '46', '17']",[],"[None, None]","['50', '43']"
589,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['29', '38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30', '46', '17']",[],"['45', None]","['50', '43']"
589,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30', '46', '17']",[],"['45', '29']","['50', '43']"
590,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['38', '44', '36', '48', '40', '42', '39', '47', '41', '49', '30', '46', '17']",['45'],"[None, '29']","['50', '43']"
590,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['44', '36', '48', '40', '42', '39', '47', '41', '49', '30', '46', '17']",['45'],"['38', '29']","['50', '43']"
591,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['44', '36', '48', '40', '42', '39', '47', '41', '49', '30', '46', '17', '29']",['45'],"['38', None]","['50', '43']"
591,43 finished I/O → ready queue,io_to_ready,43,IO1,"['44', '36', '48', '40', '42', '39', '47', '41', '49', '30', '46', '17', '29', '43']",['45'],"['38', None]","['50', None]"
591,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['36', '48', '40', '42', '39', '47', '41', '49', '30', '46', '17', '29', '43']",['45'],"['38', '44']","['50', None]"
591,45 dispatched to IO1,dispatch_io,45,IO1,"['36', '48', '40', '42', '39', '47', '41', '49', '30', '46', '17', '29', '43']",[],"['38', '44']","['50', '45']"
592,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['36', '48', '40', '42', '39', '47', '41', '49', '30', '46', '17', '29', '43', '38']",[],"[None, '44']","['50', '45']"
592,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['48', '40', '42', '39', '47', '41', '49', '30', '46', '17', '29', '43', '38']",[],"['36', '44']","['50', '45']"
593,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['48', '40', '42', '39', '47', '41', '49', '30', '46', '17', '29', '43', '38', '44']",[],"['36', None]","['50', '45']"
593,50 finished I/O → ready queue,io_to_ready,50,IO0,"['48', '40', '42', '39', '47', '41', '49', '30', '46', '17', '29', '43', '38', '44', '50']",[],"['36', None]","[None, '45']"
593,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['40', '42', '39', '47', '41', '49', '30', '46', '17', '29', '43', '38', '44', '50']",[],"['36', '48']","[None, '45']"
594,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['40', '42', '39', '47', '41', '49', '30', '46', '17', '29', '43', '38', '44', '50', '36']",[],"[None, '48']","[None, '45']"
594,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['42', '39', '47', '41', '49', '30', '46', '17', '29', '43', '38', '44', '50', '36']",[],"['40', '48']","[None, '45']"
595,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['42', '39', '47', '41', '49', '30', '46', '17', '29', '43', '38', '44', '50', '36', '48']",[],"['40', None]","[None, '45']"
595,45 finished I/O → ready queue,io_to_ready,45,IO1,"['42', '39', '47', '41', '49', '30', '46', '17', '29', '43', '38', '44', '50', '36', '48', '45']",[],"['40', None]","[None, None]"
595,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['39', '47', '41', '49', '30', '46', '17', '29', '43', '38', '44', '50', '36', '48', '45']",[],"['40', '42']","[None, None]"
596,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['39', '47', '41', '49', '30', '46', '17', '29', '43', '38', '44', '50', '36', '48', '45', '40']",[],"[None, '42']","[None, None]"
596,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['47', '41', '49', '30', '46', '17', '29', '43', '38', '44', '50', '36', '48', '45', '40']",[],"['39', '42']","[None, None]"
597,42 finished all bursts,finished,42,CPU1,"['47', '41', '49', '30', '46', '17', '29', '43', '38', '44', '50', '36', '48', '45', '40']",[],"['39', None]","[None, None]"
597,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['41', '49', '30', '46', '17', '29', '43', '38', '44', '50', '36', '48', '45', '40']",[],"['39', '47']","[None, None]"
598,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['41', '49', '30', '46', '17', '29', '43', '38', '44', '50', '36', '48', '45', '40', '39']",[],"[None, '47']","[None, None]"
598,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['49', '30', '46', '17', '29', '43', '38', '44', '50', '36', '48', '45', '40', '39']",[],"['41', '47']","[None, None]"
599,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['49', '30', '46', '17', '29', '43', '38', '44', '50', '36', '48', '45', '40', '39', '47']",[],"['41', None]","[None, None]"
599,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['30', '46', '17', '29', '43', '38', '44', '50', '36', '48', '45', '40', '39', '47']",[],"['41', '49']","[None, None]"
600,41 finished all bursts,finished,41,CPU0,"['30', '46', '17', '29', '43', '38', '44', '50', '36', '48', '45', '40', '39', '47']",[],"[None, '49']","[None, None]"
600,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['46', '17', '29', '43', '38', '44', '50', '36', '48', '45', '40', '39', '47']",[],"['30', '49']","[None, None]"
601,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['46', '17', '29', '43', '38', '44', '50', '36', '48', '45', '40', '39', '47', '49']",[],"['30', None]","[None, None]"
601,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['17', '29', '43', '38', '44', '50', '36', '48', '45', '40', '39', '47', '49']",[],"['30', '46']","[None, None]"
602,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['17', '29', '43', '38', '44', '50', '36', '48', '45', '40', '39', '47', '49', '30']",[],"[None, '46']","[None, None]"
602,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['29', '43', '38', '44', '50', '36', '48', '45', '40', '39', '47', '49', '30']",[],"['17', '46']","[None, None]"
603,46 finished CPU → wait queue,cpu_to_io,46,CPU1,"['29', '43', '38', '44', '50', '36', '48', '45', '40', '39', '47', '49', '30']",['46'],"['17', None]","[None, None]"
603,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['43', '38', '44', '50', '36', '48', '45', '40', '39', '47', '49', '30']",['46'],"['17', '29']","[None, None]"
603,46 dispatched to IO0,dispatch_io,46,IO0,"['43', '38', '44', '50', '36', '48', '45', '40', '39', '47', '49', '30']",[],"['17', '29']","['46', None]"
604,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['43', '38', '44', '50', '36', '48', '45', '40', '39', '47', '49', '30', '17']",[],"[None, '29']","['46', None]"
604,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['38', '44', '50', '36', '48', '45', '40', '39', '47', '49', '30', '17']",[],"['43', '29']","['46', None]"
605,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['38', '44', '50', '36', '48', '45', '40', '39', '47', '49', '30', '17', '29']",[],"['43', None]","['46', None]"
605,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['44', '50', '36', '48', '45', '40', '39', '47', '49', '30', '17', '29']",[],"['43', '38']","['46', None]"
606,43 finished CPU → wait queue,cpu_to_io,43,CPU0,"['44', '50', '36', '48', '45', '40', '39', '47', '49', '30', '17', '29']",['43'],"[None, '38']","['46', None]"
606,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['50', '36', '48', '45', '40', '39', '47', '49', '30', '17', '29']",['43'],"['44', '38']","['46', None]"
606,43 dispatched to IO1,dispatch_io,43,IO1,"['50', '36', '48', '45', '40', '39', '47', '49', '30', '17', '29']",[],"['44', '38']","['46', '43']"
607,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['50', '36', '48', '45', '40', '39', '47', '49', '30', '17', '29']",['38'],"['44', None]","['46', '43']"
607,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['36', '48', '45', '40', '39', '47', '49', '30', '17', '29']",['38'],"['44', '50']","['46', '43']"
608,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['36', '48', '45', '40', '39', '47', '49', '30', '17', '29', '44']",['38'],"[None, '50']","['46', '43']"
608,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['48', '45', '40', '39', '47', '49', '30', '17', '29', '44']",['38'],"['36', '50']","['46', '43']"
609,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['48', '45', '40', '39', '47', '49', '30', '17', '29', '44', '50']",['38'],"['36', None]","['46', '43']"
609,43 finished I/O → ready queue,io_to_ready,43,IO1,"['48', '45', '40', '39', '47', '49', '30', '17', '29', '44', '50', '43']",['38'],"['36', None]","['46', None]"
609,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['45', '40', '39', '47', '49', '30', '17', '29', '44', '50', '43']",['38'],"['36', '48']","['46', None]"
609,38 dispatched to IO1,dispatch_io,38,IO1,"['45', '40', '39', '47', '49', '30', '17', '29', '44', '50', '43']",[],"['36', '48']","['46', '38']"
610,36 finished CPU → wait queue,cpu_to_io,36,CPU0,"['45', '40', '39', '47', '49', '30', '17', '29', '44', '50', '43']",['36'],"[None, '48']","['46', '38']"
610,46 finished I/O → ready queue,io_to_ready,46,IO0,"['45', '40', '39', '47', '49', '30', '17', '29', '44', '50', '43', '46']",['36'],"[None, '48']","[None, '38']"
610,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['40', '39', '47', '49', '30', '17', '29', '44', '50', '43', '46']",['36'],"['45', '48']","[None, '38']"
610,36 dispatched to IO0,dispatch_io,36,IO0,"['40', '39', '47', '49', '30', '17', '29', '44', '50', '43', '46']",[],"['45', '48']","['36', '38']"
611,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['40', '39', '47', '49', '30', '17', '29', '44', '50', '43', '46', '48']",[],"['45', None]","['36', '38']"
611,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['39', '47', '49', '30', '17', '29', '44', '50', '43', '46', '48']",[],"['45', '40']","['36', '38']"
612,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['39', '47', '49', '30', '17', '29', '44', '50', '43', '46', '48', '45']",[],"[None, '40']","['36', '38']"
612,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['47', '49', '30', '17', '29', '44', '50', '43', '46', '48', '45']",[],"['39', '40']","['36', '38']"
613,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['47', '49', '30', '17', '29', '44', '50', '43', '46', '48', '45', '40']",[],"['39', None]","['36', '38']"
613,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['49', '30', '17', '29', '44', '50', '43', '46', '48', '45', '40']",[],"['39', '47']","['36', '38']"
614,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['49', '30', '17', '29', '44', '50', '43', '46', '48', '45', '40', '39']",[],"[None, '47']","['36', '38']"
614,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['30', '17', '29', '44', '50', '43', '46', '48', '45', '40', '39']",[],"['49', '47']","['36', '38']"
615,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['30', '17', '29', '44', '50', '43', '46', '48', '45', '40', '39', '47']",[],"['49', None]","['36', '38']"
615,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['17', '29', '44', '50', '43', '46', '48', '45', '40', '39', '47']",[],"['49', '30']","['36', '38']"
616,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['17', '29', '44', '50', '43', '46', '48', '45', '40', '39', '47', '49']",[],"[None, '30']","['36', '38']"
616,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['29', '44', '50', '43', '46', '48', '45', '40', '39', '47', '49']",[],"['17', '30']","['36', '38']"
617,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['29', '44', '50', '43', '46', '48', '45', '40', '39', '47', '49', '30']",[],"['17', None]","['36', '38']"
617,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['44', '50', '43', '46', '48', '45', '40', '39', '47', '49', '30']",[],"['17', '29']","['36', '38']"
618,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['44', '50', '43', '46', '48', '45', '40', '39', '47', '49', '30']",['17'],"[None, '29']","['36', '38']"
618,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['50', '43', '46', '48', '45', '40', '39', '47', '49', '30']",['17'],"['44', '29']","['36', '38']"
619,44 finished CPU → wait queue,cpu_to_io,44,CPU0,"['50', '43', '46', '48', '45', '40', '39', '47', '49', '30']","['17', '44']","[None, '29']","['36', '38']"
619,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['50', '43', '46', '48', '45', '40', '39', '47', '49', '30', '29']","['17', '44']","[None, None]","['36', '38']"
619,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['43', '46', '48', '45', '40', '39', '47', '49', '30', '29']","['17', '44']","['50', None]","['36', '38']"
619,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['46', '48', '45', '40', '39', '47', '49', '30', '29']","['17', '44']","['50', '43']","['36', '38']"
621,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['46', '48', '45', '40', '39', '47', '49', '30', '29']","['17', '44', '50']","[None, '43']","['36', '38']"
621,43 finished all bursts,finished,43,CPU1,"['46', '48', '45', '40', '39', '47', '49', '30', '29']","['17', '44', '50']","[None, None]","['36', '38']"
621,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['48', '45', '40', '39', '47', '49', '30', '29']","['17', '44', '50']","['46', None]","['36', '38']"
621,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['45', '40', '39', '47', '49', '30', '29']","['17', '44', '50']","['46', '48']","['36', '38']"
623,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['45', '40', '39', '47', '49', '30', '29', '46']","['17', '44', '50']","[None, '48']","['36', '38']"
623,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['45', '40', '39', '47', '49', '30', '29', '46', '48']","['17', '44', '50']","[None, None]","['36', '38']"
623,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['40', '39', '47', '49', '30', '29', '46', '48']","['17', '44', '50']","['45', None]","['36', '38']"
623,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['39', '47', '49', '30', '29', '46', '48']","['17', '44', '50']","['45', '40']","['36', '38']"
625,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['39', '47', '49', '30', '29', '46', '48']","['17', '44', '50', '45']","[None, '40']","['36', '38']"
625,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['39', '47', '49', '30', '29', '46', '48', '40']","['17', '44', '50', '45']","[None, None]","['36', '38']"
625,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['47', '49', '30', '29', '46', '48', '40']","['17', '44', '50', '45']","['39', None]","['36', '38']"
625,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['49', '30', '29', '46', '48', '40']","['17', '44', '50', '45']","['39', '47']","['36', '38']"
626,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['49', '30', '29', '46', '48', '40']","['17', '44', '50', '45', '39']","[None, '47']","['36', '38']"
626,36 finished I/O → ready queue,io_to_ready,36,IO0,"['49', '30', '29', '46', '48', '40', '36']","['17', '44', '50', '45', '39']","[None, '47']","[None, '38']"
626,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['30', '29', '46', '48', '40', '36']","['17', '44', '50', '45', '39']","['49', '47']","[None, '38']"
626,17 dispatched to IO0,dispatch_io,17,IO0,"['30', '29', '46', '48', '40', '36']","['44', '50', '45', '39']","['49', '47']","['17', '38']"
627,49 finished all bursts,finished,49,CPU0,"['30', '29', '46', '48', '40', '36']","['44', '50', '45', '39']","[None, '47']","['17', '38']"
627,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['30', '29', '46', '48', '40', '36', '47']","['44', '50', '45', '39']","[None, None]","['17', '38']"
627,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['29', '46', '48', '40', '36', '47']","['44', '50', '45', '39']","['30', None]","['17', '38']"
627,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['46', '48', '40', '36', '47']","['44', '50', '45', '39']","['30', '29']","['17', '38']"
629,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['46', '48', '40', '36', '47', '30']","['44', '50', '45', '39']","[None, '29']","['17', '38']"
629,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['46', '48', '40', '36', '47', '30']","['44', '50', '45', '39', '29']","[None, None]","['17', '38']"
629,38 finished I/O → ready queue,io_to_ready,38,IO1,"['46', '48', '40', '36', '47', '30', '38']","['44', '50', '45', '39', '29']","[None, None]","['17', None]"
629,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['48', '40', '36', '47', '30', '38']","['44', '50', '45', '39', '29']","['46', None]","['17', None]"
629,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['40', '36', '47', '30', '38']","['44', '50', '45', '39', '29']","['46', '48']","['17', None]"
629,44 dispatched to IO1,dispatch_io,44,IO1,"['40', '36', '47', '30', '38']","['50', '45', '39', '29']","['46', '48']","['17', '44']"
631,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['40', '36', '47', '30', '38', '46']","['50', '45', '39', '29']","[None, '48']","['17', '44']"
631,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['40', '36', '47', '30', '38', '46', '48']","['50', '45', '39', '29']","[None, None]","['17', '44']"
631,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['36', '47', '30', '38', '46', '48']","['50', '45', '39', '29']","['40', None]","['17', '44']"
631,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['47', '30', '38', '46', '48']","['50', '45', '39', '29']","['40', '36']","['17', '44']"
633,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['47', '30', '38', '46', '48']","['50', '45', '39', '29', '40']","[None, '36']","['17', '44']"
633,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['47', '30', '38', '46', '48', '36']","['50', '45', '39', '29', '40']","[None, None]","['17', '44']"
633,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['30', '38', '46', '48', '36']","['50', '45', '39', '29', '40']","['47', None]","['17', '44']"
633,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['38', '46', '48', '36']","['50', '45', '39', '29', '40']","['47', '30']","['17', '44']"
635,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['38', '46', '48', '36', '47']","['50', '45', '39', '29', '40']","[None, '30']","['17', '44']"
635,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['38', '46', '48', '36', '47', '30']","['50', '45', '39', '29', '40']","[None, None]","['17', '44']"
635,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['46', '48', '36', '47', '30']","['50', '45', '39', '29', '40']","['38', None]","['17', '44']"
635,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['48', '36', '47', '30']","['50', '45', '39', '29', '40']","['38', '46']","['17', '44']"
636,44 finished I/O → ready queue,io_to_ready,44,IO1,"['48', '36', '47', '30', '44']","['50', '45', '39', '29', '40']","['38', '46']","['17', None]"
636,50 dispatched to IO1,dispatch_io,50,IO1,"['48', '36', '47', '30', '44']","['45', '39', '29', '40']","['38', '46']","['17', '50']"
637,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['48', '36', '47', '30', '44', '38']","['45', '39', '29', '40']","[None, '46']","['17', '50']"
637,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['48', '36', '47', '30', '44', '38', '46']","['45', '39', '29', '40']","[None, None]","['17', '50']"
637,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['36', '47', '30', '44', '38', '46']","['45', '39', '29', '40']","['48', None]","['17', '50']"
637,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['47', '30', '44', '38', '46']","['45', '39', '29', '40']","['48', '36']","['17', '50']"
639,48 finished all bursts,finished,48,CPU0,"['47', '30', '44', '38', '46']","['45', '39', '29', '40']","[None, '36']","['17', '50']"
639,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['47', '30', '44', '38', '46', '36']","['45', '39', '29', '40']","[None, None]","['17', '50']"
639,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['30', '44', '38', '46', '36']","['45', '39', '29', '40']","['47', None]","['17', '50']"
639,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['44', '38', '46', '36']","['45', '39', '29', '40']","['47', '30']","['17', '50']"
640,47 finished CPU → ready queue,cpu_to_ready,47,CPU0,"['44', '38', '46', '36', '47']","['45', '39', '29', '40']","[None, '30']","['17', '50']"
640,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['38', '46', '36', '47']","['45', '39', '29', '40']","['44', '30']","['17', '50']"
641,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['38', '46', '36', '47', '30']","['45', '39', '29', '40']","['44', None]","['17', '50']"
641,50 finished I/O → ready queue,io_to_ready,50,IO1,"['38', '46', '36', '47', '30', '50']","['45', '39', '29', '40']","['44', None]","['17', None]"
641,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['46', '36', '47', '30', '50']","['45', '39', '29', '40']","['44', '38']","['17', None]"
641,45 dispatched to IO1,dispatch_io,45,IO1,"['46', '36', '47', '30', '50']","['39', '29', '40']","['44', '38']","['17', '45']"
642,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['46', '36', '47', '30', '50', '44']","['39', '29', '40']","[None, '38']","['17', '45']"
642,17 finished I/O → ready queue,io_to_ready,17,IO0,"['46', '36', '47', '30', '50', '44', '17']","['39', '29', '40']","[None, '38']","[None, '45']"
642,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['36', '47', '30', '50', '44', '17']","['39', '29', '40']","['46', '38']","[None, '45']"
642,39 dispatched to IO0,dispatch_io,39,IO0,"['36', '47', '30', '50', '44', '17']","['29', '40']","['46', '38']","['39', '45']"
643,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['36', '47', '30', '50', '44', '17']","['29', '40', '46']","[None, '38']","['39', '45']"
643,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['36', '47', '30', '50', '44', '17', '38']","['29', '40', '46']","[None, None]","['39', '45']"
643,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['47', '30', '50', '44', '17', '38']","['29', '40', '46']","['36', None]","['39', '45']"
643,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['30', '50', '44', '17', '38']","['29', '40', '46']","['36', '47']","['39', '45']"
644,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['30', '50', '44', '17', '38', '36']","['29', '40', '46']","[None, '47']","['39', '45']"
644,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['50', '44', '17', '38', '36']","['29', '40', '46']","['30', '47']","['39', '45']"
645,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['50', '44', '17', '38', '36', '47']","['29', '40', '46']","['30', None]","['39', '45']"
645,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['44', '17', '38', '36', '47']","['29', '40', '46']","['30', '50']","['39', '45']"
646,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['44', '17', '38', '36', '47', '30']","['29', '40', '46']","[None, '50']","['39', '45']"
646,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['17', '38', '36', '47', '30']","['29', '40', '46']","['44', '50']","['39', '45']"
647,44 finished CPU → wait queue,cpu_to_io,44,CPU0,"['17', '38', '36', '47', '30']","['29', '40', '46', '44']","[None, '50']","['39', '45']"
647,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['17', '38', '36', '47', '30', '50']","['29', '40', '46', '44']","[None, None]","['39', '45']"
647,45 finished I/O → ready queue,io_to_ready,45,IO1,"['17', '38', '36', '47', '30', '50', '45']","['29', '40', '46', '44']","[None, None]","['39', None]"
647,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['38', '36', '47', '30', '50', '45']","['29', '40', '46', '44']","['17', None]","['39', None]"
647,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['36', '47', '30', '50', '45']","['29', '40', '46', '44']","['17', '38']","['39', None]"
647,29 dispatched to IO1,dispatch_io,29,IO1,"['36', '47', '30', '50', '45']","['40', '46', '44']","['17', '38']","['39', '29']"
649,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['36', '47', '30', '50', '45', '17']","['40', '46', '44']","[None, '38']","['39', '29']"
649,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['36', '47', '30', '50', '45', '17', '38']","['40', '46', '44']","[None, None]","['39', '29']"
649,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['47', '30', '50', '45', '17', '38']","['40', '46', '44']","['36', None]","['39', '29']"
649,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['30', '50', '45', '17', '38']","['40', '46', '44']","['36', '47']","['39', '29']"
651,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['30', '50', '45', '17', '38', '36']","['40', '46', '44']","[None, '47']","['39', '29']"
651,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['30', '50', '45', '17', '38', '36', '47']","['40', '46', '44']","[None, None]","['39', '29']"
651,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['50', '45', '17', '38', '36', '47']","['40', '46', '44']","['30', None]","['39', '29']"
651,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['45', '17', '38', '36', '47']","['40', '46', '44']","['30', '50']","['39', '29']"
653,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['45', '17', '38', '36', '47', '30']","['40', '46', '44']","[None, '50']","['39', '29']"
653,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['45', '17', '38', '36', '47', '30']","['40', '46', '44', '50']","[None, None]","['39', '29']"
653,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['17', '38', '36', '47', '30']","['40', '46', '44', '50']","['45', None]","['39', '29']"
653,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['38', '36', '47', '30']","['40', '46', '44', '50']","['45', '17']","['39', '29']"
655,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['38', '36', '47', '30', '45']","['40', '46', '44', '50']","[None, '17']","['39', '29']"
655,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['38', '36', '47', '30', '45', '17']","['40', '46', '44', '50']","[None, None]","['39', '29']"
655,29 finished I/O → ready queue,io_to_ready,29,IO1,"['38', '36', '47', '30', '45', '17', '29']","['40', '46', '44', '50']","[None, None]","['39', None]"
655,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['36', '47', '30', '45', '17', '29']","['40', '46', '44', '50']","['38', None]","['39', None]"
655,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['47', '30', '45', '17', '29']","['40', '46', '44', '50']","['38', '36']","['39', None]"
655,40 dispatched to IO1,dispatch_io,40,IO1,"['47', '30', '45', '17', '29']","['46', '44', '50']","['38', '36']","['39', '40']"
657,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['47', '30', '45', '17', '29', '38']","['46', '44', '50']","[None, '36']","['39', '40']"
657,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['47', '30', '45', '17', '29', '38', '36']","['46', '44', '50']","[None, None]","['39', '40']"
657,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['30', '45', '17', '29', '38', '36']","['46', '44', '50']","['47', None]","['39', '40']"
657,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['45', '17', '29', '38', '36']","['46', '44', '50']","['47', '30']","['39', '40']"
658,47 finished CPU → ready queue,cpu_to_ready,47,CPU0,"['45', '17', '29', '38', '36', '47']","['46', '44', '50']","[None, '30']","['39', '40']"
658,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['17', '29', '38', '36', '47']","['46', '44', '50']","['45', '30']","['39', '40']"
659,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['17', '29', '38', '36', '47']","['46', '44', '50', '45']","[None, '30']","['39', '40']"
659,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['17', '29', '38', '36', '47', '30']","['46', '44', '50', '45']","[None, None]","['39', '40']"
659,39 finished I/O → ready queue,io_to_ready,39,IO0,"['17', '29', '38', '36', '47', '30', '39']","['46', '44', '50', '45']","[None, None]","[None, '40']"
659,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['29', '38', '36', '47', '30', '39']","['46', '44', '50', '45']","['17', None]","[None, '40']"
659,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['38', '36', '47', '30', '39']","['46', '44', '50', '45']","['17', '29']","[None, '40']"
659,46 dispatched to IO0,dispatch_io,46,IO0,"['38', '36', '47', '30', '39']","['44', '50', '45']","['17', '29']","['46', '40']"
661,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['38', '36', '47', '30', '39', '17']","['44', '50', '45']","[None, '29']","['46', '40']"
661,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['38', '36', '47', '30', '39', '17', '29']","['44', '50', '45']","[None, None]","['46', '40']"
661,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['36', '47', '30', '39', '17', '29']","['44', '50', '45']","['38', None]","['46', '40']"
661,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['47', '30', '39', '17', '29']","['44', '50', '45']","['38', '36']","['46', '40']"
663,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['47', '30', '39', '17', '29', '38']","['44', '50', '45']","[None, '36']","['46', '40']"
663,36 finished CPU → wait queue,cpu_to_io,36,CPU1,"['47', '30', '39', '17', '29', '38']","['44', '50', '45', '36']","[None, None]","['46', '40']"
663,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['30', '39', '17', '29', '38']","['44', '50', '45', '36']","['47', None]","['46', '40']"
663,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['39', '17', '29', '38']","['44', '50', '45', '36']","['47', '30']","['46', '40']"
665,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['39', '17', '29', '38', '47']","['44', '50', '45', '36']","[None, '30']","['46', '40']"
665,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['39', '17', '29', '38', '47', '30']","['44', '50', '45', '36']","[None, None]","['46', '40']"
665,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['17', '29', '38', '47', '30']","['44', '50', '45', '36']","['39', None]","['46', '40']"
665,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['29', '38', '47', '30']","['44', '50', '45', '36']","['39', '17']","['46', '40']"
666,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['29', '38', '47', '30']","['44', '50', '45', '36', '17']","['39', None]","['46', '40']"
666,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['38', '47', '30']","['44', '50', '45', '36', '17']","['39', '29']","['46', '40']"
667,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['38', '47', '30', '39']","['44', '50', '45', '36', '17']","[None, '29']","['46', '40']"
667,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['47', '30', '39']","['44', '50', '45', '36', '17']","['38', '29']","['46', '40']"
668,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['47', '30', '39']","['44', '50', '45', '36', '17', '29']","['38', None]","['46', '40']"
668,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['30', '39']","['44', '50', '45', '36', '17', '29']","['38', '47']","['46', '40']"
669,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['30', '39', '38']","['44', '50', '45', '36', '17', '29']","[None, '47']","['46', '40']"
669,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['39', '38']","['44', '50', '45', '36', '17', '29']","['30', '47']","['46', '40']"
670,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['39', '38']","['44', '50', '45', '36', '17', '29', '30']","[None, '47']","['46', '40']"
670,47 finished CPU → wait queue,cpu_to_io,47,CPU1,"['39', '38']","['44', '50', '45', '36', '17', '29', '30', '47']","[None, None]","['46', '40']"
670,39 dispatched to CPU0,dispatch_cpu,39,CPU0,['38'],"['44', '50', '45', '36', '17', '29', '30', '47']","['39', None]","['46', '40']"
670,38 dispatched to CPU1,dispatch_cpu,38,CPU1,[],"['44', '50', '45', '36', '17', '29', '30', '47']","['39', '38']","['46', '40']"
672,39 finished CPU → wait queue,cpu_to_io,39,CPU0,[],"['44', '50', '45', '36', '17', '29', '30', '47', '39']","[None, '38']","['46', '40']"
672,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,['38'],"['44', '50', '45', '36', '17', '29', '30', '47', '39']","[None, None]","['46', '40']"
672,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['44', '50', '45', '36', '17', '29', '30', '47', '39']","['38', None]","['46', '40']"
673,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,['38'],"['44', '50', '45', '36', '17', '29', '30', '47', '39']","[None, None]","['46', '40']"
673,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['44', '50', '45', '36', '17', '29', '30', '47', '39']","['38', None]","['46', '40']"
675,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['44', '50', '45', '36', '17', '29', '30', '47', '39']","[None, None]","['46', '40']"
675,40 finished I/O → ready queue,io_to_ready,40,IO1,"['38', '40']","['44', '50', '45', '36', '17', '29', '30', '47', '39']","[None, None]","['46', None]"
675,38 dispatched to CPU0,dispatch_cpu,38,CPU0,['40'],"['44', '50', '45', '36', '17', '29', '30', '47', '39']","['38', None]","['46', None]"
675,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['44', '50', '45', '36', '17', '29', '30', '47', '39']","['38', '40']","['46', None]"
675,44 dispatched to IO1,dispatch_io,44,IO1,[],"['50', '45', '36', '17', '29', '30', '47', '39']","['38', '40']","['46', '44']"
677,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['50', '45', '36', '17', '29', '30', '47', '39']","[None, '40']","['46', '44']"
677,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['38', '40']","['50', '45', '36', '17', '29', '30', '47', '39']","[None, None]","['46', '44']"
677,44 finished I/O → ready queue,io_to_ready,44,IO1,"['38', '40', '44']","['50', '45', '36', '17', '29', '30', '47', '39']","[None, None]","['46', None]"
677,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['40', '44']","['50', '45', '36', '17', '29', '30', '47', '39']","['38', None]","['46', None]"
677,40 dispatched to CPU1,dispatch_cpu,40,CPU1,['44'],"['50', '45', '36', '17', '29', '30', '47', '39']","['38', '40']","['46', None]"
677,50 dispatched to IO1,dispatch_io,50,IO1,['44'],"['45', '36', '17', '29', '30', '47', '39']","['38', '40']","['46', '50']"
679,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['44', '38']","['45', '36', '17', '29', '30', '47', '39']","[None, '40']","['46', '50']"
679,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['44', '38', '40']","['45', '36', '17', '29', '30', '47', '39']","[None, None]","['46', '50']"
679,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['38', '40']","['45', '36', '17', '29', '30', '47', '39']","['44', None]","['46', '50']"
679,38 dispatched to CPU1,dispatch_cpu,38,CPU1,['40'],"['45', '36', '17', '29', '30', '47', '39']","['44', '38']","['46', '50']"
680,50 finished I/O → ready queue,io_to_ready,50,IO1,"['40', '50']","['45', '36', '17', '29', '30', '47', '39']","['44', '38']","['46', None]"
680,45 dispatched to IO1,dispatch_io,45,IO1,"['40', '50']","['36', '17', '29', '30', '47', '39']","['44', '38']","['46', '45']"
681,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['40', '50', '44']","['36', '17', '29', '30', '47', '39']","[None, '38']","['46', '45']"
681,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['40', '50', '44', '38']","['36', '17', '29', '30', '47', '39']","[None, None]","['46', '45']"
681,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['50', '44', '38']","['36', '17', '29', '30', '47', '39']","['40', None]","['46', '45']"
681,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['44', '38']","['36', '17', '29', '30', '47', '39']","['40', '50']","['46', '45']"
682,50 finished CPU → ready queue,cpu_to_ready,50,CPU1,"['44', '38', '50']","['36', '17', '29', '30', '47', '39']","['40', None]","['46', '45']"
682,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['38', '50']","['36', '17', '29', '30', '47', '39']","['40', '44']","['46', '45']"
683,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['38', '50', '40']","['36', '17', '29', '30', '47', '39']","[None, '44']","['46', '45']"
683,44 finished CPU → wait queue,cpu_to_io,44,CPU1,"['38', '50', '40']","['36', '17', '29', '30', '47', '39', '44']","[None, None]","['46', '45']"
683,46 finished I/O → ready queue,io_to_ready,46,IO0,"['38', '50', '40', '46']","['36', '17', '29', '30', '47', '39', '44']","[None, None]","[None, '45']"
683,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['50', '40', '46']","['36', '17', '29', '30', '47', '39', '44']","['38', None]","[None, '45']"
683,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['40', '46']","['36', '17', '29', '30', '47', '39', '44']","['38', '50']","[None, '45']"
683,36 dispatched to IO0,dispatch_io,36,IO0,"['40', '46']","['17', '29', '30', '47', '39', '44']","['38', '50']","['36', '45']"
684,50 finished all bursts,finished,50,CPU1,"['40', '46']","['17', '29', '30', '47', '39', '44']","['38', None]","['36', '45']"
684,40 dispatched to CPU1,dispatch_cpu,40,CPU1,['46'],"['17', '29', '30', '47', '39', '44']","['38', '40']","['36', '45']"
685,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['46', '38']","['17', '29', '30', '47', '39', '44']","[None, '40']","['36', '45']"
685,45 finished I/O → ready queue,io_to_ready,45,IO1,"['46', '38', '45']","['17', '29', '30', '47', '39', '44']","[None, '40']","['36', None]"
685,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['38', '45']","['17', '29', '30', '47', '39', '44']","['46', '40']","['36', None]"
685,17 dispatched to IO1,dispatch_io,17,IO1,"['38', '45']","['29', '30', '47', '39', '44']","['46', '40']","['36', '17']"
686,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['38', '45', '40']","['29', '30', '47', '39', '44']","['46', None]","['36', '17']"
686,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['45', '40']","['29', '30', '47', '39', '44']","['46', '38']","['36', '17']"
687,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['45', '40', '46']","['29', '30', '47', '39', '44']","[None, '38']","['36', '17']"
687,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['40', '46']","['29', '30', '47', '39', '44']","['45', '38']","['36', '17']"
688,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['40', '46', '38']","['29', '30', '47', '39', '44']","['45', None]","['36', '17']"
688,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['46', '38']","['29', '30', '47', '39', '44']","['45', '40']","['36', '17']"
689,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['46', '38', '45']","['29', '30', '47', '39', '44']","[None, '40']","['36', '17']"
689,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['38', '45']","['29', '30', '47', '39', '44']","['46', '40']","['36', '17']"
690,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['38', '45', '40']","['29', '30', '47', '39', '44']","['46', None]","['36', '17']"
690,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['45', '40']","['29', '30', '47', '39', '44']","['46', '38']","['36', '17']"
691,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['45', '40', '46']","['29', '30', '47', '39', '44']","[None, '38']","['36', '17']"
691,38 finished all bursts,finished,38,CPU1,"['45', '40', '46']","['29', '30', '47', '39', '44']","[None, None]","['36', '17']"
691,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['40', '46']","['29', '30', '47', '39', '44']","['45', None]","['36', '17']"
691,40 dispatched to CPU1,dispatch_cpu,40,CPU1,['46'],"['29', '30', '47', '39', '44']","['45', '40']","['36', '17']"
692,45 finished all bursts,finished,45,CPU0,['46'],"['29', '30', '47', '39', '44']","[None, '40']","['36', '17']"
692,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['29', '30', '47', '39', '44']","['46', '40']","['36', '17']"
693,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,['40'],"['29', '30', '47', '39', '44']","['46', None]","['36', '17']"
693,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['29', '30', '47', '39', '44']","['46', '40']","['36', '17']"
694,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,['46'],"['29', '30', '47', '39', '44']","[None, '40']","['36', '17']"
694,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['29', '30', '47', '39', '44']","['46', '40']","['36', '17']"
695,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,['40'],"['29', '30', '47', '39', '44']","['46', None]","['36', '17']"
695,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['29', '30', '47', '39', '44']","['46', '40']","['36', '17']"
696,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['29', '30', '47', '39', '44']","[None, '40']","['36', '17']"
696,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['29', '30', '47', '39', '44']","['46', '40']","['36', '17']"
697,40 finished CPU → ready queue,cpu_to_ready,40,CPU1,['40'],"['29', '30', '47', '39', '44']","['46', None]","['36', '17']"
697,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['29', '30', '47', '39', '44']","['46', '40']","['36', '17']"
698,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['29', '30', '47', '39', '44']","[None, '40']","['36', '17']"
698,36 finished I/O → ready queue,io_to_ready,36,IO0,"['46', '36']","['29', '30', '47', '39', '44']","[None, '40']","[None, '17']"
698,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['36'],"['29', '30', '47', '39', '44']","['46', '40']","[None, '17']"
698,29 dispatched to IO0,dispatch_io,29,IO0,['36'],"['30', '47', '39', '44']","['46', '40']","['29', '17']"
699,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['36', '40']","['30', '47', '39', '44']","['46', None]","['29', '17']"
699,36 dispatched to CPU1,dispatch_cpu,36,CPU1,['40'],"['30', '47', '39', '44']","['46', '36']","['29', '17']"
700,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['40', '46']","['30', '47', '39', '44']","[None, '36']","['29', '17']"
700,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['46'],"['30', '47', '39', '44']","['40', '36']","['29', '17']"
701,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['46', '36']","['30', '47', '39', '44']","['40', None]","['29', '17']"
701,17 finished I/O → ready queue,io_to_ready,17,IO1,"['46', '36', '17']","['30', '47', '39', '44']","['40', None]","['29', None]"
701,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['36', '17']","['30', '47', '39', '44']","['40', '46']","['29', None]"
701,30 dispatched to IO1,dispatch_io,30,IO1,"['36', '17']","['47', '39', '44']","['40', '46']","['29', '30']"
702,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['36', '17', '40']","['47', '39', '44']","[None, '46']","['29', '30']"
702,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['36', '17', '40', '46']","['47', '39', '44']","[None, None]","['29', '30']"
702,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['17', '40', '46']","['47', '39', '44']","['36', None]","['29', '30']"
702,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['40', '46']","['47', '39', '44']","['36', '17']","['29', '30']"
704,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['40', '46', '36']","['47', '39', '44']","[None, '17']","['29', '30']"
704,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['40', '46', '36', '17']","['47', '39', '44']","[None, None]","['29', '30']"
704,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['46', '36', '17']","['47', '39', '44']","['40', None]","['29', '30']"
704,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['36', '17']","['47', '39', '44']","['40', '46']","['29', '30']"
706,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['36', '17', '40']","['47', '39', '44']","[None, '46']","['29', '30']"
706,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['36', '17', '40', '46']","['47', '39', '44']","[None, None]","['29', '30']"
706,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['17', '40', '46']","['47', '39', '44']","['36', None]","['29', '30']"
706,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['40', '46']","['47', '39', '44']","['36', '17']","['29', '30']"
707,17 finished all bursts,finished,17,CPU1,"['40', '46']","['47', '39', '44']","['36', None]","['29', '30']"
707,40 dispatched to CPU1,dispatch_cpu,40,CPU1,['46'],"['47', '39', '44']","['36', '40']","['29', '30']"
708,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['46', '36']","['47', '39', '44']","[None, '40']","['29', '30']"
708,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['36'],"['47', '39', '44']","['46', '40']","['29', '30']"
709,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['36', '40']","['47', '39', '44']","['46', None]","['29', '30']"
709,36 dispatched to CPU1,dispatch_cpu,36,CPU1,['40'],"['47', '39', '44']","['46', '36']","['29', '30']"
710,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['40', '46']","['47', '39', '44']","[None, '36']","['29', '30']"
710,36 finished all bursts,finished,36,CPU1,"['40', '46']","['47', '39', '44']","[None, None]","['29', '30']"
710,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['46'],"['47', '39', '44']","['40', None]","['29', '30']"
710,46 dispatched to CPU1,dispatch_cpu,46,CPU1,[],"['47', '39', '44']","['40', '46']","['29', '30']"
711,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,['40'],"['47', '39', '44']","[None, '46']","['29', '30']"
711,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['47', '39', '44']","['40', '46']","['29', '30']"
712,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,['46'],"['47', '39', '44']","['40', None]","['29', '30']"
712,46 dispatched to CPU1,dispatch_cpu,46,CPU1,[],"['47', '39', '44']","['40', '46']","['29', '30']"
713,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['47', '39', '44']","[None, '46']","['29', '30']"
713,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['47', '39', '44']","['40', '46']","['29', '30']"
714,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,['46'],"['47', '39', '44']","['40', None]","['29', '30']"
714,46 dispatched to CPU1,dispatch_cpu,46,CPU1,[],"['47', '39', '44']","['40', '46']","['29', '30']"
715,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['47', '39', '44']","[None, '46']","['29', '30']"
715,29 finished all bursts,finished,29,IO0,['40'],"['47', '39', '44']","[None, '46']","[None, '30']"
715,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['47', '39', '44']","['40', '46']","[None, '30']"
715,47 dispatched to IO0,dispatch_io,47,IO0,[],"['39', '44']","['40', '46']","['47', '30']"
716,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,['40'],"['39', '44']","[None, '46']","['47', '30']"
716,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['40', '46']","['39', '44']","[None, None]","['47', '30']"
716,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['46'],"['39', '44']","['40', None]","['47', '30']"
716,46 dispatched to CPU1,dispatch_cpu,46,CPU1,[],"['39', '44']","['40', '46']","['47', '30']"
718,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['39', '44']","[None, '46']","['47', '30']"
718,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['40', '46']","['39', '44']","[None, None]","['47', '30']"
718,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['46'],"['39', '44']","['40', None]","['47', '30']"
718,46 dispatched to CPU1,dispatch_cpu,46,CPU1,[],"['39', '44']","['40', '46']","['47', '30']"
720,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['39', '44']","[None, '46']","['47', '30']"
720,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['40', '46']","['39', '44']","[None, None]","['47', '30']"
720,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['46'],"['39', '44']","['40', None]","['47', '30']"
720,46 dispatched to CPU1,dispatch_cpu,46,CPU1,[],"['39', '44']","['40', '46']","['47', '30']"
721,30 finished I/O → ready queue,io_to_ready,30,IO1,['30'],"['39', '44']","['40', '46']","['47', None]"
721,39 dispatched to IO1,dispatch_io,39,IO1,['30'],['44'],"['40', '46']","['47', '39']"
722,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['30', '40']",['44'],"[None, '46']","['47', '39']"
722,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['30', '40', '46']",['44'],"[None, None]","['47', '39']"
722,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['40', '46']",['44'],"['30', None]","['47', '39']"
722,40 dispatched to CPU1,dispatch_cpu,40,CPU1,['46'],['44'],"['30', '40']","['47', '39']"
723,40 finished CPU → ready queue,cpu_to_ready,40,CPU1,"['46', '40']",['44'],"['30', None]","['47', '39']"
723,46 dispatched to CPU1,dispatch_cpu,46,CPU1,['40'],['44'],"['30', '46']","['47', '39']"
724,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['40', '30']",['44'],"[None, '46']","['47', '39']"
724,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['30'],['44'],"['40', '46']","['47', '39']"
725,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['30', '46']",['44'],"['40', None]","['47', '39']"
725,30 dispatched to CPU1,dispatch_cpu,30,CPU1,['46'],['44'],"['40', '30']","['47', '39']"
726,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['46', '40']",['44'],"[None, '30']","['47', '39']"
726,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['40'],['44'],"['46', '30']","['47', '39']"
727,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['40', '30']",['44'],"['46', None]","['47', '39']"
727,40 dispatched to CPU1,dispatch_cpu,40,CPU1,['30'],['44'],"['46', '40']","['47', '39']"
728,46 finished CPU → wait queue,cpu_to_io,46,CPU0,['30'],"['44', '46']","[None, '40']","['47', '39']"
728,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['44', '46']","['30', '40']","['47', '39']"
729,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,['40'],"['44', '46']","['30', None]","['47', '39']"
729,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['44', '46']","['30', '40']","['47', '39']"
730,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['44', '46']","[None, '40']","['47', '39']"
730,47 finished I/O → ready queue,io_to_ready,47,IO0,"['30', '47']","['44', '46']","[None, '40']","[None, '39']"
730,30 dispatched to CPU0,dispatch_cpu,30,CPU0,['47'],"['44', '46']","['30', '40']","[None, '39']"
730,44 dispatched to IO0,dispatch_io,44,IO0,['47'],['46'],"['30', '40']","['44', '39']"
731,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['47', '40']",['46'],"['30', None]","['44', '39']"
731,44 finished I/O → ready queue,io_to_ready,44,IO0,"['47', '40', '44']",['46'],"['30', None]","[None, '39']"
731,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['40', '44']",['46'],"['30', '47']","[None, '39']"
731,46 dispatched to IO0,dispatch_io,46,IO0,"['40', '44']",[],"['30', '47']","['46', '39']"
732,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['40', '44', '30']",[],"[None, '47']","['46', '39']"
732,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['44', '30']",[],"['40', '47']","['46', '39']"
733,47 finished all bursts,finished,47,CPU1,"['44', '30']",[],"['40', None]","['46', '39']"
733,44 dispatched to CPU1,dispatch_cpu,44,CPU1,['30'],[],"['40', '44']","['46', '39']"
734,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['30', '40']",[],"[None, '44']","['46', '39']"
734,30 dispatched to CPU0,dispatch_cpu,30,CPU0,['40'],[],"['30', '44']","['46', '39']"
735,44 finished all bursts,finished,44,CPU1,['40'],[],"['30', None]","['46', '39']"
735,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],[],"['30', '40']","['46', '39']"
736,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],[],"[None, '40']","['46', '39']"
736,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],[],"['30', '40']","['46', '39']"
737,40 finished CPU → wait queue,cpu_to_io,40,CPU1,[],['40'],"['30', None]","['46', '39']"
737,39 finished I/O → ready queue,io_to_ready,39,IO1,['39'],['40'],"['30', None]","['46', None]"
737,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],['40'],"['30', '39']","['46', None]"
737,40 dispatched to IO1,dispatch_io,40,IO1,[],[],"['30', '39']","['46', '40']"
738,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,['30'],[],"[None, '39']","['46', '40']"
738,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],[],"['30', '39']","['46', '40']"
739,30 finished all bursts,finished,30,CPU0,[],[],"[None, '39']","['46', '40']"
739,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,['39'],[],"[None, None]","['46', '40']"
739,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],[],"['39', None]","['46', '40']"
741,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],[],"[None, None]","['46', '40']"
741,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],[],"['39', None]","['46', '40']"
742,39 finished CPU → wait queue,cpu_to_io,39,CPU0,[],['39'],"[None, None]","['46', '40']"
747,46 finished all bursts,finished,46,IO0,[],['39'],"[None, None]","[None, '40']"
747,39 dispatched to IO0,dispatch_io,39,IO0,[],[],"[None, None]","['39', '40']"
756,40 finished I/O → ready queue,io_to_ready,40,IO1,['40'],[],"[None, None]","['39', None]"
756,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],[],"['40', None]","['39', None]"
758,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],[],"[None, None]","['39', None]"
758,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],[],"['40', None]","['39', None]"
760,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],[],"[None, None]","['39', None]"
760,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],[],"['40', None]","['39', None]"
762,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],[],"[None, None]","['39', None]"
762,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],[],"['40', None]","['39', None]"
764,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],[],"[None, None]","['39', None]"
764,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],[],"['40', None]","['39', None]"
765,40 finished CPU → wait queue,cpu_to_io,40,CPU0,[],['40'],"[None, None]","['39', None]"
765,39 finished I/O → ready queue,io_to_ready,39,IO0,['39'],['40'],"[None, None]","[None, None]"
765,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],['40'],"['39', None]","[None, None]"
765,40 dispatched to IO0,dispatch_io,40,IO0,[],[],"['39', None]","['40', None]"
767,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],[],"[None, None]","['40', None]"
767,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],[],"['39', None]","['40', None]"
769,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],[],"[None, None]","['40', None]"
769,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],[],"['39', None]","['40', None]"
771,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],[],"[None, None]","['40', None]"
771,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],[],"['39', None]","['40', None]"
772,39 finished all bursts,finished,39,CPU0,[],[],"[None, None]","['40', None]"
779,40 finished all bursts,finished,40,IO0,[],[],"[None, None]","[None, None]"
