


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/color_rom.vhd. Ignore this file from project file "hd_gen_module_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/sine_rom.vhd. Ignore this file from project file "hd_gen_module_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/text_ram.vhd. Ignore this file from project file "hd_gen_module_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/param_ram.vhd. Ignore this file from project file "hd_gen_module_vhdl.prj".
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/crc.vhd" in Library work.
Architecture pack_crc of Entity pack_crc is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/sinu_data.VHD" in Library work.
Architecture sinu_data of Entity sinu_data is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/rocketio.vhd" in Library work.
Architecture behavioral of Entity rocketio is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/pack_reverse_bit_order.vhd" in Library work.
Architecture pack_reverse_bit_order of Entity pack_reverse_bit_order is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/scram20.vhd" in Library work.
Architecture archscram of Entity scram20 is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/system_parameters.vhd" in Library work.
Architecture behavioral of Entity system_parameters is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/crc_inserter.vhd" in Library work.
Architecture behavioral of Entity crc_inserter is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/luma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity luma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/chroma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity chroma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/audio_lut.vhd" in Library work.
Architecture behavioral of Entity audio_lut is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/colorbar_generator.vhd" in Library work.
Architecture behavioral of Entity colorbar_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/clapboard_generator.vhd" in Library work.
Architecture behavioral of Entity clapboard_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/audio_click_generator.vhd" in Library work.
Architecture behavioral of Entity audio_click_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/window_generator.vhd" in Library work.
Architecture behavioral of Entity window_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/pluge_generator.vhd" in Library work.
Architecture behavioral of Entity pluge_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/text_generator.vhd" in Library work.
Architecture behavioral of Entity text_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/grid_generator.vhd" in Library work.
Architecture behavioral of Entity grid_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/color_lut.vhd" in Library work.
Architecture behavioral of Entity color_lut is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/luma_ramp_generator.vhd" in Library work.
Architecture behavioral of Entity luma_ramp_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/line_controller.vhd" in Library work.
Architecture behavioral of Entity line_controller is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/luma_chroma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity luma_chroma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/checkfield_generator.vhd" in Library work.
Architecture behavioral of Entity checkfield_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/system_generator.vhd" in Library work.
Architecture behavioral of Entity system_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/scram20_top.vhd" in Library work.
Architecture behavior of Entity scram20_top is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/os_controller_v2.vhd" in Library work.
Architecture behavioral of Entity os_controller is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/rocket_io_top.vhd" in Library work.
Architecture behavioral of Entity rocket_io_top is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/audio_generator.vhd" in Library work.
Architecture behavioral of Entity audio_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/settings_buffer.vhd" in Library work.
Architecture behavioral of Entity settings_buffer is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/video_generator.vhd" in Library work.
Architecture behavioral of Entity video_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/pll_controller.vhd" in Library work.
Architecture behavioral of Entity pll_controller is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/glitch_remover.vhd" in Library work.
Architecture behavioral of Entity glitch_remover is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/led_latch.vhd" in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" in Library work.
Architecture behavioral of Entity hd_gen_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 486: Unconnected output port 'ram_we' of component 'serial_interface'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 486: Unconnected output port 'tick' of component 'serial_interface'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 547: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 556: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 565: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 572: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 582: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 582: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 582: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 600: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 600: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 600: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 618: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 618: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Module.vhd" line 618: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing generic Entity <pll_controller> (Architecture <behavioral>).
	ref_div_minus_1 = 90
	vco_div_minus_1 = 499
Entity <pll_controller> analyzed. Unit <pll_controller> generated.

Analyzing generic Entity <pll_controller.0> (Architecture <behavioral>).
	ref_div_minus_1 = 89
	vco_div_minus_1 = 494
Entity <pll_controller.0> analyzed. Unit <pll_controller.0> generated.

Analyzing Entity <glitch_remover> (Architecture <behavioral>).
Entity <glitch_remover> analyzed. Unit <glitch_remover> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/serial_interface.vhd" line 157: Generating a Black Box for component <param_ram>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/serial_interface.vhd" line 171: Generating a Black Box for component <text_ram>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/serial_interface.vhd" line 187: Generating a Black Box for component <param_ram>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/serial_interface.vhd" line 201: Generating a Black Box for component <text_ram>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/serial_interface.vhd" line 217: Generating a Black Box for component <param_ram>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/serial_interface.vhd" line 231: Generating a Black Box for component <text_ram>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/serial_interface.vhd" line 246: Generating a Black Box for component <param_ram>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/serial_interface.vhd" line 260: Generating a Black Box for component <text_ram>.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.1> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.1> analyzed. Unit <period_dual_count.1> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.4> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 73
	tick_val2 = 1
Entity <period_dual_count.4> analyzed. Unit <period_dual_count.4> generated.

Analyzing generic Entity <sync_genlock_regen.2> (Architecture <behavioral>).
	count_val1 = 3146
	count_val2 = 3150
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen.2> analyzed. Unit <sync_genlock_regen.2> generated.

Analyzing generic Entity <period_dual_count.5> (Architecture <behavioral>).
	count_val1 = 3146
	count_val2 = 3150
	bits1 = 12
	bits2 = 12
	tick_val1 = 73
	tick_val2 = 1
Entity <period_dual_count.5> analyzed. Unit <period_dual_count.5> generated.

Analyzing generic Entity <sync_genlock_regen.3> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.3> analyzed. Unit <sync_genlock_regen.3> generated.

Analyzing generic Entity <period_dual_count.6> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 73
	tick_val2 = 1
Entity <period_dual_count.6> analyzed. Unit <period_dual_count.6> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Channel.vhd" line 223: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Channel.vhd" line 236: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/HD_Gen_Channel.vhd" line 236: Unconnected output port 'debugger_o' of component 'channel_controller'.
    Set user-defined property "KEEP =  true" for signal <system_o> in unit <channel_controller>.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
    Set user-defined property "KEEP =  true" for signal <system_o> in unit <channel_controller>.
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/channel_controller.vhd" line 232: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/channel_controller.vhd" line 333: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/channel_controller.vhd" line 356: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <settings_buffer> (Architecture <behavioral>).
Entity <settings_buffer> analyzed. Unit <settings_buffer> generated.

Analyzing Entity <video_generator> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/video_generator.vhd" line 866: Unconnected output port 'color_system_o' of component 'system_generator'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/video_generator.vhd" line 866: Unconnected output port 'debug_o' of component 'system_generator'.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <sync_reset_o> in unit <system_generator>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <enable_out> in unit <os_controller>.
Entity <video_generator> analyzed. Unit <video_generator> generated.

Analyzing Entity <audio_lut> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/audio_lut.vhd" line 47: Generating a Black Box for component <sine_rom>.
Entity <audio_lut> analyzed. Unit <audio_lut> generated.

Analyzing Entity <colorbar_generator> (Architecture <behavioral>).
Entity <colorbar_generator> analyzed. Unit <colorbar_generator> generated.

Analyzing Entity <clapboard_generator> (Architecture <behavioral>).
Entity <clapboard_generator> analyzed. Unit <clapboard_generator> generated.

Analyzing Entity <audio_click_generator> (Architecture <behavioral>).
Entity <audio_click_generator> analyzed. Unit <audio_click_generator> generated.

Analyzing Entity <window_generator> (Architecture <behavioral>).
Entity <window_generator> analyzed. Unit <window_generator> generated.

Analyzing Entity <pluge_generator> (Architecture <behavioral>).
Entity <pluge_generator> analyzed. Unit <pluge_generator> generated.

Analyzing Entity <text_generator> (Architecture <behavioral>).
Entity <text_generator> analyzed. Unit <text_generator> generated.

Analyzing Entity <grid_generator> (Architecture <behavioral>).
Entity <grid_generator> analyzed. Unit <grid_generator> generated.

Analyzing Entity <color_lut> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/color_lut.vhd" line 46: Generating a Black Box for component <color_rom>.
Entity <color_lut> analyzed. Unit <color_lut> generated.

Analyzing Entity <luma_ramp_generator> (Architecture <behavioral>).
Entity <luma_ramp_generator> analyzed. Unit <luma_ramp_generator> generated.

Analyzing Entity <line_controller> (Architecture <behavioral>).
Entity <line_controller> analyzed. Unit <line_controller> generated.

Analyzing Entity <luma_chroma_fir_12bit> (Architecture <behavioral>).
Entity <luma_chroma_fir_12bit> analyzed. Unit <luma_chroma_fir_12bit> generated.

Analyzing Entity <luma_fir_12bit> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/luma_fir_12bit.vhd" line 105: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/luma_fir_12bit.vhd" line 117: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/luma_fir_12bit.vhd" line 129: Generating a Black Box for component <MULT18X18>.
Entity <luma_fir_12bit> analyzed. Unit <luma_fir_12bit> generated.

Analyzing Entity <chroma_fir_12bit> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/chroma_fir_12bit.vhd" line 150: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/chroma_fir_12bit.vhd" line 162: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/chroma_fir_12bit.vhd" line 174: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/chroma_fir_12bit.vhd" line 186: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/chroma_fir_12bit.vhd" line 197: Generating a Black Box for component <MULT18X18>.
Entity <chroma_fir_12bit> analyzed. Unit <chroma_fir_12bit> generated.

Analyzing Entity <checkfield_generator> (Architecture <behavioral>).
Entity <checkfield_generator> analyzed. Unit <checkfield_generator> generated.

Analyzing Entity <system_generator> (Architecture <behavioral>).
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <sync_reset_o> in unit <system_generator>.
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/system_generator.vhd" line 224: The following signals are missing in the process sensitivity list:
   hb2s.

Process interrupted by the user.
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2 (work)/system_generator.vhd" line 389: The following signals are missing in the process sensitivity list:
   f_start.
INFO:Xst:1304 - Contents of register <XYZ<1>> in unit <system_generator> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <XYZ<0>> in unit <system_generator> never changes during circuit operation. The register is replaced by logic.
Entity <system_generator> analyzed. Unit <system_generator> generated.

Analyzing Entity <system_parameters> (Architecture <behavioral>).
Entity <system_parameters> analyzed. Unit <system_parameters> generated.

Analyzing Entity <crc_inserter> (Architecture <behavioral>).
Entity <crc_inserter> analyzed. Unit <crc_inserter> generated.

Analyzing Entity <scram20_top> (Architecture <behavior>).
Entity <scram20_top> analyzed. Unit <scram20_top> generated.

Analyzing Entity <scram20> (Architecture <archscram>).
Entity <scram20> analyzed. Unit <scram20> generated.

Analyzing Entity <os_controller> (Architecture <behavioral>).
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <enable_out> in unit <os_controller>.
ERROR: XST failed
Process "Synthesize" did not complete.

