static T_1\r\nF_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_6 = F_3 ( V_5 , 0x4120 + ( V_3 * 4 ) ) ;\r\nif ( ( V_6 & 0x00000030 ) != 0x00000030 )\r\nreturn F_4 ( V_2 , 0x41 , 0x00e820 ) ;\r\nreturn F_4 ( V_2 , 0x42 , 0x00e8a0 ) ;\r\n}\r\nstatic T_1\r\nF_5 ( struct V_1 * V_2 , int V_3 , bool V_7 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_8 * V_9 = V_8 ( V_2 ) ;\r\nT_1 V_6 , V_10 , V_11 ;\r\nif ( V_3 >= 0x40 ) {\r\nif ( F_6 ( V_9 -> V_5 ) -> V_12 == 0xaf ) {\r\nreturn F_3 ( V_5 , 0x00471c ) * 1000 ;\r\n}\r\nreturn V_5 -> V_13 ;\r\n}\r\nV_6 = F_3 ( V_5 , 0x4120 + ( V_3 * 4 ) ) ;\r\nif ( ! V_7 && ! ( V_6 & 0x00000100 ) )\r\nreturn 0 ;\r\nswitch ( V_6 & 0x00003000 ) {\r\ncase 0x00000000 :\r\nreturn V_5 -> V_13 ;\r\ncase 0x00002000 :\r\nif ( V_6 & 0x00000040 )\r\nreturn 108000 ;\r\nreturn 100000 ;\r\ncase 0x00003000 :\r\nV_11 = F_1 ( V_2 , V_3 ) ;\r\nV_10 = ( ( V_6 & 0x003f0000 ) >> 16 ) + 2 ;\r\nreturn ( V_11 * 2 ) / V_10 ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic T_1\r\nF_4 ( struct V_1 * V_2 , int V_3 , T_1 V_14 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_15 = F_3 ( V_5 , V_14 + 0 ) ;\r\nT_1 V_11 = 0 , V_16 = 1 , V_17 = 1 , V_18 = 1 ;\r\nif ( ! ( V_15 & 0x00000008 ) ) {\r\nif ( V_15 & 0x00000001 ) {\r\nT_1 V_19 = F_3 ( V_5 , V_14 + 4 ) ;\r\nV_18 = ( V_19 & 0x000000ff ) >> 0 ;\r\nV_17 = ( V_19 & 0x0000ff00 ) >> 8 ;\r\nV_16 = ( V_19 & 0x003f0000 ) >> 16 ;\r\nif ( ( V_14 & 0x00ff00 ) == 0x00e800 )\r\nV_16 = 1 ;\r\nV_11 = F_5 ( V_2 , 0x00 + V_3 , false ) ;\r\n}\r\n} else {\r\nV_11 = F_5 ( V_2 , 0x10 + V_3 , false ) ;\r\n}\r\nif ( V_18 * V_16 )\r\nreturn V_11 * V_17 / ( V_18 * V_16 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_7 ( struct V_1 * V_2 , int V_3 , T_1 V_14 , T_1 V_20 , struct V_21 * V_22 )\r\n{\r\nstruct V_8 * V_9 = V_8 ( V_2 ) ;\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_23 * V_24 = V_23 ( V_5 ) ;\r\nstruct V_25 V_26 ;\r\nT_1 V_27 , V_11 , V_10 ;\r\nint V_16 , V_17 , V_18 , V_28 ;\r\nint V_29 ;\r\nV_22 -> V_14 = 0 ;\r\nV_22 -> V_3 = 0 ;\r\nif ( ! V_20 ) {\r\nF_8 ( V_9 , L_1 , V_14 , V_3 ) ;\r\nreturn 0 ;\r\n}\r\nswitch ( V_20 ) {\r\ncase 27000 :\r\nV_22 -> V_3 = 0x00000100 ;\r\nreturn V_20 ;\r\ncase 100000 :\r\nV_22 -> V_3 = 0x00002100 ;\r\nreturn V_20 ;\r\ncase 108000 :\r\nV_22 -> V_3 = 0x00002140 ;\r\nreturn V_20 ;\r\ndefault:\r\nV_11 = F_1 ( V_2 , V_3 ) ;\r\nV_10 = F_9 ( ( V_11 * 2 ) / ( V_20 - 2999 ) , ( T_1 ) 65 ) ;\r\nif ( V_10 > 4 ) {\r\nV_27 = ( V_11 * 2 ) / V_10 ;\r\nV_28 = V_20 - V_27 ;\r\nif ( ! V_14 || ( V_28 >= - 2000 && V_28 < 3000 ) ) {\r\nV_22 -> V_3 = ( ( ( V_10 - 2 ) << 16 ) | 0x00003100 ) ;\r\nreturn V_27 ;\r\n}\r\n}\r\nif ( ! V_14 ) {\r\nF_10 ( V_9 , L_2 , V_3 , V_20 , V_11 ) ;\r\nreturn - V_30 ;\r\n}\r\nbreak;\r\n}\r\nV_29 = F_11 ( V_24 , V_14 , & V_26 ) ;\r\nif ( V_29 )\r\nreturn V_29 ;\r\nV_26 . V_31 = F_5 ( V_2 , V_3 - 0x10 , true ) ;\r\nif ( ! V_26 . V_31 )\r\nreturn - V_32 ;\r\nV_29 = F_12 ( V_2 , & V_26 , V_20 , & V_17 , NULL , & V_18 , & V_16 ) ;\r\nif ( V_29 >= 0 ) {\r\nV_22 -> V_3 = F_3 ( V_5 , 0x4120 + ( V_3 * 4 ) ) ;\r\nV_22 -> V_14 = ( V_16 << 16 ) | ( V_17 << 8 ) | V_18 ;\r\n}\r\nreturn V_29 ;\r\n}\r\nstatic void\r\nF_13 ( struct V_1 * V_2 , int V_3 , T_1 V_14 , struct V_21 * V_22 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_8 * V_9 = V_8 ( V_2 ) ;\r\nconst T_1 V_33 = 0x004120 + ( V_3 * 4 ) ;\r\nconst T_1 V_34 = 0x004160 + ( V_3 * 4 ) ;\r\nconst T_1 V_15 = V_14 + 0 ;\r\nconst T_1 V_19 = V_14 + 4 ;\r\nif ( ! V_22 -> V_3 && ! V_22 -> V_14 ) {\r\nF_8 ( V_9 , L_3 , V_3 ) ;\r\nreturn;\r\n}\r\nif ( V_22 -> V_14 ) {\r\nF_14 ( V_5 , V_33 , 0x00000101 , 0x00000101 ) ;\r\nF_15 ( V_5 , V_19 , V_22 -> V_14 ) ;\r\nF_14 ( V_5 , V_15 , 0x00000015 , 0x00000015 ) ;\r\nF_14 ( V_5 , V_15 , 0x00000010 , 0x00000000 ) ;\r\nF_16 ( V_5 , V_15 , 0x00020000 , 0x00020000 ) ;\r\nF_14 ( V_5 , V_15 , 0x00000010 , 0x00000010 ) ;\r\nF_14 ( V_5 , V_15 , 0x00000008 , 0x00000000 ) ;\r\nF_14 ( V_5 , V_34 , 0x00000100 , 0x00000000 ) ;\r\nF_14 ( V_5 , V_34 , 0x00000001 , 0x00000000 ) ;\r\n} else {\r\nF_14 ( V_5 , V_34 , 0x003f3141 , 0x00000101 | V_22 -> V_3 ) ;\r\nF_14 ( V_5 , V_15 , 0x00000018 , 0x00000018 ) ;\r\nF_17 ( 20 ) ;\r\nF_14 ( V_5 , V_15 , 0x00000001 , 0x00000000 ) ;\r\nF_14 ( V_5 , V_33 , 0x00000100 , 0x00000000 ) ;\r\nF_14 ( V_5 , V_33 , 0x00000001 , 0x00000000 ) ;\r\n}\r\n}\r\nstatic void\r\nF_18 ( struct V_1 * V_2 , int V_3 , struct V_21 * V_22 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_8 * V_9 = V_8 ( V_2 ) ;\r\nif ( ! V_22 -> V_3 ) {\r\nF_8 ( V_9 , L_3 , V_3 ) ;\r\nreturn;\r\n}\r\nF_14 ( V_5 , 0x004120 + ( V_3 * 4 ) , 0x003f3141 , 0x00000101 | V_22 -> V_3 ) ;\r\n}\r\nint\r\nF_19 ( struct V_1 * V_2 , struct V_35 * V_36 )\r\n{\r\nV_36 -> V_37 = F_4 ( V_2 , 0x00 , 0x4200 ) ;\r\nV_36 -> V_38 = F_4 ( V_2 , 0x01 , 0x4220 ) ;\r\nV_36 -> V_39 = F_4 ( V_2 , 0x02 , 0x4000 ) ;\r\nV_36 -> V_40 = F_5 ( V_2 , 0x20 , false ) ;\r\nV_36 -> V_41 = F_5 ( V_2 , 0x21 , false ) ;\r\nV_36 -> V_42 = F_5 ( V_2 , 0x25 , false ) ;\r\nV_36 -> V_43 = V_36 -> V_37 ;\r\nreturn 0 ;\r\n}\r\nvoid *\r\nF_20 ( struct V_1 * V_2 , struct V_35 * V_36 )\r\n{\r\nstruct V_44 * V_45 ;\r\nT_2 V_46 ;\r\nint V_29 ;\r\nV_45 = F_21 ( sizeof( * V_45 ) , V_47 ) ;\r\nif ( ! V_45 )\r\nreturn F_22 ( - V_48 ) ;\r\nV_29 = F_7 ( V_2 , 0x10 , 0x4200 , V_36 -> V_37 , & V_45 -> V_49 ) ;\r\nif ( V_29 < 0 )\r\ngoto V_50;\r\nV_29 = F_7 ( V_2 , 0x11 , 0x4220 , V_36 -> V_38 , & V_45 -> V_11 ) ;\r\nif ( V_29 < 0 )\r\ngoto V_50;\r\nV_29 = F_7 ( V_2 , 0x12 , 0x4000 , V_36 -> V_39 , & V_45 -> V_51 ) ;\r\nif ( V_29 < 0 )\r\ngoto V_50;\r\nV_29 = F_7 ( V_2 , 0x20 , 0x0000 , V_36 -> V_40 , & V_45 -> V_40 ) ;\r\nif ( V_29 < 0 )\r\ngoto V_50;\r\nV_29 = F_7 ( V_2 , 0x21 , 0x0000 , V_36 -> V_41 , & V_45 -> V_41 ) ;\r\nif ( V_29 < 0 )\r\ngoto V_50;\r\nV_45 -> V_52 = F_23 ( V_2 , V_36 -> V_39 ,\r\n& V_45 -> V_53 ,\r\n& V_45 -> V_54 ,\r\n& V_46 , & V_45 -> V_55 ) ;\r\nif ( V_45 -> V_53 != 0x10 || V_45 -> V_54 < 5 )\r\nV_45 -> V_52 = NULL ;\r\nV_45 -> V_56 = F_24 ( V_2 , V_36 -> V_39 ,\r\n& V_45 -> V_53 ,\r\n& V_45 -> V_55 ) ;\r\nif ( V_45 -> V_53 != 0x10 )\r\nV_45 -> V_56 = NULL ;\r\nV_45 -> V_36 = V_36 ;\r\nV_50:\r\nif ( V_29 < 0 ) {\r\nF_25 ( V_45 ) ;\r\nV_45 = F_22 ( V_29 ) ;\r\n}\r\nreturn V_45 ;\r\n}\r\nstatic bool\r\nF_26 ( void * V_57 )\r\n{\r\nstruct V_1 * V_2 = V_57 ;\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nif ( ! ( F_3 ( V_5 , 0x400304 ) & 0x00000001 ) )\r\nreturn true ;\r\nif ( F_3 ( V_5 , 0x400308 ) == 0x0050001c )\r\nreturn true ;\r\nreturn false ;\r\n}\r\nstatic void\r\nF_27 ( struct V_58 * V_59 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nF_15 ( V_5 , 0x1002d4 , 0x00000001 ) ;\r\n}\r\nstatic void\r\nF_28 ( struct V_58 * V_59 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nF_15 ( V_5 , 0x1002d0 , 0x00000001 ) ;\r\n}\r\nstatic void\r\nF_29 ( struct V_58 * V_59 , bool V_60 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nF_15 ( V_5 , 0x100210 , V_60 ? 0x80000000 : 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_30 ( struct V_58 * V_59 , bool V_60 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nF_15 ( V_5 , 0x1002dc , V_60 ? 0x00000001 : 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_31 ( struct V_58 * V_59 , T_1 V_61 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nvolatile T_1 V_62 = F_3 ( V_5 , 0 ) ; ( void ) V_62 ;\r\nF_17 ( ( V_61 + 500 ) / 1000 ) ;\r\n}\r\nstatic T_1\r\nF_32 ( struct V_58 * V_59 , int V_63 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nif ( V_63 <= 1 )\r\nreturn F_3 ( V_5 , 0x1002c0 + ( ( V_63 - 0 ) * 4 ) ) ;\r\nif ( V_63 <= 3 )\r\nreturn F_3 ( V_5 , 0x1002e0 + ( ( V_63 - 2 ) * 4 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_33 ( struct V_58 * V_59 , int V_63 , T_1 V_57 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nstruct V_64 * V_65 = V_64 ( V_5 ) ;\r\nif ( V_63 <= 1 ) {\r\nif ( V_65 -> V_66 -> V_67 > 1 )\r\nF_15 ( V_5 , 0x1002c8 + ( ( V_63 - 0 ) * 4 ) , V_57 ) ;\r\nF_15 ( V_5 , 0x1002c0 + ( ( V_63 - 0 ) * 4 ) , V_57 ) ;\r\n} else\r\nif ( V_63 <= 3 ) {\r\nif ( V_65 -> V_66 -> V_67 > 1 )\r\nF_15 ( V_5 , 0x1002e8 + ( ( V_63 - 2 ) * 4 ) , V_57 ) ;\r\nF_15 ( V_5 , 0x1002e0 + ( ( V_63 - 2 ) * 4 ) , V_57 ) ;\r\n}\r\n}\r\nstatic void\r\nF_34 ( struct V_58 * V_59 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nstruct V_44 * V_45 = V_59 -> V_68 ;\r\nT_1 V_15 ;\r\nV_15 = F_3 ( V_5 , 0x004000 ) ;\r\nif ( ! ( V_15 & 0x00000008 ) && V_45 -> V_51 . V_14 ) {\r\nF_15 ( V_5 , 0x004000 , ( V_15 |= 0x00000008 ) ) ;\r\nF_14 ( V_5 , 0x1110e0 , 0x00088000 , 0x00088000 ) ;\r\nF_15 ( V_5 , 0x004018 , 0x00001000 ) ;\r\nF_15 ( V_5 , 0x004000 , ( V_15 &= ~ 0x00000001 ) ) ;\r\nF_15 ( V_5 , 0x004004 , V_45 -> V_51 . V_14 ) ;\r\nF_15 ( V_5 , 0x004000 , ( V_15 |= 0x00000001 ) ) ;\r\nF_17 ( 64 ) ;\r\nF_15 ( V_5 , 0x004018 , 0x00005000 | V_45 -> V_69 ) ;\r\nF_17 ( 20 ) ;\r\n} else\r\nif ( ! V_45 -> V_51 . V_14 ) {\r\nF_14 ( V_5 , 0x004168 , 0x003f3040 , V_45 -> V_51 . V_3 ) ;\r\nF_15 ( V_5 , 0x004000 , ( V_15 |= 0x00000008 ) ) ;\r\nF_14 ( V_5 , 0x1110e0 , 0x00088000 , 0x00088000 ) ;\r\nF_15 ( V_5 , 0x004018 , 0x0000d000 | V_45 -> V_69 ) ;\r\n}\r\nif ( V_45 -> V_52 ) {\r\nif ( V_45 -> V_56 && ( V_45 -> V_52 [ 4 ] & 0x08 ) ) {\r\nT_1 V_70 = ( F_35 ( V_45 -> V_56 [ 5 ] ) << 8 ) |\r\nV_45 -> V_56 [ 5 ] ;\r\nT_1 V_71 = F_35 ( V_45 -> V_56 [ 7 ] ) ;\r\nT_1 V_72 = ( V_45 -> V_56 [ 9 ] & 0xf0 ) << 16 |\r\n( V_45 -> V_56 [ 3 ] & 0x0f ) << 16 |\r\n( V_45 -> V_56 [ 9 ] & 0x0f ) |\r\n0x80000000 ;\r\nF_15 ( V_5 , 0x1005a0 , V_70 ) ;\r\nF_15 ( V_5 , 0x1005a4 , V_71 ) ;\r\nF_15 ( V_5 , 0x10f804 , V_72 ) ;\r\nF_14 ( V_5 , 0x10053c , 0x00001000 , 0x00000000 ) ;\r\n} else {\r\nF_14 ( V_5 , 0x10053c , 0x00001000 , 0x00001000 ) ;\r\nF_14 ( V_5 , 0x10f804 , 0x80000000 , 0x00000000 ) ;\r\nF_14 ( V_5 , 0x100760 , 0x22222222 , V_45 -> V_73 ) ;\r\nF_14 ( V_5 , 0x1007a0 , 0x22222222 , V_45 -> V_73 ) ;\r\nF_14 ( V_5 , 0x1007e0 , 0x22222222 , V_45 -> V_73 ) ;\r\n}\r\n}\r\nif ( V_45 -> V_51 . V_14 ) {\r\nF_14 ( V_5 , 0x1110e0 , 0x00088000 , 0x00011000 ) ;\r\nF_15 ( V_5 , 0x004000 , ( V_15 &= ~ 0x00000008 ) ) ;\r\n}\r\n}\r\nstatic void\r\nF_36 ( struct V_58 * V_59 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nstruct V_44 * V_45 = V_59 -> V_68 ;\r\nstruct V_35 * V_36 = V_45 -> V_36 ;\r\nint V_74 ;\r\nfor ( V_74 = 0 ; V_74 < 9 ; V_74 ++ )\r\nF_15 ( V_5 , 0x100220 + ( V_74 * 4 ) , V_36 -> V_75 . V_22 [ V_74 ] ) ;\r\nif ( V_45 -> V_56 ) {\r\nT_1 V_57 = ( V_45 -> V_56 [ 2 ] & 0x08 ) ? 0x00000000 : 0x00001000 ;\r\nF_14 ( V_5 , 0x100200 , 0x00001000 , V_57 ) ;\r\n}\r\nif ( V_45 -> V_56 ) {\r\nT_1 V_76 = F_3 ( V_5 , 0x100714 ) & ~ 0xf0000010 ;\r\nT_1 V_77 = F_3 ( V_5 , 0x100718 ) & ~ 0x00000100 ;\r\nT_1 V_78 = F_3 ( V_5 , 0x10071c ) & ~ 0x00000100 ;\r\nif ( ( V_45 -> V_56 [ 2 ] & 0x20 ) )\r\nV_76 |= 0xf0000000 ;\r\nif ( ! ( V_45 -> V_56 [ 2 ] & 0x04 ) )\r\nV_76 |= 0x00000010 ;\r\nF_15 ( V_5 , 0x100714 , V_76 ) ;\r\nif ( V_45 -> V_56 [ 2 ] & 0x01 )\r\nV_78 |= 0x00000100 ;\r\nF_15 ( V_5 , 0x10071c , V_78 ) ;\r\nif ( V_45 -> V_56 [ 2 ] & 0x02 )\r\nV_77 |= 0x00000100 ;\r\nF_15 ( V_5 , 0x100718 , V_77 ) ;\r\nif ( V_45 -> V_56 [ 2 ] & 0x10 )\r\nF_15 ( V_5 , 0x111100 , 0x48000000 ) ;\r\n}\r\n}\r\nstatic void\r\nF_37 ( struct V_1 * V_2 , struct V_44 * V_45 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_58 V_59 = {\r\n. V_2 = V_2 ,\r\n. V_79 = F_27 ,\r\n. V_80 = F_28 ,\r\n. V_81 = F_29 ,\r\n. V_82 = F_30 ,\r\n. V_83 = F_31 ,\r\n. V_84 = F_32 ,\r\n. V_85 = F_33 ,\r\n. V_86 = F_34 ,\r\n. V_87 = F_36 ,\r\n. V_68 = V_45\r\n} ;\r\nT_1 V_15 ;\r\nif ( V_45 -> V_36 -> V_39 <= 750000 ) {\r\nV_45 -> V_69 = 0x10000000 ;\r\nV_45 -> V_73 = 0x22222222 ;\r\n}\r\nV_15 = F_3 ( V_5 , 0x004000 ) ;\r\nif ( V_15 & 0x00000008 ) {\r\nif ( V_45 -> V_51 . V_14 ) {\r\nF_14 ( V_5 , 0x004128 , 0x00000101 , 0x00000101 ) ;\r\nF_15 ( V_5 , 0x004004 , V_45 -> V_51 . V_14 ) ;\r\nF_15 ( V_5 , 0x004000 , ( V_15 |= 0x00000001 ) ) ;\r\nF_15 ( V_5 , 0x004000 , ( V_15 &= 0xffffffef ) ) ;\r\nF_16 ( V_5 , 0x004000 , 0x00020000 , 0x00020000 ) ;\r\nF_15 ( V_5 , 0x004000 , ( V_15 |= 0x00000010 ) ) ;\r\nF_15 ( V_5 , 0x004018 , 0x00005000 | V_45 -> V_69 ) ;\r\nF_15 ( V_5 , 0x004000 , ( V_15 |= 0x00000004 ) ) ;\r\n}\r\n} else {\r\nT_1 V_88 = 0x00000101 ;\r\nif ( V_45 -> V_51 . V_3 )\r\nV_88 |= V_45 -> V_51 . V_3 ;\r\nelse\r\nV_88 |= 0x00080000 ;\r\nF_14 ( V_5 , 0x004168 , 0x003f3141 , V_15 ) ;\r\n}\r\nif ( V_45 -> V_56 ) {\r\nif ( V_45 -> V_56 [ 2 ] & 0x10 ) {\r\nF_14 ( V_5 , 0x111104 , 0x00000600 , 0x00000000 ) ;\r\n} else {\r\nF_14 ( V_5 , 0x111100 , 0x40000000 , 0x40000000 ) ;\r\nF_14 ( V_5 , 0x111104 , 0x00000180 , 0x00000000 ) ;\r\n}\r\n}\r\nif ( V_45 -> V_52 && ! ( V_45 -> V_52 [ 4 ] & 0x02 ) )\r\nF_14 ( V_5 , 0x100200 , 0x00000800 , 0x00000000 ) ;\r\nF_15 ( V_5 , 0x611200 , 0x00003300 ) ;\r\nif ( ! ( V_45 -> V_56 [ 2 ] & 0x10 ) )\r\nF_15 ( V_5 , 0x111100 , 0x4c020000 ) ;\r\nF_38 ( & V_59 , V_45 -> V_36 ) ;\r\nF_15 ( V_5 , 0x611200 , 0x00003330 ) ;\r\nif ( V_45 -> V_52 && ( V_45 -> V_52 [ 4 ] & 0x02 ) )\r\nF_14 ( V_5 , 0x100200 , 0x00000800 , 0x00000800 ) ;\r\nif ( V_45 -> V_56 ) {\r\nif ( V_45 -> V_56 [ 2 ] & 0x10 ) {\r\nF_14 ( V_5 , 0x111104 , 0x00000180 , 0x00000180 ) ;\r\nF_14 ( V_5 , 0x111100 , 0x40000000 , 0x00000000 ) ;\r\n} else {\r\nF_14 ( V_5 , 0x111104 , 0x00000600 , 0x00000600 ) ;\r\n}\r\n}\r\nif ( V_45 -> V_51 . V_14 ) {\r\nF_14 ( V_5 , 0x004168 , 0x00000001 , 0x00000000 ) ;\r\nF_14 ( V_5 , 0x004168 , 0x00000100 , 0x00000000 ) ;\r\n} else {\r\nF_14 ( V_5 , 0x004000 , 0x00000001 , 0x00000000 ) ;\r\nF_14 ( V_5 , 0x004128 , 0x00000001 , 0x00000000 ) ;\r\nF_14 ( V_5 , 0x004128 , 0x00000100 , 0x00000000 ) ;\r\n}\r\n}\r\nint\r\nF_39 ( struct V_1 * V_2 , void * V_89 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_8 * V_9 = V_8 ( V_2 ) ;\r\nstruct V_44 * V_45 = V_89 ;\r\nint V_29 = - V_90 ;\r\nF_15 ( V_5 , 0x400324 , 0x00000000 ) ;\r\nF_15 ( V_5 , 0x400328 , 0x0050001c ) ;\r\nif ( ! F_40 ( V_5 , F_26 , V_2 ) ) {\r\nF_10 ( V_9 , L_4 ) ;\r\ngoto V_91;\r\n}\r\nF_14 ( V_5 , 0x002504 , 0x00000001 , 0x00000001 ) ;\r\nif ( ! F_16 ( V_5 , 0x002504 , 0x00000010 , 0x00000010 ) ) {\r\nF_10 ( V_9 , L_5 ) ;\r\ngoto V_91;\r\n}\r\nF_13 ( V_2 , 0x00 , 0x004200 , & V_45 -> V_49 ) ;\r\nF_13 ( V_2 , 0x01 , 0x004220 , & V_45 -> V_11 ) ;\r\nF_18 ( V_2 , 0x20 , & V_45 -> V_40 ) ;\r\nF_18 ( V_2 , 0x21 , & V_45 -> V_41 ) ;\r\nif ( V_45 -> V_51 . V_3 || V_45 -> V_51 . V_14 )\r\nF_37 ( V_2 , V_45 ) ;\r\nV_29 = 0 ;\r\nV_91:\r\nF_14 ( V_5 , 0x002504 , 0x00000001 , 0x00000000 ) ;\r\nF_15 ( V_5 , 0x400324 , 0x00000000 ) ;\r\nF_15 ( V_5 , 0x400328 , 0x0070009c ) ;\r\nif ( F_3 ( V_5 , 0x400308 ) == 0x0050001c )\r\nF_14 ( V_5 , 0x400824 , 0x10000000 , 0x10000000 ) ;\r\nF_25 ( V_45 ) ;\r\nreturn V_29 ;\r\n}
