Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 16:22:01 2024
| Host         : DESKTOP-FC0OD32 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CB4CLED_bd_wrapper_timing_summary_routed.rpt -pb CB4CLED_bd_wrapper_timing_summary_routed.pb -rpx CB4CLED_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CB4CLED_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CB4CLED_bd_i/clk/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.694        0.000                      0                 2589        0.021        0.000                      0                 2589        4.020        0.000                       0                  1315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.694        0.000                      0                 2589        0.021        0.000                      0                 2589        4.020        0.000                       0                  1315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 1.347ns (22.113%)  route 4.744ns (77.887%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.651     2.945    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X40Y93         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=146, routed)         1.434     4.798    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X36Y84         LUT4 (Prop_lut4_I2_O)        0.323     5.121 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=27, routed)          1.337     6.458    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.328     6.786 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.338     7.124    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_3
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.248 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.735     7.983    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.153     8.136 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.900     9.036    CB4CLED_bd_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.562    12.742    CB4CLED_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    12.971    
                         clock uncertainty           -0.154    12.817    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.086    11.731    CB4CLED_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 1.090ns (16.757%)  route 5.415ns (83.243%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.651     2.945    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X40Y93         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=146, routed)         2.277     5.641    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X30Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.940 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_3/O
                         net (fo=30, routed)          1.948     7.888    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[0]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.012 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_5/O
                         net (fo=1, routed)           0.593     8.604    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.728 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3/O
                         net (fo=2, routed)           0.597     9.326    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3_n_0
    SLICE_X38Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.450 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     9.450    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg_1
    SLICE_X38Y95         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.479    12.658    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y95         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDRE (Setup_fdre_C_D)        0.079    12.812    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.119ns (17.126%)  route 5.415ns (82.874%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.651     2.945    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X40Y93         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=146, routed)         2.277     5.641    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X30Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.940 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_3/O
                         net (fo=30, routed)          1.948     7.888    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[0]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.012 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_5/O
                         net (fo=1, routed)           0.593     8.604    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.728 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3/O
                         net (fo=2, routed)           0.597     9.326    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3_n_0
    SLICE_X38Y95         LUT3 (Prop_lut3_I1_O)        0.153     9.479 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     9.479    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_0
    SLICE_X38Y95         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.479    12.658    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y95         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDRE (Setup_fdre_C_D)        0.118    12.851    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 1.695ns (27.568%)  route 4.453ns (72.432%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.651     2.945    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X40Y93         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=146, routed)         1.105     4.469    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[3]
    SLICE_X37Y91         LUT4 (Prop_lut4_I3_O)        0.322     4.791 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_8/O
                         net (fo=5, routed)           0.745     5.536    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_1
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.326     5.862 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.444     6.307    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_3
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.431 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.605     7.036    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.150     7.186 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.993     8.179    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X35Y100        LUT4 (Prop_lut4_I0_O)        0.354     8.533 r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.560     9.093    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X33Y100        FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.654    12.833    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y100        FDRE (Setup_fdre_C_D)       -0.269    12.539    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 2.021ns (31.688%)  route 4.357ns (68.312%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.651     2.945    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X40Y93         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=146, routed)         1.105     4.469    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[3]
    SLICE_X37Y91         LUT4 (Prop_lut4_I3_O)        0.322     4.791 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_8/O
                         net (fo=5, routed)           0.745     5.536    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_1
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.326     5.862 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.444     6.307    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_3
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.431 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.605     7.036    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.150     7.186 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.993     8.179    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X35Y100        LUT4 (Prop_lut4_I0_O)        0.354     8.533 r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.464     8.997    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X35Y100        LUT4 (Prop_lut4_I2_O)        0.326     9.323 r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.323    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.655    12.834    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X35Y100        FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y100        FDRE (Setup_fdre_C_D)        0.031    12.840    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.082ns (18.104%)  route 4.894ns (81.896%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.651     2.945    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X40Y93         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=146, routed)         2.277     5.641    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X30Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.940 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_3/O
                         net (fo=30, routed)          1.052     6.992    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[0]_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.116 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_5/O
                         net (fo=1, routed)           0.670     7.786    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_5_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.910 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=2, routed)           0.427     8.337    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X36Y87         LUT3 (Prop_lut3_I0_O)        0.116     8.453 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.468     8.921    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X38Y88         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.476    12.655    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y88         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)       -0.235    12.495    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.966ns (15.842%)  route 5.132ns (84.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.651     2.945    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X40Y93         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=146, routed)         2.277     5.641    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X30Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.940 f  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_3/O
                         net (fo=30, routed)          1.724     7.664    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[0]_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.788 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2/O
                         net (fo=1, routed)           0.659     8.446    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I2_O)        0.124     8.570 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.472     9.043    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X30Y87         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.521    12.700    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y87         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.028    12.747    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 CB4CLED_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.608ns (29.071%)  route 3.923ns (70.929%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.737     3.031    CB4CLED_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          2.253     6.618    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=6, routed)           1.163     7.905    CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X47Y88         LUT5 (Prop_lut5_I2_O)        0.150     8.055 r  CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.507     8.562    CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.472    12.651    CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y86         FDRE                                         r  CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.413    12.313    CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 CB4CLED_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.608ns (29.071%)  route 3.923ns (70.929%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.737     3.031    CB4CLED_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          2.253     6.618    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=6, routed)           1.163     7.905    CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X47Y88         LUT5 (Prop_lut5_I2_O)        0.150     8.055 r  CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.507     8.562    CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.472    12.651    CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y86         FDRE                                         r  CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.413    12.313    CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 CB4CLED_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.608ns (29.071%)  route 3.923ns (70.929%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.737     3.031    CB4CLED_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          2.253     6.618    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=6, routed)           1.163     7.905    CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X47Y88         LUT5 (Prop_lut5_I2_O)        0.150     8.055 r  CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.507     8.562    CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.472    12.651    CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y86         FDRE                                         r  CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.413    12.313    CB4CLED_bd_i/up/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  3.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.576%)  route 0.155ns (52.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.659     0.995    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.155     1.291    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y98         SRL16E                                       r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.845     1.211    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.207ns (43.313%)  route 0.271ns (56.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.559     0.895    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.271     1.330    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X33Y100        LUT4 (Prop_lut4_I1_O)        0.043     1.373 r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]_i_1/O
                         net (fo=1, routed)           0.000     1.373    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]_i_1_n_0
    SLICE_X33Y100        FDSE                                         r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.912     1.278    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X33Y100        FDSE                                         r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDSE (Hold_fdse_C_D)         0.107     1.350    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.549%)  route 0.271ns (56.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.559     0.895    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.271     1.330    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X33Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.375 r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.375    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0]_i_1_n_0
    SLICE_X33Y100        FDSE                                         r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.912     1.278    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X33Y100        FDSE                                         r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDSE (Hold_fdse_C_D)         0.092     1.335    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.981%)  route 0.218ns (51.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.551     0.887    CB4CLED_bd_i/TC/U0/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.218     1.268    CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.313 r  CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.313    CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[0]_i_1_n_0
    SLICE_X43Y92         FDRE                                         r  CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.823     1.189    CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y92         FDRE                                         r  CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.091     1.245    CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.573     0.909    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y87         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.116     1.189    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X30Y89         SRLC32E                                      r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.842     1.208    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.575     0.911    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y90         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.119     1.158    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y90         SRLC32E                                      r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.843     1.209    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.053    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.555     0.891    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y87         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.166     1.197    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X34Y88         SRLC32E                                      r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.823     1.189    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.551     0.887    CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=2, routed)           0.063     1.091    CB4CLED_bd_i/TC/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.136 r  CB4CLED_bd_i/TC/U0/gpio_core_1/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.136    CB4CLED_bd_i/TC/U0/ip2bus_data[31]
    SLICE_X50Y91         FDRE                                         r  CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.819     1.185    CB4CLED_bd_i/TC/U0/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.285     0.900    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.121     1.021    CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.551     0.887    CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=2, routed)           0.065     1.093    CB4CLED_bd_i/TC/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg
    SLICE_X50Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.138 r  CB4CLED_bd_i/TC/U0/gpio_core_1/ip2bus_data_i_D1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.138    CB4CLED_bd_i/TC/U0/ip2bus_data[0]
    SLICE_X50Y91         FDRE                                         r  CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.819     1.185    CB4CLED_bd_i/TC/U0/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[0]/C
                         clock pessimism             -0.285     0.900    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.121     1.021    CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.575     0.911    CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y90         FDRE                                         r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  CB4CLED_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.110     1.162    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X30Y91         SRLC32E                                      r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.843     1.209    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y91    CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y91    CB4CLED_bd_i/TC/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y92    CB4CLED_bd_i/TC/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y92    CB4CLED_bd_i/TC/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X44Y93    CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y93    CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y93    CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y93    CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y93    CB4CLED_bd_i/TC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    CB4CLED_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.266ns  (logic 0.704ns (21.553%)  route 2.562ns (78.447%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           0.963     1.419    CB4CLED_bd_i/CB4CLED_0/inst/Q[0]
    SLICE_X45Y85         LUT4 (Prop_lut4_I3_O)        0.124     1.543 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.886     2.429    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0_i_1_n_0
    SLICE_X44Y85         LUT5 (Prop_lut5_I2_O)        0.124     2.553 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[2]_INST_0/O
                         net (fo=2, routed)           0.713     3.266    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X38Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.471     2.650    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.168%)  route 2.296ns (79.832%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/Q
                         net (fo=6, routed)           1.661     2.117    CB4CLED_bd_i/CB4CLED_0/inst/Q[3]
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.241 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0/O
                         net (fo=2, routed)           0.635     2.876    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X37Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.471     2.650    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           1.400     1.856    CB4CLED_bd_i/CB4CLED_0/inst/Q[0]
    SLICE_X47Y87         LUT5 (Prop_lut5_I1_O)        0.124     1.980 r  CB4CLED_bd_i/CB4CLED_0/inst/TC_INST_0/O
                         net (fo=2, routed)           0.651     2.631    CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X50Y90         FDRE                                         r  CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.464     2.643    CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.580ns (23.734%)  route 1.864ns (76.266%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           1.400     1.856    CB4CLED_bd_i/CB4CLED_0/inst/Q[0]
    SLICE_X47Y87         LUT5 (Prop_lut5_I1_O)        0.124     1.980 r  CB4CLED_bd_i/CB4CLED_0/inst/TC_INST_0/O
                         net (fo=2, routed)           0.464     2.444    CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X44Y89         FDRE                                         r  CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.476     2.655    CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.423ns  (logic 0.580ns (23.932%)  route 1.843ns (76.068%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/Q
                         net (fo=6, routed)           1.197     1.653    CB4CLED_bd_i/CB4CLED_0/inst/Q[3]
    SLICE_X47Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.777 r  CB4CLED_bd_i/CB4CLED_0/inst/ceo_INST_0/O
                         net (fo=1, routed)           0.647     2.423    CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X48Y91         FDRE                                         r  CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.476     2.655    CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.315ns  (logic 0.580ns (25.057%)  route 1.735ns (74.943%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           1.141     1.597    CB4CLED_bd_i/CB4CLED_0/inst/Q[0]
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.124     1.721 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[0]_INST_0/O
                         net (fo=2, routed)           0.594     2.315    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y83         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.472     2.651    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y83         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.156ns  (logic 0.580ns (26.899%)  route 1.576ns (73.101%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           0.746     1.202    CB4CLED_bd_i/CB4CLED_0/inst/Q[0]
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.326 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[1]_INST_0/O
                         net (fo=2, routed)           0.831     2.156    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X38Y83         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.472     2.651    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y83         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.032ns  (logic 0.456ns (22.436%)  route 1.576ns (77.564%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/Q
                         net (fo=6, routed)           1.576     2.032    CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X44Y83         FDRE                                         r  CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.471     2.650    CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y83         FDRE                                         r  CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.748ns  (logic 0.456ns (26.084%)  route 1.292ns (73.916%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/Q
                         net (fo=9, routed)           1.292     1.748    CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X36Y80         FDRE                                         r  CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.468     2.647    CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y80         FDRE                                         r  CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.467ns  (logic 0.124ns (8.452%)  route 1.343ns (91.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.343     1.343    CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.467 r  CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.467    CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y101        FDRE                                         r  CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.654     2.833    CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.041%)  route 0.240ns (62.959%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/Q
                         net (fo=7, routed)           0.240     0.381    CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X44Y80         FDRE                                         r  CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.814     1.180    CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y80         FDRE                                         r  CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.205%)  route 0.260ns (64.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           0.260     0.401    CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y82         FDRE                                         r  CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.816     1.182    CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y82         FDRE                                         r  CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.744%)  route 0.265ns (65.256%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/Q
                         net (fo=6, routed)           0.265     0.406    CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X40Y79         FDRE                                         r  CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.813     1.179    CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.000%)  route 0.286ns (67.000%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/Q
                         net (fo=7, routed)           0.286     0.427    CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X40Y78         FDRE                                         r  CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.812     1.178    CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y78         FDRE                                         r  CB4CLED_bd_i/int_CS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.160%)  route 0.360ns (71.840%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/Q
                         net (fo=9, routed)           0.360     0.501    CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X44Y81         FDRE                                         r  CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.815     1.181    CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y81         FDRE                                         r  CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.072%)  route 0.361ns (71.928%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           0.361     0.502    CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X46Y82         FDRE                                         r  CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.816     1.182    CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y82         FDRE                                         r  CB4CLED_bd_i/count/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.181%)  route 0.392ns (67.819%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/Q
                         net (fo=9, routed)           0.221     0.362    CB4CLED_bd_i/CB4CLED_0/inst/Q[1]
    SLICE_X47Y87         LUT5 (Prop_lut5_I0_O)        0.045     0.407 r  CB4CLED_bd_i/CB4CLED_0/inst/TC_INST_0/O
                         net (fo=2, routed)           0.171     0.578    CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X44Y89         FDRE                                         r  CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.822     1.188    CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.898%)  route 0.416ns (69.102%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/Q
                         net (fo=7, routed)           0.160     0.301    CB4CLED_bd_i/CB4CLED_0/inst/Q[2]
    SLICE_X44Y85         LUT5 (Prop_lut5_I3_O)        0.045     0.346 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[2]_INST_0/O
                         net (fo=2, routed)           0.256     0.602    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X38Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.816     1.182    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.629%)  route 0.421ns (69.371%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/Q
                         net (fo=9, routed)           0.166     0.307    CB4CLED_bd_i/CB4CLED_0/inst/Q[1]
    SLICE_X47Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.352 r  CB4CLED_bd_i/CB4CLED_0/inst/ceo_INST_0/O
                         net (fo=1, routed)           0.255     0.607    CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X48Y91         FDRE                                         r  CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.823     1.189    CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.045ns (7.316%)  route 0.570ns (92.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.570     0.570    CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.615 r  CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.615    CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y101        FDRE                                         r  CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.911     1.277    CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  CB4CLED_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.396ns  (logic 0.766ns (22.553%)  route 2.630ns (77.447%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.646     2.940    CB4CLED_bd_i/ce/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y86         FDRE                                         r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           1.031     4.489    CB4CLED_bd_i/CB4CLED_0/inst/ce
    SLICE_X45Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.613 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.886     5.499    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0_i_1_n_0
    SLICE_X44Y85         LUT5 (Prop_lut5_I2_O)        0.124     5.623 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[2]_INST_0/O
                         net (fo=2, routed)           0.713     6.336    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X38Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.471     2.650    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.929ns  (logic 0.766ns (26.155%)  route 2.163ns (73.845%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.646     2.940    CB4CLED_bd_i/ce/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y86         FDRE                                         r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           1.031     4.489    CB4CLED_bd_i/CB4CLED_0/inst/ce
    SLICE_X45Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.613 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.497     5.110    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0_i_1_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.234 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0/O
                         net (fo=2, routed)           0.635     5.869    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X37Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.471     2.650    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/load/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.353ns  (logic 0.580ns (24.652%)  route 1.773ns (75.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.650     2.944    CB4CLED_bd_i/load/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y91         FDRE                                         r  CB4CLED_bd_i/load/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  CB4CLED_bd_i/load/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           1.179     4.579    CB4CLED_bd_i/CB4CLED_0/inst/load
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.703 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[0]_INST_0/O
                         net (fo=2, routed)           0.594     5.297    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y83         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.472     2.651    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y83         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.332ns  (logic 0.642ns (27.527%)  route 1.690ns (72.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.646     2.940    CB4CLED_bd_i/ce/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y86         FDRE                                         r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.860     4.318    CB4CLED_bd_i/CB4CLED_0/inst/ce
    SLICE_X44Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.442 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[1]_INST_0/O
                         net (fo=2, routed)           0.831     5.272    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X38Y83         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.472     2.651    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y83         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.245ns  (logic 0.580ns (25.834%)  route 1.665ns (74.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.645     2.939    CB4CLED_bd_i/up/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           1.014     4.409    CB4CLED_bd_i/CB4CLED_0/inst/up
    SLICE_X47Y87         LUT5 (Prop_lut5_I2_O)        0.124     4.533 r  CB4CLED_bd_i/CB4CLED_0/inst/TC_INST_0/O
                         net (fo=2, routed)           0.651     5.184    CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X50Y90         FDRE                                         r  CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.464     2.643    CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.058ns  (logic 0.580ns (28.188%)  route 1.478ns (71.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.645     2.939    CB4CLED_bd_i/up/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           1.014     4.409    CB4CLED_bd_i/CB4CLED_0/inst/up
    SLICE_X47Y87         LUT5 (Prop_lut5_I2_O)        0.124     4.533 r  CB4CLED_bd_i/CB4CLED_0/inst/TC_INST_0/O
                         net (fo=2, routed)           0.464     4.997    CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X44Y89         FDRE                                         r  CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.476     2.655    CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.880%)  route 1.428ns (71.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.645     2.939    CB4CLED_bd_i/up/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.781     4.176    CB4CLED_bd_i/CB4CLED_0/inst/up
    SLICE_X47Y86         LUT6 (Prop_lut6_I3_O)        0.124     4.300 r  CB4CLED_bd_i/CB4CLED_0/inst/ceo_INST_0/O
                         net (fo=1, routed)           0.647     4.947    CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X48Y91         FDRE                                         r  CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.476     2.655    CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.113%)  route 0.422ns (66.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.552     0.888    CB4CLED_bd_i/ce/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y86         FDRE                                         r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.190     1.242    CB4CLED_bd_i/CB4CLED_0/inst/ce
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.287 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[0]_INST_0/O
                         net (fo=2, routed)           0.232     1.519    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y83         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.817     1.183    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y83         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.776%)  route 0.460ns (71.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.552     0.888    CB4CLED_bd_i/loadDat/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.212     1.240    CB4CLED_bd_i/CB4CLED_0/inst/loadDat[3]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.285 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0/O
                         net (fo=2, routed)           0.249     1.534    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X37Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.816     1.182    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.209ns (28.971%)  route 0.512ns (71.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.552     0.888    CB4CLED_bd_i/ce/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y86         FDRE                                         r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.257     1.309    CB4CLED_bd_i/CB4CLED_0/inst/ce
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.354 r  CB4CLED_bd_i/CB4CLED_0/inst/ceo_INST_0/O
                         net (fo=1, routed)           0.255     1.609    CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X48Y91         FDRE                                         r  CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.823     1.189    CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  CB4CLED_bd_i/ceo/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.552     0.888    CB4CLED_bd_i/loadDat/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.219     1.247    CB4CLED_bd_i/CB4CLED_0/inst/loadDat[1]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.292 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[1]_INST_0/O
                         net (fo=2, routed)           0.324     1.616    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X38Y83         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.817     1.183    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y83         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.181%)  route 0.553ns (74.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.552     0.888    CB4CLED_bd_i/loadDat/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.296     1.325    CB4CLED_bd_i/CB4CLED_0/inst/loadDat[2]
    SLICE_X44Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.370 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[2]_INST_0/O
                         net (fo=2, routed)           0.256     1.626    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X38Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.816     1.182    CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y82         FDRE                                         r  CB4CLED_bd_i/int_NS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.746%)  route 0.566ns (75.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.551     0.887    CB4CLED_bd_i/up/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.395     1.423    CB4CLED_bd_i/CB4CLED_0/inst/up
    SLICE_X47Y87         LUT5 (Prop_lut5_I2_O)        0.045     1.468 r  CB4CLED_bd_i/CB4CLED_0/inst/TC_INST_0/O
                         net (fo=2, routed)           0.171     1.638    CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X44Y89         FDRE                                         r  CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.822     1.188    CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  CB4CLED_bd_i/int_intTC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.247%)  route 0.650ns (77.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.551     0.887    CB4CLED_bd_i/up/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  CB4CLED_bd_i/up/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.395     1.423    CB4CLED_bd_i/CB4CLED_0/inst/up
    SLICE_X47Y87         LUT5 (Prop_lut5_I2_O)        0.045     1.468 r  CB4CLED_bd_i/CB4CLED_0/inst/TC_INST_0/O
                         net (fo=2, routed)           0.255     1.723    CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X50Y90         FDRE                                         r  CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.819     1.185    CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  CB4CLED_bd_i/TC/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 4.028ns (48.347%)  route 4.304ns (51.653%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/Q
                         net (fo=7, routed)           4.304     4.760    count_ext_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     8.332 r  count_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.332    count_ext[2]
    N16                                                               r  count_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.222ns  (logic 3.986ns (48.478%)  route 4.236ns (51.522%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           4.236     4.692    count_ext_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     8.222 r  count_ext_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.222    count_ext[0]
    R14                                                               r  count_ext[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.749ns  (logic 4.013ns (51.794%)  route 3.735ns (48.206%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/Q
                         net (fo=9, routed)           3.735     4.191    count_ext_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     7.749 r  count_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.749    count_ext[1]
    P14                                                               r  count_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 4.037ns (52.329%)  route 3.678ns (47.671%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/Q
                         net (fo=6, routed)           3.678     4.134    count_ext_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581     7.715 r  count_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.715    count_ext[3]
    M14                                                               r  count_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.635ns  (logic 0.580ns (22.009%)  route 2.055ns (77.991%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/Q
                         net (fo=6, routed)           1.661     2.117    CB4CLED_bd_i/CB4CLED_0/inst/Q[3]
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.241 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0/O
                         net (fo=2, routed)           0.394     2.635    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.553ns  (logic 0.704ns (27.576%)  route 1.849ns (72.424%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           0.963     1.419    CB4CLED_bd_i/CB4CLED_0/inst/Q[0]
    SLICE_X45Y85         LUT4 (Prop_lut4_I3_O)        0.124     1.543 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.886     2.429    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0_i_1_n_0
    SLICE_X44Y85         LUT5 (Prop_lut5_I2_O)        0.124     2.553 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[2]_INST_0/O
                         net (fo=2, routed)           0.000     2.553    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[2]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.071ns  (logic 0.580ns (28.012%)  route 1.491ns (71.988%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           1.141     1.597    CB4CLED_bd_i/CB4CLED_0/inst/Q[0]
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.124     1.721 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[0]_INST_0/O
                         net (fo=2, routed)           0.350     2.071    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[0]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.933ns  (logic 0.580ns (30.008%)  route 1.353ns (69.992%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           0.746     1.202    CB4CLED_bd_i/CB4CLED_0/inst/Q[0]
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.326 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[1]_INST_0/O
                         net (fo=2, routed)           0.607     1.933    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[1]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.835%)  route 0.160ns (46.165%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/Q
                         net (fo=7, routed)           0.160     0.301    CB4CLED_bd_i/CB4CLED_0/inst/Q[2]
    SLICE_X44Y85         LUT5 (Prop_lut5_I3_O)        0.045     0.346 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[2]_INST_0/O
                         net (fo=2, routed)           0.000     0.346    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[2]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.186ns (33.511%)  route 0.369ns (66.489%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/Q
                         net (fo=7, routed)           0.238     0.379    CB4CLED_bd_i/CB4CLED_0/inst/Q[2]
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.424 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0/O
                         net (fo=2, routed)           0.131     0.555    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.186ns (27.627%)  route 0.487ns (72.373%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/Q
                         net (fo=9, routed)           0.281     0.422    CB4CLED_bd_i/CB4CLED_0/inst/Q[1]
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.467 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[1]_INST_0/O
                         net (fo=2, routed)           0.206     0.673    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[1]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.186ns (24.716%)  route 0.567ns (75.284%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           0.437     0.578    CB4CLED_bd_i/CB4CLED_0/inst/Q[0]
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.045     0.623 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[0]_INST_0/O
                         net (fo=2, routed)           0.130     0.753    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[0]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.422ns (52.005%)  route 1.313ns (47.995%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/Q
                         net (fo=6, routed)           1.313     1.454    count_ext_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.735 r  count_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.735    count_ext[3]
    M14                                                               r  count_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.806ns  (logic 1.399ns (49.850%)  route 1.407ns (50.150%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/Q
                         net (fo=9, routed)           1.407     1.548    count_ext_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     2.806 r  count_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.806    count_ext[1]
    P14                                                               r  count_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.984ns  (logic 1.372ns (45.972%)  route 1.612ns (54.028%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/Q
                         net (fo=8, routed)           1.612     1.753    count_ext_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     2.984 r  count_ext_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.984    count_ext[0]
    R14                                                               r  count_ext[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.074ns  (logic 1.414ns (45.998%)  route 1.660ns (54.002%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/Q
                         net (fo=7, routed)           1.660     1.801    count_ext_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.074 r  count_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.074    count_ext[2]
    N16                                                               r  count_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.688ns  (logic 0.766ns (28.496%)  route 1.922ns (71.504%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.646     2.940    CB4CLED_bd_i/ce/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y86         FDRE                                         r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           1.031     4.489    CB4CLED_bd_i/CB4CLED_0/inst/ce
    SLICE_X45Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.613 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.497     5.110    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0_i_1_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.234 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0/O
                         net (fo=2, routed)           0.394     5.628    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.683ns  (logic 0.766ns (28.550%)  route 1.917ns (71.450%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.646     2.940    CB4CLED_bd_i/ce/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y86         FDRE                                         r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           1.031     4.489    CB4CLED_bd_i/CB4CLED_0/inst/ce
    SLICE_X45Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.613 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.886     5.499    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0_i_1_n_0
    SLICE_X44Y85         LUT5 (Prop_lut5_I2_O)        0.124     5.623 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[2]_INST_0/O
                         net (fo=2, routed)           0.000     5.623    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[2]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/load/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.109ns  (logic 0.580ns (27.506%)  route 1.529ns (72.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.650     2.944    CB4CLED_bd_i/load/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y91         FDRE                                         r  CB4CLED_bd_i/load/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  CB4CLED_bd_i/load/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           1.179     4.579    CB4CLED_bd_i/CB4CLED_0/inst/load
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.703 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[0]_INST_0/O
                         net (fo=2, routed)           0.350     5.053    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[0]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.109ns  (logic 0.642ns (30.443%)  route 1.467ns (69.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.646     2.940    CB4CLED_bd_i/ce/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y86         FDRE                                         r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.860     4.318    CB4CLED_bd_i/CB4CLED_0/inst/ce
    SLICE_X44Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.442 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[1]_INST_0/O
                         net (fo=2, routed)           0.607     5.049    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[1]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.464ns  (logic 0.456ns (31.140%)  route 1.008ns (68.860%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.651     2.945    CB4CLED_bd_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y94         FDRE                                         r  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           1.008     4.409    CB4CLED_bd_i/CB4CLED_0/inst/rst
    SLICE_X44Y85         FDCE                                         f  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.464ns  (logic 0.456ns (31.140%)  route 1.008ns (68.860%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.651     2.945    CB4CLED_bd_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y94         FDRE                                         r  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           1.008     4.409    CB4CLED_bd_i/CB4CLED_0/inst/rst
    SLICE_X44Y85         FDCE                                         f  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.464ns  (logic 0.456ns (31.140%)  route 1.008ns (68.860%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.651     2.945    CB4CLED_bd_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y94         FDRE                                         r  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           1.008     4.409    CB4CLED_bd_i/CB4CLED_0/inst/rst
    SLICE_X44Y85         FDCE                                         f  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.464ns  (logic 0.456ns (31.140%)  route 1.008ns (68.860%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        1.651     2.945    CB4CLED_bd_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y94         FDRE                                         r  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           1.008     4.409    CB4CLED_bd_i/CB4CLED_0/inst/rst
    SLICE_X44Y85         FDCE                                         f  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.575%)  route 0.296ns (61.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.552     0.888    CB4CLED_bd_i/loadDat/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.296     1.325    CB4CLED_bd_i/CB4CLED_0/inst/loadDat[2]
    SLICE_X44Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.370 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[2]_INST_0/O
                         net (fo=2, routed)           0.000     1.370    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[2]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.186ns (35.175%)  route 0.343ns (64.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.552     0.888    CB4CLED_bd_i/loadDat/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.212     1.240    CB4CLED_bd_i/CB4CLED_0/inst/loadDat[3]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.285 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]_INST_0/O
                         net (fo=2, routed)           0.131     1.416    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[3]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.209ns (39.506%)  route 0.320ns (60.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.552     0.888    CB4CLED_bd_i/ce/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y86         FDRE                                         r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  CB4CLED_bd_i/ce/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.190     1.242    CB4CLED_bd_i/CB4CLED_0/inst/ce
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.287 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[0]_INST_0/O
                         net (fo=2, routed)           0.130     1.417    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[0]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.141ns (25.855%)  route 0.404ns (74.145%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.556     0.892    CB4CLED_bd_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y94         FDRE                                         r  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.404     1.437    CB4CLED_bd_i/CB4CLED_0/inst/rst
    SLICE_X44Y85         FDCE                                         f  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.141ns (25.855%)  route 0.404ns (74.145%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.556     0.892    CB4CLED_bd_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y94         FDRE                                         r  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.404     1.437    CB4CLED_bd_i/CB4CLED_0/inst/rst
    SLICE_X44Y85         FDCE                                         f  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.141ns (25.855%)  route 0.404ns (74.145%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.556     0.892    CB4CLED_bd_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y94         FDRE                                         r  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.404     1.437    CB4CLED_bd_i/CB4CLED_0/inst/rst
    SLICE_X44Y85         FDCE                                         f  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.141ns (25.855%)  route 0.404ns (74.145%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.556     0.892    CB4CLED_bd_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y94         FDRE                                         r  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  CB4CLED_bd_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.404     1.437    CB4CLED_bd_i/CB4CLED_0/inst/rst
    SLICE_X44Y85         FDCE                                         f  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.186ns (30.449%)  route 0.425ns (69.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CB4CLED_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CB4CLED_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CB4CLED_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1315, routed)        0.552     0.888    CB4CLED_bd_i/loadDat/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  CB4CLED_bd_i/loadDat/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.219     1.247    CB4CLED_bd_i/CB4CLED_0/inst/loadDat[1]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.292 r  CB4CLED_bd_i/CB4CLED_0/inst/int_NS[1]_INST_0/O
                         net (fo=2, routed)           0.206     1.498    CB4CLED_bd_i/CB4CLED_0/inst/int_NS[1]
    SLICE_X44Y85         FDCE                                         r  CB4CLED_bd_i/CB4CLED_0/inst/CS_reg[1]/D
  -------------------------------------------------------------------    -------------------





