|sisa
CLOCK_50 => MemoryController:mem0.CLOCK_50
CLOCK_50 => counter[0].CLK
CLOCK_50 => counter[1].CLK
CLOCK_50 => counter[2].CLK
CLOCK_50 => controladores_io:io0.CLOCK_50
CLOCK_50 => keyboard_controller:kb.clk
CLOCK_50 => vga_controller:vga_con.clk_50mhz
SRAM_ADDR[0] <= MemoryController:mem0.SRAM_ADDR[0]
SRAM_ADDR[1] <= MemoryController:mem0.SRAM_ADDR[1]
SRAM_ADDR[2] <= MemoryController:mem0.SRAM_ADDR[2]
SRAM_ADDR[3] <= MemoryController:mem0.SRAM_ADDR[3]
SRAM_ADDR[4] <= MemoryController:mem0.SRAM_ADDR[4]
SRAM_ADDR[5] <= MemoryController:mem0.SRAM_ADDR[5]
SRAM_ADDR[6] <= MemoryController:mem0.SRAM_ADDR[6]
SRAM_ADDR[7] <= MemoryController:mem0.SRAM_ADDR[7]
SRAM_ADDR[8] <= MemoryController:mem0.SRAM_ADDR[8]
SRAM_ADDR[9] <= MemoryController:mem0.SRAM_ADDR[9]
SRAM_ADDR[10] <= MemoryController:mem0.SRAM_ADDR[10]
SRAM_ADDR[11] <= MemoryController:mem0.SRAM_ADDR[11]
SRAM_ADDR[12] <= MemoryController:mem0.SRAM_ADDR[12]
SRAM_ADDR[13] <= MemoryController:mem0.SRAM_ADDR[13]
SRAM_ADDR[14] <= MemoryController:mem0.SRAM_ADDR[14]
SRAM_ADDR[15] <= MemoryController:mem0.SRAM_ADDR[15]
SRAM_ADDR[16] <= MemoryController:mem0.SRAM_ADDR[16]
SRAM_ADDR[17] <= MemoryController:mem0.SRAM_ADDR[17]
SRAM_DQ[0] <> MemoryController:mem0.SRAM_DQ[0]
SRAM_DQ[1] <> MemoryController:mem0.SRAM_DQ[1]
SRAM_DQ[2] <> MemoryController:mem0.SRAM_DQ[2]
SRAM_DQ[3] <> MemoryController:mem0.SRAM_DQ[3]
SRAM_DQ[4] <> MemoryController:mem0.SRAM_DQ[4]
SRAM_DQ[5] <> MemoryController:mem0.SRAM_DQ[5]
SRAM_DQ[6] <> MemoryController:mem0.SRAM_DQ[6]
SRAM_DQ[7] <> MemoryController:mem0.SRAM_DQ[7]
SRAM_DQ[8] <> MemoryController:mem0.SRAM_DQ[8]
SRAM_DQ[9] <> MemoryController:mem0.SRAM_DQ[9]
SRAM_DQ[10] <> MemoryController:mem0.SRAM_DQ[10]
SRAM_DQ[11] <> MemoryController:mem0.SRAM_DQ[11]
SRAM_DQ[12] <> MemoryController:mem0.SRAM_DQ[12]
SRAM_DQ[13] <> MemoryController:mem0.SRAM_DQ[13]
SRAM_DQ[14] <> MemoryController:mem0.SRAM_DQ[14]
SRAM_DQ[15] <> MemoryController:mem0.SRAM_DQ[15]
SRAM_UB_N <= MemoryController:mem0.SRAM_UB_N
SRAM_LB_N <= MemoryController:mem0.SRAM_LB_N
SRAM_CE_N <= MemoryController:mem0.SRAM_CE_N
SRAM_OE_N <= MemoryController:mem0.SRAM_OE_N
SRAM_WE_N <= MemoryController:mem0.SRAM_WE_N
LEDG[0] <= controladores_io:io0.led_verdes[0]
LEDG[1] <= controladores_io:io0.led_verdes[1]
LEDG[2] <= controladores_io:io0.led_verdes[2]
LEDG[3] <= controladores_io:io0.led_verdes[3]
LEDG[4] <= controladores_io:io0.led_verdes[4]
LEDG[5] <= controladores_io:io0.led_verdes[5]
LEDG[6] <= controladores_io:io0.led_verdes[6]
LEDG[7] <= controladores_io:io0.led_verdes[7]
LEDR[0] <= controladores_io:io0.led_rojos[0]
LEDR[1] <= controladores_io:io0.led_rojos[1]
LEDR[2] <= controladores_io:io0.led_rojos[2]
LEDR[3] <= controladores_io:io0.led_rojos[3]
LEDR[4] <= controladores_io:io0.led_rojos[4]
LEDR[5] <= controladores_io:io0.led_rojos[5]
LEDR[6] <= controladores_io:io0.led_rojos[6]
LEDR[7] <= controladores_io:io0.led_rojos[7]
HEX0[0] <= driver7display:disp.HEX0[0]
HEX0[1] <= driver7display:disp.HEX0[1]
HEX0[2] <= driver7display:disp.HEX0[2]
HEX0[3] <= driver7display:disp.HEX0[3]
HEX0[4] <= driver7display:disp.HEX0[4]
HEX0[5] <= driver7display:disp.HEX0[5]
HEX0[6] <= driver7display:disp.HEX0[6]
HEX1[0] <= driver7display:disp.HEX1[0]
HEX1[1] <= driver7display:disp.HEX1[1]
HEX1[2] <= driver7display:disp.HEX1[2]
HEX1[3] <= driver7display:disp.HEX1[3]
HEX1[4] <= driver7display:disp.HEX1[4]
HEX1[5] <= driver7display:disp.HEX1[5]
HEX1[6] <= driver7display:disp.HEX1[6]
HEX2[0] <= driver7display:disp.HEX2[0]
HEX2[1] <= driver7display:disp.HEX2[1]
HEX2[2] <= driver7display:disp.HEX2[2]
HEX2[3] <= driver7display:disp.HEX2[3]
HEX2[4] <= driver7display:disp.HEX2[4]
HEX2[5] <= driver7display:disp.HEX2[5]
HEX2[6] <= driver7display:disp.HEX2[6]
HEX3[0] <= driver7display:disp.HEX3[0]
HEX3[1] <= driver7display:disp.HEX3[1]
HEX3[2] <= driver7display:disp.HEX3[2]
HEX3[3] <= driver7display:disp.HEX3[3]
HEX3[4] <= driver7display:disp.HEX3[4]
HEX3[5] <= driver7display:disp.HEX3[5]
HEX3[6] <= driver7display:disp.HEX3[6]
SW[0] => controladores_io:io0.SW[0]
SW[0] => interruptors:swi.switches[0]
SW[1] => controladores_io:io0.SW[1]
SW[1] => interruptors:swi.switches[1]
SW[2] => controladores_io:io0.SW[2]
SW[2] => interruptors:swi.switches[2]
SW[3] => controladores_io:io0.SW[3]
SW[3] => interruptors:swi.switches[3]
SW[4] => controladores_io:io0.SW[4]
SW[4] => interruptors:swi.switches[4]
SW[5] => controladores_io:io0.SW[5]
SW[5] => interruptors:swi.switches[5]
SW[6] => controladores_io:io0.SW[6]
SW[6] => interruptors:swi.switches[6]
SW[7] => controladores_io:io0.SW[7]
SW[7] => interruptors:swi.switches[7]
SW[8] => controladores_io:io0.SW[8]
SW[9] => proc:pro0.boot
SW[9] => controladores_io:io0.boot
SW[9] => controladores_io:io0.SW[9]
SW[9] => driver7display:disp.reset
SW[9] => keyboard_controller:kb.reset
SW[9] => vga_controller:vga_con.reset
SW[9] => interrupt_controller:intr_con.boot
SW[9] => pulsadors:keys.boot
SW[9] => timer:tim.boot
SW[9] => interruptors:swi.boot
SW[9] => exception_controller:exc.boot
KEY[0] => controladores_io:io0.KEY[0]
KEY[0] => pulsadors:keys.keys[0]
KEY[1] => controladores_io:io0.KEY[1]
KEY[1] => pulsadors:keys.keys[1]
KEY[2] => controladores_io:io0.KEY[2]
KEY[2] => pulsadors:keys.keys[2]
KEY[3] => controladores_io:io0.KEY[3]
KEY[3] => pulsadors:keys.keys[3]
PS2_CLK <> keyboard_controller:kb.ps2_clk
PS2_DAT <> keyboard_controller:kb.ps2_data
VGA_R[0] <= vga_controller:vga_con.red_out[0]
VGA_R[1] <= vga_controller:vga_con.red_out[1]
VGA_R[2] <= vga_controller:vga_con.red_out[2]
VGA_R[3] <= vga_controller:vga_con.red_out[3]
VGA_G[0] <= vga_controller:vga_con.green_out[0]
VGA_G[1] <= vga_controller:vga_con.green_out[1]
VGA_G[2] <= vga_controller:vga_con.green_out[2]
VGA_G[3] <= vga_controller:vga_con.green_out[3]
VGA_B[0] <= vga_controller:vga_con.blue_out[0]
VGA_B[1] <= vga_controller:vga_con.blue_out[1]
VGA_B[2] <= vga_controller:vga_con.blue_out[2]
VGA_B[3] <= vga_controller:vga_con.blue_out[3]
VGA_HS <= vga_controller:vga_con.horiz_sync_out
VGA_VS <= vga_controller:vga_con.vert_sync_out


|sisa|proc:pro0
clk => unidad_control:c0.clk
clk => datapath:e0.clk
boot => unidad_control:c0.boot
boot => datapath:e0.boot
datard_m[0] => unidad_control:c0.datard_m[0]
datard_m[0] => datapath:e0.datard_m[0]
datard_m[1] => unidad_control:c0.datard_m[1]
datard_m[1] => datapath:e0.datard_m[1]
datard_m[2] => unidad_control:c0.datard_m[2]
datard_m[2] => datapath:e0.datard_m[2]
datard_m[3] => unidad_control:c0.datard_m[3]
datard_m[3] => datapath:e0.datard_m[3]
datard_m[4] => unidad_control:c0.datard_m[4]
datard_m[4] => datapath:e0.datard_m[4]
datard_m[5] => unidad_control:c0.datard_m[5]
datard_m[5] => datapath:e0.datard_m[5]
datard_m[6] => unidad_control:c0.datard_m[6]
datard_m[6] => datapath:e0.datard_m[6]
datard_m[7] => unidad_control:c0.datard_m[7]
datard_m[7] => datapath:e0.datard_m[7]
datard_m[8] => unidad_control:c0.datard_m[8]
datard_m[8] => datapath:e0.datard_m[8]
datard_m[9] => unidad_control:c0.datard_m[9]
datard_m[9] => datapath:e0.datard_m[9]
datard_m[10] => unidad_control:c0.datard_m[10]
datard_m[10] => datapath:e0.datard_m[10]
datard_m[11] => unidad_control:c0.datard_m[11]
datard_m[11] => datapath:e0.datard_m[11]
datard_m[12] => unidad_control:c0.datard_m[12]
datard_m[12] => datapath:e0.datard_m[12]
datard_m[13] => unidad_control:c0.datard_m[13]
datard_m[13] => datapath:e0.datard_m[13]
datard_m[14] => unidad_control:c0.datard_m[14]
datard_m[14] => datapath:e0.datard_m[14]
datard_m[15] => unidad_control:c0.datard_m[15]
datard_m[15] => datapath:e0.datard_m[15]
vec_rd[0] => datapath:e0.vec_rd[0]
vec_rd[1] => datapath:e0.vec_rd[1]
vec_rd[2] => datapath:e0.vec_rd[2]
vec_rd[3] => datapath:e0.vec_rd[3]
vec_rd[4] => datapath:e0.vec_rd[4]
vec_rd[5] => datapath:e0.vec_rd[5]
vec_rd[6] => datapath:e0.vec_rd[6]
vec_rd[7] => datapath:e0.vec_rd[7]
vec_rd[8] => datapath:e0.vec_rd[8]
vec_rd[9] => datapath:e0.vec_rd[9]
vec_rd[10] => datapath:e0.vec_rd[10]
vec_rd[11] => datapath:e0.vec_rd[11]
vec_rd[12] => datapath:e0.vec_rd[12]
vec_rd[13] => datapath:e0.vec_rd[13]
vec_rd[14] => datapath:e0.vec_rd[14]
vec_rd[15] => datapath:e0.vec_rd[15]
vec_rd[16] => datapath:e0.vec_rd[16]
vec_rd[17] => datapath:e0.vec_rd[17]
vec_rd[18] => datapath:e0.vec_rd[18]
vec_rd[19] => datapath:e0.vec_rd[19]
vec_rd[20] => datapath:e0.vec_rd[20]
vec_rd[21] => datapath:e0.vec_rd[21]
vec_rd[22] => datapath:e0.vec_rd[22]
vec_rd[23] => datapath:e0.vec_rd[23]
vec_rd[24] => datapath:e0.vec_rd[24]
vec_rd[25] => datapath:e0.vec_rd[25]
vec_rd[26] => datapath:e0.vec_rd[26]
vec_rd[27] => datapath:e0.vec_rd[27]
vec_rd[28] => datapath:e0.vec_rd[28]
vec_rd[29] => datapath:e0.vec_rd[29]
vec_rd[30] => datapath:e0.vec_rd[30]
vec_rd[31] => datapath:e0.vec_rd[31]
vec_rd[32] => datapath:e0.vec_rd[32]
vec_rd[33] => datapath:e0.vec_rd[33]
vec_rd[34] => datapath:e0.vec_rd[34]
vec_rd[35] => datapath:e0.vec_rd[35]
vec_rd[36] => datapath:e0.vec_rd[36]
vec_rd[37] => datapath:e0.vec_rd[37]
vec_rd[38] => datapath:e0.vec_rd[38]
vec_rd[39] => datapath:e0.vec_rd[39]
vec_rd[40] => datapath:e0.vec_rd[40]
vec_rd[41] => datapath:e0.vec_rd[41]
vec_rd[42] => datapath:e0.vec_rd[42]
vec_rd[43] => datapath:e0.vec_rd[43]
vec_rd[44] => datapath:e0.vec_rd[44]
vec_rd[45] => datapath:e0.vec_rd[45]
vec_rd[46] => datapath:e0.vec_rd[46]
vec_rd[47] => datapath:e0.vec_rd[47]
vec_rd[48] => datapath:e0.vec_rd[48]
vec_rd[49] => datapath:e0.vec_rd[49]
vec_rd[50] => datapath:e0.vec_rd[50]
vec_rd[51] => datapath:e0.vec_rd[51]
vec_rd[52] => datapath:e0.vec_rd[52]
vec_rd[53] => datapath:e0.vec_rd[53]
vec_rd[54] => datapath:e0.vec_rd[54]
vec_rd[55] => datapath:e0.vec_rd[55]
vec_rd[56] => datapath:e0.vec_rd[56]
vec_rd[57] => datapath:e0.vec_rd[57]
vec_rd[58] => datapath:e0.vec_rd[58]
vec_rd[59] => datapath:e0.vec_rd[59]
vec_rd[60] => datapath:e0.vec_rd[60]
vec_rd[61] => datapath:e0.vec_rd[61]
vec_rd[62] => datapath:e0.vec_rd[62]
vec_rd[63] => datapath:e0.vec_rd[63]
vec_rd[64] => datapath:e0.vec_rd[64]
vec_rd[65] => datapath:e0.vec_rd[65]
vec_rd[66] => datapath:e0.vec_rd[66]
vec_rd[67] => datapath:e0.vec_rd[67]
vec_rd[68] => datapath:e0.vec_rd[68]
vec_rd[69] => datapath:e0.vec_rd[69]
vec_rd[70] => datapath:e0.vec_rd[70]
vec_rd[71] => datapath:e0.vec_rd[71]
vec_rd[72] => datapath:e0.vec_rd[72]
vec_rd[73] => datapath:e0.vec_rd[73]
vec_rd[74] => datapath:e0.vec_rd[74]
vec_rd[75] => datapath:e0.vec_rd[75]
vec_rd[76] => datapath:e0.vec_rd[76]
vec_rd[77] => datapath:e0.vec_rd[77]
vec_rd[78] => datapath:e0.vec_rd[78]
vec_rd[79] => datapath:e0.vec_rd[79]
vec_rd[80] => datapath:e0.vec_rd[80]
vec_rd[81] => datapath:e0.vec_rd[81]
vec_rd[82] => datapath:e0.vec_rd[82]
vec_rd[83] => datapath:e0.vec_rd[83]
vec_rd[84] => datapath:e0.vec_rd[84]
vec_rd[85] => datapath:e0.vec_rd[85]
vec_rd[86] => datapath:e0.vec_rd[86]
vec_rd[87] => datapath:e0.vec_rd[87]
vec_rd[88] => datapath:e0.vec_rd[88]
vec_rd[89] => datapath:e0.vec_rd[89]
vec_rd[90] => datapath:e0.vec_rd[90]
vec_rd[91] => datapath:e0.vec_rd[91]
vec_rd[92] => datapath:e0.vec_rd[92]
vec_rd[93] => datapath:e0.vec_rd[93]
vec_rd[94] => datapath:e0.vec_rd[94]
vec_rd[95] => datapath:e0.vec_rd[95]
vec_rd[96] => datapath:e0.vec_rd[96]
vec_rd[97] => datapath:e0.vec_rd[97]
vec_rd[98] => datapath:e0.vec_rd[98]
vec_rd[99] => datapath:e0.vec_rd[99]
vec_rd[100] => datapath:e0.vec_rd[100]
vec_rd[101] => datapath:e0.vec_rd[101]
vec_rd[102] => datapath:e0.vec_rd[102]
vec_rd[103] => datapath:e0.vec_rd[103]
vec_rd[104] => datapath:e0.vec_rd[104]
vec_rd[105] => datapath:e0.vec_rd[105]
vec_rd[106] => datapath:e0.vec_rd[106]
vec_rd[107] => datapath:e0.vec_rd[107]
vec_rd[108] => datapath:e0.vec_rd[108]
vec_rd[109] => datapath:e0.vec_rd[109]
vec_rd[110] => datapath:e0.vec_rd[110]
vec_rd[111] => datapath:e0.vec_rd[111]
vec_rd[112] => datapath:e0.vec_rd[112]
vec_rd[113] => datapath:e0.vec_rd[113]
vec_rd[114] => datapath:e0.vec_rd[114]
vec_rd[115] => datapath:e0.vec_rd[115]
vec_rd[116] => datapath:e0.vec_rd[116]
vec_rd[117] => datapath:e0.vec_rd[117]
vec_rd[118] => datapath:e0.vec_rd[118]
vec_rd[119] => datapath:e0.vec_rd[119]
vec_rd[120] => datapath:e0.vec_rd[120]
vec_rd[121] => datapath:e0.vec_rd[121]
vec_rd[122] => datapath:e0.vec_rd[122]
vec_rd[123] => datapath:e0.vec_rd[123]
vec_rd[124] => datapath:e0.vec_rd[124]
vec_rd[125] => datapath:e0.vec_rd[125]
vec_rd[126] => datapath:e0.vec_rd[126]
vec_rd[127] => datapath:e0.vec_rd[127]
addr_m[0] <= datapath:e0.addr_m[0]
addr_m[1] <= datapath:e0.addr_m[1]
addr_m[2] <= datapath:e0.addr_m[2]
addr_m[3] <= datapath:e0.addr_m[3]
addr_m[4] <= datapath:e0.addr_m[4]
addr_m[5] <= datapath:e0.addr_m[5]
addr_m[6] <= datapath:e0.addr_m[6]
addr_m[7] <= datapath:e0.addr_m[7]
addr_m[8] <= datapath:e0.addr_m[8]
addr_m[9] <= datapath:e0.addr_m[9]
addr_m[10] <= datapath:e0.addr_m[10]
addr_m[11] <= datapath:e0.addr_m[11]
addr_m[12] <= datapath:e0.addr_m[12]
addr_m[13] <= datapath:e0.addr_m[13]
addr_m[14] <= datapath:e0.addr_m[14]
addr_m[15] <= datapath:e0.addr_m[15]
data_wr[0] <= datapath:e0.data_wr[0]
data_wr[1] <= datapath:e0.data_wr[1]
data_wr[2] <= datapath:e0.data_wr[2]
data_wr[3] <= datapath:e0.data_wr[3]
data_wr[4] <= datapath:e0.data_wr[4]
data_wr[5] <= datapath:e0.data_wr[5]
data_wr[6] <= datapath:e0.data_wr[6]
data_wr[7] <= datapath:e0.data_wr[7]
data_wr[8] <= datapath:e0.data_wr[8]
data_wr[9] <= datapath:e0.data_wr[9]
data_wr[10] <= datapath:e0.data_wr[10]
data_wr[11] <= datapath:e0.data_wr[11]
data_wr[12] <= datapath:e0.data_wr[12]
data_wr[13] <= datapath:e0.data_wr[13]
data_wr[14] <= datapath:e0.data_wr[14]
data_wr[15] <= datapath:e0.data_wr[15]
vec_wr[0] <= datapath:e0.vec_wr[0]
vec_wr[1] <= datapath:e0.vec_wr[1]
vec_wr[2] <= datapath:e0.vec_wr[2]
vec_wr[3] <= datapath:e0.vec_wr[3]
vec_wr[4] <= datapath:e0.vec_wr[4]
vec_wr[5] <= datapath:e0.vec_wr[5]
vec_wr[6] <= datapath:e0.vec_wr[6]
vec_wr[7] <= datapath:e0.vec_wr[7]
vec_wr[8] <= datapath:e0.vec_wr[8]
vec_wr[9] <= datapath:e0.vec_wr[9]
vec_wr[10] <= datapath:e0.vec_wr[10]
vec_wr[11] <= datapath:e0.vec_wr[11]
vec_wr[12] <= datapath:e0.vec_wr[12]
vec_wr[13] <= datapath:e0.vec_wr[13]
vec_wr[14] <= datapath:e0.vec_wr[14]
vec_wr[15] <= datapath:e0.vec_wr[15]
vec_wr[16] <= datapath:e0.vec_wr[16]
vec_wr[17] <= datapath:e0.vec_wr[17]
vec_wr[18] <= datapath:e0.vec_wr[18]
vec_wr[19] <= datapath:e0.vec_wr[19]
vec_wr[20] <= datapath:e0.vec_wr[20]
vec_wr[21] <= datapath:e0.vec_wr[21]
vec_wr[22] <= datapath:e0.vec_wr[22]
vec_wr[23] <= datapath:e0.vec_wr[23]
vec_wr[24] <= datapath:e0.vec_wr[24]
vec_wr[25] <= datapath:e0.vec_wr[25]
vec_wr[26] <= datapath:e0.vec_wr[26]
vec_wr[27] <= datapath:e0.vec_wr[27]
vec_wr[28] <= datapath:e0.vec_wr[28]
vec_wr[29] <= datapath:e0.vec_wr[29]
vec_wr[30] <= datapath:e0.vec_wr[30]
vec_wr[31] <= datapath:e0.vec_wr[31]
vec_wr[32] <= datapath:e0.vec_wr[32]
vec_wr[33] <= datapath:e0.vec_wr[33]
vec_wr[34] <= datapath:e0.vec_wr[34]
vec_wr[35] <= datapath:e0.vec_wr[35]
vec_wr[36] <= datapath:e0.vec_wr[36]
vec_wr[37] <= datapath:e0.vec_wr[37]
vec_wr[38] <= datapath:e0.vec_wr[38]
vec_wr[39] <= datapath:e0.vec_wr[39]
vec_wr[40] <= datapath:e0.vec_wr[40]
vec_wr[41] <= datapath:e0.vec_wr[41]
vec_wr[42] <= datapath:e0.vec_wr[42]
vec_wr[43] <= datapath:e0.vec_wr[43]
vec_wr[44] <= datapath:e0.vec_wr[44]
vec_wr[45] <= datapath:e0.vec_wr[45]
vec_wr[46] <= datapath:e0.vec_wr[46]
vec_wr[47] <= datapath:e0.vec_wr[47]
vec_wr[48] <= datapath:e0.vec_wr[48]
vec_wr[49] <= datapath:e0.vec_wr[49]
vec_wr[50] <= datapath:e0.vec_wr[50]
vec_wr[51] <= datapath:e0.vec_wr[51]
vec_wr[52] <= datapath:e0.vec_wr[52]
vec_wr[53] <= datapath:e0.vec_wr[53]
vec_wr[54] <= datapath:e0.vec_wr[54]
vec_wr[55] <= datapath:e0.vec_wr[55]
vec_wr[56] <= datapath:e0.vec_wr[56]
vec_wr[57] <= datapath:e0.vec_wr[57]
vec_wr[58] <= datapath:e0.vec_wr[58]
vec_wr[59] <= datapath:e0.vec_wr[59]
vec_wr[60] <= datapath:e0.vec_wr[60]
vec_wr[61] <= datapath:e0.vec_wr[61]
vec_wr[62] <= datapath:e0.vec_wr[62]
vec_wr[63] <= datapath:e0.vec_wr[63]
vec_wr[64] <= datapath:e0.vec_wr[64]
vec_wr[65] <= datapath:e0.vec_wr[65]
vec_wr[66] <= datapath:e0.vec_wr[66]
vec_wr[67] <= datapath:e0.vec_wr[67]
vec_wr[68] <= datapath:e0.vec_wr[68]
vec_wr[69] <= datapath:e0.vec_wr[69]
vec_wr[70] <= datapath:e0.vec_wr[70]
vec_wr[71] <= datapath:e0.vec_wr[71]
vec_wr[72] <= datapath:e0.vec_wr[72]
vec_wr[73] <= datapath:e0.vec_wr[73]
vec_wr[74] <= datapath:e0.vec_wr[74]
vec_wr[75] <= datapath:e0.vec_wr[75]
vec_wr[76] <= datapath:e0.vec_wr[76]
vec_wr[77] <= datapath:e0.vec_wr[77]
vec_wr[78] <= datapath:e0.vec_wr[78]
vec_wr[79] <= datapath:e0.vec_wr[79]
vec_wr[80] <= datapath:e0.vec_wr[80]
vec_wr[81] <= datapath:e0.vec_wr[81]
vec_wr[82] <= datapath:e0.vec_wr[82]
vec_wr[83] <= datapath:e0.vec_wr[83]
vec_wr[84] <= datapath:e0.vec_wr[84]
vec_wr[85] <= datapath:e0.vec_wr[85]
vec_wr[86] <= datapath:e0.vec_wr[86]
vec_wr[87] <= datapath:e0.vec_wr[87]
vec_wr[88] <= datapath:e0.vec_wr[88]
vec_wr[89] <= datapath:e0.vec_wr[89]
vec_wr[90] <= datapath:e0.vec_wr[90]
vec_wr[91] <= datapath:e0.vec_wr[91]
vec_wr[92] <= datapath:e0.vec_wr[92]
vec_wr[93] <= datapath:e0.vec_wr[93]
vec_wr[94] <= datapath:e0.vec_wr[94]
vec_wr[95] <= datapath:e0.vec_wr[95]
vec_wr[96] <= datapath:e0.vec_wr[96]
vec_wr[97] <= datapath:e0.vec_wr[97]
vec_wr[98] <= datapath:e0.vec_wr[98]
vec_wr[99] <= datapath:e0.vec_wr[99]
vec_wr[100] <= datapath:e0.vec_wr[100]
vec_wr[101] <= datapath:e0.vec_wr[101]
vec_wr[102] <= datapath:e0.vec_wr[102]
vec_wr[103] <= datapath:e0.vec_wr[103]
vec_wr[104] <= datapath:e0.vec_wr[104]
vec_wr[105] <= datapath:e0.vec_wr[105]
vec_wr[106] <= datapath:e0.vec_wr[106]
vec_wr[107] <= datapath:e0.vec_wr[107]
vec_wr[108] <= datapath:e0.vec_wr[108]
vec_wr[109] <= datapath:e0.vec_wr[109]
vec_wr[110] <= datapath:e0.vec_wr[110]
vec_wr[111] <= datapath:e0.vec_wr[111]
vec_wr[112] <= datapath:e0.vec_wr[112]
vec_wr[113] <= datapath:e0.vec_wr[113]
vec_wr[114] <= datapath:e0.vec_wr[114]
vec_wr[115] <= datapath:e0.vec_wr[115]
vec_wr[116] <= datapath:e0.vec_wr[116]
vec_wr[117] <= datapath:e0.vec_wr[117]
vec_wr[118] <= datapath:e0.vec_wr[118]
vec_wr[119] <= datapath:e0.vec_wr[119]
vec_wr[120] <= datapath:e0.vec_wr[120]
vec_wr[121] <= datapath:e0.vec_wr[121]
vec_wr[122] <= datapath:e0.vec_wr[122]
vec_wr[123] <= datapath:e0.vec_wr[123]
vec_wr[124] <= datapath:e0.vec_wr[124]
vec_wr[125] <= datapath:e0.vec_wr[125]
vec_wr[126] <= datapath:e0.vec_wr[126]
vec_wr[127] <= datapath:e0.vec_wr[127]
wr_m <= unidad_control:c0.wr_m
word_byte <= unidad_control:c0.word_byte
addr_io[0] <= unidad_control:c0.addr_io[0]
addr_io[1] <= unidad_control:c0.addr_io[1]
addr_io[2] <= unidad_control:c0.addr_io[2]
addr_io[3] <= unidad_control:c0.addr_io[3]
addr_io[4] <= unidad_control:c0.addr_io[4]
addr_io[5] <= unidad_control:c0.addr_io[5]
addr_io[6] <= unidad_control:c0.addr_io[6]
addr_io[7] <= unidad_control:c0.addr_io[7]
rd_io[0] => datapath:e0.rd_io[0]
rd_io[1] => datapath:e0.rd_io[1]
rd_io[2] => datapath:e0.rd_io[2]
rd_io[3] => datapath:e0.rd_io[3]
rd_io[4] => datapath:e0.rd_io[4]
rd_io[5] => datapath:e0.rd_io[5]
rd_io[6] => datapath:e0.rd_io[6]
rd_io[7] => datapath:e0.rd_io[7]
rd_io[8] => datapath:e0.rd_io[8]
rd_io[9] => datapath:e0.rd_io[9]
rd_io[10] => datapath:e0.rd_io[10]
rd_io[11] => datapath:e0.rd_io[11]
rd_io[12] => datapath:e0.rd_io[12]
rd_io[13] => datapath:e0.rd_io[13]
rd_io[14] => datapath:e0.rd_io[14]
rd_io[15] => datapath:e0.rd_io[15]
wr_io[0] <= datapath:e0.wr_io[0]
wr_io[1] <= datapath:e0.wr_io[1]
wr_io[2] <= datapath:e0.wr_io[2]
wr_io[3] <= datapath:e0.wr_io[3]
wr_io[4] <= datapath:e0.wr_io[4]
wr_io[5] <= datapath:e0.wr_io[5]
wr_io[6] <= datapath:e0.wr_io[6]
wr_io[7] <= datapath:e0.wr_io[7]
wr_io[8] <= datapath:e0.wr_io[8]
wr_io[9] <= datapath:e0.wr_io[9]
wr_io[10] <= datapath:e0.wr_io[10]
wr_io[11] <= datapath:e0.wr_io[11]
wr_io[12] <= datapath:e0.wr_io[12]
wr_io[13] <= datapath:e0.wr_io[13]
wr_io[14] <= datapath:e0.wr_io[14]
wr_io[15] <= datapath:e0.wr_io[15]
rd_in <= unidad_control:c0.rd_in
wr_out <= unidad_control:c0.wr_out
intr => unidad_control:c0.intr
inta <= unidad_control:c0.inta
int_e <= datapath:e0.int_e
except => unidad_control:c0.except
except => datapath:e0.except
exc_code[0] => unidad_control:c0.exc_code[0]
exc_code[0] => datapath:e0.exc_code[0]
exc_code[1] => unidad_control:c0.exc_code[1]
exc_code[1] => datapath:e0.exc_code[1]
exc_code[2] => unidad_control:c0.exc_code[2]
exc_code[2] => datapath:e0.exc_code[2]
exc_code[3] => unidad_control:c0.exc_code[3]
exc_code[3] => datapath:e0.exc_code[3]
div_zero <= datapath:e0.div_zero
il_inst <= unidad_control:c0.il_inst
call <= unidad_control:c0.call
mem_op <= unidad_control:c0.mem_op
vec <= unidad_control:c0.vec_inst
done => unidad_control:c0.vec_done


|sisa|proc:pro0|unidad_control:c0
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => pc_s.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => ir.OUTPUTSELECT
boot => multi:m.boot
clk => multi:m.clk
clk => ir[0].CLK
clk => ir[1].CLK
clk => ir[2].CLK
clk => ir[3].CLK
clk => ir[4].CLK
clk => ir[5].CLK
clk => ir[6].CLK
clk => ir[7].CLK
clk => ir[8].CLK
clk => ir[9].CLK
clk => ir[10].CLK
clk => ir[11].CLK
clk => ir[12].CLK
clk => ir[13].CLK
clk => ir[14].CLK
clk => ir[15].CLK
clk => pc_s[0].CLK
clk => pc_s[1].CLK
clk => pc_s[2].CLK
clk => pc_s[3].CLK
clk => pc_s[4].CLK
clk => pc_s[5].CLK
clk => pc_s[6].CLK
clk => pc_s[7].CLK
clk => pc_s[8].CLK
clk => pc_s[9].CLK
clk => pc_s[10].CLK
clk => pc_s[11].CLK
clk => pc_s[12].CLK
clk => pc_s[13].CLK
clk => pc_s[14].CLK
clk => pc_s[15].CLK
datard_m[0] => ir.DATAB
datard_m[1] => ir.DATAB
datard_m[2] => ir.DATAB
datard_m[3] => ir.DATAB
datard_m[4] => ir.DATAB
datard_m[5] => ir.DATAB
datard_m[6] => ir.DATAB
datard_m[7] => ir.DATAB
datard_m[8] => ir.DATAB
datard_m[9] => ir.DATAB
datard_m[10] => ir.DATAB
datard_m[11] => ir.DATAB
datard_m[12] => ir.DATAB
datard_m[13] => ir.DATAB
datard_m[14] => ir.DATAB
datard_m[15] => ir.DATAB
tknbr[0] => Equal0.IN3
tknbr[0] => Equal1.IN3
tknbr[1] => Equal0.IN2
tknbr[1] => Equal1.IN2
aluout[0] => pc_s.DATAB
aluout[0] => pc_s.DATAB
aluout[1] => pc_s.DATAB
aluout[1] => pc_s.DATAB
aluout[2] => pc_s.DATAB
aluout[2] => pc_s.DATAB
aluout[3] => pc_s.DATAB
aluout[3] => pc_s.DATAB
aluout[4] => pc_s.DATAB
aluout[4] => pc_s.DATAB
aluout[5] => pc_s.DATAB
aluout[5] => pc_s.DATAB
aluout[6] => pc_s.DATAB
aluout[6] => pc_s.DATAB
aluout[7] => pc_s.DATAB
aluout[7] => pc_s.DATAB
aluout[8] => pc_s.DATAB
aluout[8] => pc_s.DATAB
aluout[9] => pc_s.DATAB
aluout[9] => pc_s.DATAB
aluout[10] => pc_s.DATAB
aluout[10] => pc_s.DATAB
aluout[11] => pc_s.DATAB
aluout[11] => pc_s.DATAB
aluout[12] => pc_s.DATAB
aluout[12] => pc_s.DATAB
aluout[13] => pc_s.DATAB
aluout[13] => pc_s.DATAB
aluout[14] => pc_s.DATAB
aluout[14] => pc_s.DATAB
aluout[15] => pc_s.DATAB
aluout[15] => pc_s.DATAB
intr => multi:m.intr
int_e => multi:m.int_e
except => multi:m.except
exc_code[0] => multi:m.exc_code[0]
exc_code[1] => multi:m.exc_code[1]
exc_code[2] => multi:m.exc_code[2]
exc_code[3] => multi:m.exc_code[3]
vec_done => ~NO_FANOUT~
op.AND_I <= multi:m.op.AND_I
op.OR_I <= multi:m.op.OR_I
op.XOR_I <= multi:m.op.XOR_I
op.NOT_I <= multi:m.op.NOT_I
op.ADD_I <= multi:m.op.ADD_I
op.SUB_I <= multi:m.op.SUB_I
op.SHA_I <= multi:m.op.SHA_I
op.SHL_I <= multi:m.op.SHL_I
op.CMPLT_I <= multi:m.op.CMPLT_I
op.CMPLE_I <= multi:m.op.CMPLE_I
op.CMPEQ_I <= multi:m.op.CMPEQ_I
op.CMPLTU_I <= multi:m.op.CMPLTU_I
op.CMPLEU_I <= multi:m.op.CMPLEU_I
op.ADDI_I <= multi:m.op.ADDI_I
op.LD_I <= multi:m.op.LD_I
op.ST_I <= multi:m.op.ST_I
op.MOVI_I <= multi:m.op.MOVI_I
op.MOVHI_I <= multi:m.op.MOVHI_I
op.BZ_I <= multi:m.op.BZ_I
op.BNZ_I <= multi:m.op.BNZ_I
op.IN_I <= multi:m.op.IN_I
op.OUT_I <= multi:m.op.OUT_I
op.MUL_I <= multi:m.op.MUL_I
op.MULH_I <= multi:m.op.MULH_I
op.MULHU_I <= multi:m.op.MULHU_I
op.DIV_I <= multi:m.op.DIV_I
op.DIVU_I <= multi:m.op.DIVU_I
op.JZ_I <= multi:m.op.JZ_I
op.JNZ_I <= multi:m.op.JNZ_I
op.JMP_I <= multi:m.op.JMP_I
op.JAL_I <= multi:m.op.JAL_I
op.CALL_I <= multi:m.op.CALL_I
op.LDB_I <= multi:m.op.LDB_I
op.STB_I <= multi:m.op.STB_I
op.LDV_I <= multi:m.op.LDV_I
op.STV_I <= multi:m.op.STV_I
op.MVVR_I <= multi:m.op.MVVR_I
op.MVRV_I <= multi:m.op.MVRV_I
op.ADD_V <= multi:m.op.ADD_V
op.SUB_V <= multi:m.op.SUB_V
op.MUL_V <= multi:m.op.MUL_V
op.DIV_V <= multi:m.op.DIV_V
op.EI_I <= multi:m.op.EI_I
op.DI_I <= multi:m.op.DI_I
op.RETI_I <= multi:m.op.RETI_I
op.GETIID_I <= multi:m.op.GETIID_I
op.RDS_I <= multi:m.op.RDS_I
op.WRS_I <= multi:m.op.WRS_I
op.HALT_I <= multi:m.op.HALT_I
op.NOP_I <= multi:m.op.NOP_I
op.ILLEGAL_I <= multi:m.op.ILLEGAL_I
wrd <= multi:m.wrd
vwrd <= multi:m.vwrd
addr_a[0] <= multi:m.addr_a[0]
addr_a[1] <= multi:m.addr_a[1]
addr_a[2] <= multi:m.addr_a[2]
addr_b[0] <= control_l:c_l.addr_b[0]
addr_b[1] <= control_l:c_l.addr_b[1]
addr_b[2] <= control_l:c_l.addr_b[2]
addr_d[0] <= multi:m.addr_d[0]
addr_d[1] <= multi:m.addr_d[1]
addr_d[2] <= multi:m.addr_d[2]
immed[0] <= control_l:c_l.immed[0]
immed[1] <= control_l:c_l.immed[1]
immed[2] <= control_l:c_l.immed[2]
immed[3] <= control_l:c_l.immed[3]
immed[4] <= control_l:c_l.immed[4]
immed[5] <= control_l:c_l.immed[5]
immed[6] <= control_l:c_l.immed[6]
immed[7] <= control_l:c_l.immed[7]
immed[8] <= control_l:c_l.immed[8]
immed[9] <= control_l:c_l.immed[9]
immed[10] <= control_l:c_l.immed[10]
immed[11] <= control_l:c_l.immed[11]
immed[12] <= control_l:c_l.immed[12]
immed[13] <= control_l:c_l.immed[13]
immed[14] <= control_l:c_l.immed[14]
immed[15] <= control_l:c_l.immed[15]
pc[0] <= pc_s[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc_s[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc_s[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc_s[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc_s[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc_s[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc_s[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc_s[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc_s[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc_s[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc_s[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc_s[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc_s[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc_s[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc_s[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc_s[15].DB_MAX_OUTPUT_PORT_TYPE
ins_dad <= multi:m.ins_dad
in_d[0] <= multi:m.in_d[0]
in_d[1] <= multi:m.in_d[1]
immed_x2 <= control_l:c_l.immed_x2
immed_x16 <= control_l:c_l.immed_x16
wr_m <= multi:m.wr_m
word_byte <= multi:m.word_byte
Rb_N <= control_l:c_l.Rb_N
rd_in <= control_l:c_l.rd_in
wr_out <= control_l:c_l.wr_out
addr_io[0] <= control_l:c_l.addr_io[0]
addr_io[1] <= control_l:c_l.addr_io[1]
addr_io[2] <= control_l:c_l.addr_io[2]
addr_io[3] <= control_l:c_l.addr_io[3]
addr_io[4] <= control_l:c_l.addr_io[4]
addr_io[5] <= control_l:c_l.addr_io[5]
addr_io[6] <= control_l:c_l.addr_io[6]
addr_io[7] <= control_l:c_l.addr_io[7]
a_sys <= control_l:c_l.a_sys
d_sys <= multi:m.d_sys
ei <= multi:m.ei
di <= multi:m.di
reti <= control_l:c_l.reti
inta <= multi:m.inta
sys <= multi:m.sys
pc_sys[0] => pc_s.DATAB
pc_sys[1] => pc_s.DATAB
pc_sys[2] => pc_s.DATAB
pc_sys[3] => pc_s.DATAB
pc_sys[4] => pc_s.DATAB
pc_sys[5] => pc_s.DATAB
pc_sys[6] => pc_s.DATAB
pc_sys[7] => pc_s.DATAB
pc_sys[8] => pc_s.DATAB
pc_sys[9] => pc_s.DATAB
pc_sys[10] => pc_s.DATAB
pc_sys[11] => pc_s.DATAB
pc_sys[12] => pc_s.DATAB
pc_sys[13] => pc_s.DATAB
pc_sys[14] => pc_s.DATAB
pc_sys[15] => pc_s.DATAB
call <= control_l:c_l.call
il_inst <= control_l:c_l.il_inst
mem_op <= control_l:c_l.mem_op
va_old_vd <= control_l:c_l.va_old_vd
vec_produce_sca <= control_l:c_l.vec_produce_sca
vec_inst <= control_l:c_l.vec_inst


|sisa|proc:pro0|unidad_control:c0|multi:m
clk => state~1.DATAIN
boot => ~NO_FANOUT~
ldpc_l => ldpc.DATAB
wrd_l => wrd.DATAB
vwrd_l => vwrd.DATAB
wr_m_l => wr_m.DATAB
w_b => word_byte.DATAB
intr => process_0.IN0
inta_l => inta.DATAB
ei_l => ei.DATAB
di_l => di.DATAB
int_e => process_0.IN1
in_d_l[0] => in_d.DATAA
in_d_l[1] => in_d.DATAA
addr_d_l[0] => addr_d.DATAA
addr_d_l[1] => addr_d.DATAA
addr_d_l[2] => addr_d.DATAA
addr_a_l[0] => addr_a.DATAA
addr_a_l[1] => addr_a.DATAA
addr_a_l[2] => addr_a.DATAA
op_l.AND_I => op.DATAA
op_l.OR_I => op.DATAA
op_l.XOR_I => op.DATAA
op_l.NOT_I => op.DATAA
op_l.ADD_I => op.DATAA
op_l.SUB_I => op.DATAA
op_l.SHA_I => op.DATAA
op_l.SHL_I => op.DATAA
op_l.CMPLT_I => op.DATAA
op_l.CMPLE_I => op.DATAA
op_l.CMPEQ_I => op.DATAA
op_l.CMPLTU_I => op.DATAA
op_l.CMPLEU_I => op.DATAA
op_l.ADDI_I => op.DATAA
op_l.LD_I => op.DATAA
op_l.ST_I => op.DATAA
op_l.MOVI_I => op.DATAA
op_l.MOVHI_I => op.DATAA
op_l.BZ_I => op.DATAA
op_l.BNZ_I => op.DATAA
op_l.IN_I => op.DATAA
op_l.OUT_I => op.DATAA
op_l.MUL_I => op.DATAA
op_l.MULH_I => op.DATAA
op_l.MULHU_I => op.DATAA
op_l.DIV_I => op.DATAA
op_l.DIVU_I => op.DATAA
op_l.JZ_I => op.DATAA
op_l.JNZ_I => op.DATAA
op_l.JMP_I => op.DATAA
op_l.JAL_I => op.DATAA
op_l.CALL_I => op.DATAA
op_l.LDB_I => op.DATAA
op_l.STB_I => op.DATAA
op_l.LDV_I => op.DATAA
op_l.STV_I => op.DATAA
op_l.MVVR_I => op.DATAA
op_l.MVRV_I => op.DATAA
op_l.ADD_V => op.DATAA
op_l.SUB_V => op.DATAA
op_l.MUL_V => op.DATAA
op_l.DIV_V => op.DATAA
op_l.EI_I => op.DATAA
op_l.DI_I => op.DATAA
op_l.RETI_I => op.DATAA
op_l.GETIID_I => op.DATAA
op_l.RDS_I => op.DATAA
op_l.WRS_I => op.DATAA
op_l.HALT_I => op.DATAA
op_l.NOP_I => op.DATAA
op_l.ILLEGAL_I => op.DATAA
d_sys_l => d_sys.DATAA
except => process_0.IN1
except => process_0.IN1
exc_code[0] => Equal0.IN3
exc_code[1] => Equal0.IN2
exc_code[2] => Equal0.IN1
exc_code[3] => Equal0.IN0
ldpc <= ldpc.DB_MAX_OUTPUT_PORT_TYPE
wrd <= wrd.DB_MAX_OUTPUT_PORT_TYPE
vwrd <= vwrd.DB_MAX_OUTPUT_PORT_TYPE
wr_m <= wr_m.DB_MAX_OUTPUT_PORT_TYPE
ldir <= ldir.DB_MAX_OUTPUT_PORT_TYPE
ins_dad <= ins_dad.DB_MAX_OUTPUT_PORT_TYPE
word_byte <= word_byte.DB_MAX_OUTPUT_PORT_TYPE
ei <= ei.DB_MAX_OUTPUT_PORT_TYPE
di <= di.DB_MAX_OUTPUT_PORT_TYPE
inta <= inta.DB_MAX_OUTPUT_PORT_TYPE
in_d[0] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
in_d[1] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
addr_d[0] <= addr_d.DB_MAX_OUTPUT_PORT_TYPE
addr_d[1] <= addr_d.DB_MAX_OUTPUT_PORT_TYPE
addr_d[2] <= addr_d.DB_MAX_OUTPUT_PORT_TYPE
addr_a[0] <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
addr_a[1] <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
addr_a[2] <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
op.AND_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.OR_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.XOR_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.NOT_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.ADD_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.SUB_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.SHA_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.SHL_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.CMPLT_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.CMPLE_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.CMPEQ_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.CMPLTU_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.CMPLEU_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.ADDI_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.LD_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.ST_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.MOVI_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.MOVHI_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.BZ_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.BNZ_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.IN_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.OUT_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.MUL_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.MULH_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.MULHU_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.DIV_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.DIVU_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.JZ_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.JNZ_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.JMP_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.JAL_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.CALL_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.LDB_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.STB_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.LDV_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.STV_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.MVVR_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.MVRV_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.ADD_V <= op.DB_MAX_OUTPUT_PORT_TYPE
op.SUB_V <= op.DB_MAX_OUTPUT_PORT_TYPE
op.MUL_V <= op.DB_MAX_OUTPUT_PORT_TYPE
op.DIV_V <= op.DB_MAX_OUTPUT_PORT_TYPE
op.EI_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.DI_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.RETI_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.GETIID_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.RDS_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.WRS_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.HALT_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.NOP_I <= op.DB_MAX_OUTPUT_PORT_TYPE
op.ILLEGAL_I <= op.DB_MAX_OUTPUT_PORT_TYPE
d_sys <= d_sys.DB_MAX_OUTPUT_PORT_TYPE
sys <= sys.DB_MAX_OUTPUT_PORT_TYPE
vec => state.DATAA
vec => state.DATAA
vec_done => Selector0.IN3
vec_done => Selector2.IN2


|sisa|proc:pro0|unidad_control:c0|control_l:c_l
ir[0] => Mux20.IN10
ir[0] => Mux21.IN10
ir[0] => Mux22.IN10
ir[0] => Mux23.IN10
ir[0] => Mux24.IN10
ir[0] => Mux25.IN10
ir[0] => Mux26.IN69
ir[0] => Mux27.IN69
ir[0] => Mux28.IN69
ir[0] => Mux29.IN69
ir[0] => Mux30.IN69
ir[0] => Mux31.IN69
ir[0] => Mux32.IN69
ir[0] => Mux33.IN69
ir[0] => Mux92.IN9
ir[0] => Mux92.IN10
ir[0] => Mux92.IN11
ir[0] => Mux92.IN12
ir[0] => Mux92.IN13
ir[0] => Mux92.IN14
ir[0] => Mux92.IN15
ir[0] => Mux92.IN16
ir[0] => Mux92.IN17
ir[0] => Mux92.IN18
ir[0] => Mux92.IN19
ir[0] => Mux93.IN10
ir[0] => addr_io.DATAA
ir[0] => immed[0].DATAIN
ir[0] => Equal10.IN15
ir[1] => Mux20.IN9
ir[1] => Mux21.IN9
ir[1] => Mux22.IN9
ir[1] => Mux23.IN9
ir[1] => Mux24.IN9
ir[1] => Mux25.IN9
ir[1] => Mux26.IN68
ir[1] => Mux27.IN68
ir[1] => Mux28.IN68
ir[1] => Mux29.IN68
ir[1] => Mux30.IN68
ir[1] => Mux31.IN68
ir[1] => Mux32.IN68
ir[1] => Mux33.IN68
ir[1] => Mux91.IN9
ir[1] => Mux91.IN10
ir[1] => Mux91.IN11
ir[1] => Mux91.IN12
ir[1] => Mux91.IN13
ir[1] => Mux91.IN14
ir[1] => Mux91.IN15
ir[1] => Mux91.IN16
ir[1] => Mux91.IN17
ir[1] => Mux91.IN18
ir[1] => Mux91.IN19
ir[1] => Mux93.IN9
ir[1] => addr_io.DATAA
ir[1] => immed[1].DATAIN
ir[1] => Equal10.IN14
ir[2] => Mux20.IN8
ir[2] => Mux21.IN8
ir[2] => Mux22.IN8
ir[2] => Mux23.IN8
ir[2] => Mux24.IN8
ir[2] => Mux25.IN8
ir[2] => Mux26.IN67
ir[2] => Mux27.IN67
ir[2] => Mux28.IN67
ir[2] => Mux29.IN67
ir[2] => Mux30.IN67
ir[2] => Mux31.IN67
ir[2] => Mux32.IN67
ir[2] => Mux33.IN67
ir[2] => Mux90.IN9
ir[2] => Mux90.IN10
ir[2] => Mux90.IN11
ir[2] => Mux90.IN12
ir[2] => Mux90.IN13
ir[2] => Mux90.IN14
ir[2] => Mux90.IN15
ir[2] => Mux90.IN16
ir[2] => Mux90.IN17
ir[2] => Mux90.IN18
ir[2] => Mux90.IN19
ir[2] => immed.DATAB
ir[2] => immed.DATAB
ir[2] => immed.DATAB
ir[2] => Mux93.IN8
ir[2] => addr_io.DATAA
ir[2] => immed[2].DATAIN
ir[2] => Equal10.IN13
ir[3] => Mux0.IN10
ir[3] => Mux1.IN10
ir[3] => Mux2.IN10
ir[3] => Mux3.IN10
ir[3] => Mux4.IN10
ir[3] => Mux5.IN10
ir[3] => Mux6.IN10
ir[3] => Mux7.IN10
ir[3] => Mux8.IN10
ir[3] => Mux9.IN10
ir[3] => Mux10.IN10
ir[3] => Mux11.IN10
ir[3] => Mux12.IN10
ir[3] => Mux13.IN10
ir[3] => Mux14.IN10
ir[3] => Mux15.IN10
ir[3] => Mux16.IN10
ir[3] => Mux17.IN10
ir[3] => Mux18.IN10
ir[3] => Mux19.IN10
ir[3] => Mux26.IN66
ir[3] => Mux27.IN66
ir[3] => Mux28.IN66
ir[3] => Mux29.IN66
ir[3] => Mux30.IN66
ir[3] => Mux31.IN66
ir[3] => Mux32.IN66
ir[3] => Mux33.IN66
ir[3] => Mux34.IN6
ir[3] => Mux35.IN6
ir[3] => Mux36.IN6
ir[3] => Mux37.IN6
ir[3] => immed.DATAA
ir[3] => immed.DATAB
ir[3] => addr_io.DATAA
ir[3] => Equal10.IN12
ir[4] => Mux0.IN9
ir[4] => Mux1.IN9
ir[4] => Mux2.IN9
ir[4] => Mux3.IN9
ir[4] => Mux4.IN9
ir[4] => Mux5.IN9
ir[4] => Mux6.IN9
ir[4] => Mux7.IN9
ir[4] => Mux8.IN9
ir[4] => Mux9.IN9
ir[4] => Mux10.IN9
ir[4] => Mux11.IN9
ir[4] => Mux12.IN9
ir[4] => Mux13.IN9
ir[4] => Mux14.IN9
ir[4] => Mux15.IN9
ir[4] => Mux16.IN9
ir[4] => Mux17.IN9
ir[4] => Mux18.IN9
ir[4] => Mux19.IN9
ir[4] => Mux26.IN65
ir[4] => Mux27.IN65
ir[4] => Mux28.IN65
ir[4] => Mux29.IN65
ir[4] => Mux30.IN65
ir[4] => Mux31.IN65
ir[4] => Mux32.IN65
ir[4] => Mux33.IN65
ir[4] => Mux34.IN5
ir[4] => Mux35.IN5
ir[4] => Mux36.IN5
ir[4] => Mux37.IN5
ir[4] => immed.DATAA
ir[4] => immed.DATAB
ir[4] => addr_io.DATAA
ir[4] => Equal10.IN11
ir[5] => Mux0.IN8
ir[5] => Mux1.IN8
ir[5] => Mux2.IN8
ir[5] => Mux3.IN8
ir[5] => Mux4.IN8
ir[5] => Mux5.IN8
ir[5] => Mux6.IN8
ir[5] => Mux7.IN8
ir[5] => Mux8.IN8
ir[5] => Mux9.IN8
ir[5] => Mux10.IN8
ir[5] => Mux11.IN8
ir[5] => Mux12.IN8
ir[5] => Mux13.IN8
ir[5] => Mux14.IN8
ir[5] => Mux15.IN8
ir[5] => Mux16.IN8
ir[5] => Mux17.IN8
ir[5] => Mux18.IN8
ir[5] => Mux19.IN8
ir[5] => Mux26.IN64
ir[5] => Mux27.IN64
ir[5] => Mux28.IN64
ir[5] => Mux29.IN64
ir[5] => Mux30.IN64
ir[5] => Mux31.IN64
ir[5] => Mux32.IN64
ir[5] => Mux33.IN64
ir[5] => super_special.AND_I.OUTPUTSELECT
ir[5] => super_special.OR_I.OUTPUTSELECT
ir[5] => super_special.XOR_I.OUTPUTSELECT
ir[5] => super_special.NOT_I.OUTPUTSELECT
ir[5] => super_special.ADD_I.OUTPUTSELECT
ir[5] => super_special.SUB_I.OUTPUTSELECT
ir[5] => super_special.SHA_I.OUTPUTSELECT
ir[5] => super_special.SHL_I.OUTPUTSELECT
ir[5] => super_special.CMPLT_I.OUTPUTSELECT
ir[5] => super_special.CMPLE_I.OUTPUTSELECT
ir[5] => super_special.CMPEQ_I.OUTPUTSELECT
ir[5] => super_special.CMPLTU_I.OUTPUTSELECT
ir[5] => super_special.CMPLEU_I.OUTPUTSELECT
ir[5] => super_special.ADDI_I.OUTPUTSELECT
ir[5] => super_special.LD_I.OUTPUTSELECT
ir[5] => super_special.ST_I.OUTPUTSELECT
ir[5] => super_special.MOVI_I.OUTPUTSELECT
ir[5] => super_special.MOVHI_I.OUTPUTSELECT
ir[5] => super_special.BZ_I.OUTPUTSELECT
ir[5] => super_special.BNZ_I.OUTPUTSELECT
ir[5] => super_special.IN_I.OUTPUTSELECT
ir[5] => super_special.OUT_I.OUTPUTSELECT
ir[5] => super_special.MUL_I.OUTPUTSELECT
ir[5] => super_special.MULH_I.OUTPUTSELECT
ir[5] => super_special.MULHU_I.OUTPUTSELECT
ir[5] => super_special.DIV_I.OUTPUTSELECT
ir[5] => super_special.DIVU_I.OUTPUTSELECT
ir[5] => super_special.JZ_I.OUTPUTSELECT
ir[5] => super_special.JNZ_I.OUTPUTSELECT
ir[5] => super_special.JMP_I.OUTPUTSELECT
ir[5] => super_special.JAL_I.OUTPUTSELECT
ir[5] => super_special.CALL_I.OUTPUTSELECT
ir[5] => super_special.LDB_I.OUTPUTSELECT
ir[5] => super_special.STB_I.OUTPUTSELECT
ir[5] => Mux34.IN4
ir[5] => Mux35.IN4
ir[5] => Mux36.IN4
ir[5] => Mux37.IN4
ir[5] => super_special.ADD_V.OUTPUTSELECT
ir[5] => super_special.SUB_V.OUTPUTSELECT
ir[5] => super_special.MUL_V.OUTPUTSELECT
ir[5] => super_special.DIV_V.OUTPUTSELECT
ir[5] => super_special.EI_I.OUTPUTSELECT
ir[5] => super_special.DI_I.OUTPUTSELECT
ir[5] => super_special.RETI_I.OUTPUTSELECT
ir[5] => super_special.GETIID_I.OUTPUTSELECT
ir[5] => super_special.RDS_I.OUTPUTSELECT
ir[5] => super_special.WRS_I.OUTPUTSELECT
ir[5] => super_special.HALT_I.OUTPUTSELECT
ir[5] => super_special.NOP_I.OUTPUTSELECT
ir[5] => super_special.ILLEGAL_I.OUTPUTSELECT
ir[5] => immed.DATAA
ir[5] => immed.DATAB
ir[5] => addr_io.DATAA
ir[5] => Mux89.IN19
ir[5] => Equal10.IN10
ir[6] => addr_a.DATAA
ir[6] => immed.DATAB
ir[6] => addr_io.DATAA
ir[6] => Equal10.IN9
ir[7] => addr_a.DATAA
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => addr_io.DATAA
ir[7] => Equal10.IN8
ir[8] => addr_a.DATAA
ir[8] => wr_out.IN1
ir[8] => move.MOVHI_I.IN0
ir[8] => branch.BNZ_I.IN0
ir[8] => IO.OUT_I.IN0
ir[8] => Mux54.IN16
ir[8] => Mux56.IN17
ir[8] => Mux58.IN18
ir[8] => wrd.IN1
ir[8] => Equal10.IN7
ir[9] => addr_a.DATAB
ir[9] => Mux92.IN4
ir[9] => Mux92.IN5
ir[9] => Mux92.IN6
ir[9] => Mux92.IN7
ir[9] => Mux92.IN8
ir[9] => addr_d[0].DATAIN
ir[9] => Equal10.IN6
ir[10] => addr_a.DATAB
ir[10] => Mux91.IN4
ir[10] => Mux91.IN5
ir[10] => Mux91.IN6
ir[10] => Mux91.IN7
ir[10] => Mux91.IN8
ir[10] => addr_d[1].DATAIN
ir[10] => Equal10.IN5
ir[11] => addr_a.DATAB
ir[11] => Mux90.IN4
ir[11] => Mux90.IN5
ir[11] => Mux90.IN6
ir[11] => Mux90.IN7
ir[11] => Mux90.IN8
ir[11] => addr_d[2].DATAIN
ir[11] => Equal10.IN4
ir[12] => Mux38.IN11
ir[12] => Mux39.IN11
ir[12] => Mux40.IN11
ir[12] => Mux41.IN11
ir[12] => Mux42.IN11
ir[12] => Mux43.IN11
ir[12] => Mux44.IN11
ir[12] => Mux45.IN11
ir[12] => Mux46.IN11
ir[12] => Mux47.IN11
ir[12] => Mux48.IN11
ir[12] => Mux49.IN11
ir[12] => Mux50.IN11
ir[12] => Mux51.IN11
ir[12] => Mux52.IN11
ir[12] => Mux53.IN11
ir[12] => Mux54.IN11
ir[12] => Mux55.IN11
ir[12] => Mux56.IN11
ir[12] => Mux57.IN11
ir[12] => Mux58.IN11
ir[12] => Mux59.IN11
ir[12] => Mux60.IN11
ir[12] => Mux61.IN11
ir[12] => Mux62.IN11
ir[12] => Mux63.IN11
ir[12] => Mux64.IN11
ir[12] => Mux65.IN11
ir[12] => Mux66.IN11
ir[12] => Mux67.IN11
ir[12] => Mux68.IN11
ir[12] => Mux69.IN11
ir[12] => Mux70.IN11
ir[12] => Mux71.IN11
ir[12] => Mux72.IN11
ir[12] => Mux73.IN11
ir[12] => Mux74.IN11
ir[12] => Mux75.IN11
ir[12] => Mux76.IN11
ir[12] => Mux77.IN11
ir[12] => Mux78.IN11
ir[12] => Mux79.IN11
ir[12] => Mux80.IN11
ir[12] => Mux81.IN11
ir[12] => Mux82.IN11
ir[12] => Mux83.IN11
ir[12] => Mux84.IN11
ir[12] => Mux85.IN11
ir[12] => Mux86.IN11
ir[12] => Mux87.IN11
ir[12] => Mux88.IN11
ir[12] => Mux89.IN18
ir[12] => Mux90.IN3
ir[12] => Mux91.IN3
ir[12] => Mux92.IN3
ir[12] => Mux94.IN19
ir[12] => Mux95.IN19
ir[12] => Equal0.IN3
ir[12] => Equal1.IN3
ir[12] => Equal2.IN3
ir[12] => Equal3.IN1
ir[12] => Equal4.IN2
ir[12] => Equal5.IN3
ir[12] => Equal6.IN3
ir[12] => Equal7.IN2
ir[12] => Equal8.IN3
ir[12] => Equal9.IN3
ir[12] => Equal10.IN3
ir[12] => Equal11.IN2
ir[12] => Equal12.IN0
ir[13] => Mux38.IN10
ir[13] => Mux39.IN10
ir[13] => Mux40.IN10
ir[13] => Mux41.IN10
ir[13] => Mux42.IN10
ir[13] => Mux43.IN10
ir[13] => Mux44.IN10
ir[13] => Mux45.IN10
ir[13] => Mux46.IN10
ir[13] => Mux47.IN10
ir[13] => Mux48.IN10
ir[13] => Mux49.IN10
ir[13] => Mux50.IN10
ir[13] => Mux51.IN10
ir[13] => Mux52.IN10
ir[13] => Mux53.IN10
ir[13] => Mux54.IN10
ir[13] => Mux55.IN10
ir[13] => Mux56.IN10
ir[13] => Mux57.IN10
ir[13] => Mux58.IN10
ir[13] => Mux59.IN10
ir[13] => Mux60.IN10
ir[13] => Mux61.IN10
ir[13] => Mux62.IN10
ir[13] => Mux63.IN10
ir[13] => Mux64.IN10
ir[13] => Mux65.IN10
ir[13] => Mux66.IN10
ir[13] => Mux67.IN10
ir[13] => Mux68.IN10
ir[13] => Mux69.IN10
ir[13] => Mux70.IN10
ir[13] => Mux71.IN10
ir[13] => Mux72.IN10
ir[13] => Mux73.IN10
ir[13] => Mux74.IN10
ir[13] => Mux75.IN10
ir[13] => Mux76.IN10
ir[13] => Mux77.IN10
ir[13] => Mux78.IN10
ir[13] => Mux79.IN10
ir[13] => Mux80.IN10
ir[13] => Mux81.IN10
ir[13] => Mux82.IN10
ir[13] => Mux83.IN10
ir[13] => Mux84.IN10
ir[13] => Mux85.IN10
ir[13] => Mux86.IN10
ir[13] => Mux87.IN10
ir[13] => Mux88.IN10
ir[13] => Mux89.IN17
ir[13] => Mux90.IN2
ir[13] => Mux91.IN2
ir[13] => Mux92.IN2
ir[13] => Mux94.IN18
ir[13] => Mux95.IN18
ir[13] => Equal0.IN2
ir[13] => Equal1.IN2
ir[13] => Equal2.IN0
ir[13] => Equal3.IN3
ir[13] => Equal4.IN1
ir[13] => Equal5.IN1
ir[13] => Equal6.IN2
ir[13] => Equal7.IN3
ir[13] => Equal8.IN2
ir[13] => Equal9.IN2
ir[13] => Equal10.IN2
ir[13] => Equal11.IN1
ir[13] => Equal12.IN3
ir[14] => Mux38.IN9
ir[14] => Mux39.IN9
ir[14] => Mux40.IN9
ir[14] => Mux41.IN9
ir[14] => Mux42.IN9
ir[14] => Mux43.IN9
ir[14] => Mux44.IN9
ir[14] => Mux45.IN9
ir[14] => Mux46.IN9
ir[14] => Mux47.IN9
ir[14] => Mux48.IN9
ir[14] => Mux49.IN9
ir[14] => Mux50.IN9
ir[14] => Mux51.IN9
ir[14] => Mux52.IN9
ir[14] => Mux53.IN9
ir[14] => Mux54.IN9
ir[14] => Mux55.IN9
ir[14] => Mux56.IN9
ir[14] => Mux57.IN9
ir[14] => Mux58.IN9
ir[14] => Mux59.IN9
ir[14] => Mux60.IN9
ir[14] => Mux61.IN9
ir[14] => Mux62.IN9
ir[14] => Mux63.IN9
ir[14] => Mux64.IN9
ir[14] => Mux65.IN9
ir[14] => Mux66.IN9
ir[14] => Mux67.IN9
ir[14] => Mux68.IN9
ir[14] => Mux69.IN9
ir[14] => Mux70.IN9
ir[14] => Mux71.IN9
ir[14] => Mux72.IN9
ir[14] => Mux73.IN9
ir[14] => Mux74.IN9
ir[14] => Mux75.IN9
ir[14] => Mux76.IN9
ir[14] => Mux77.IN9
ir[14] => Mux78.IN9
ir[14] => Mux79.IN9
ir[14] => Mux80.IN9
ir[14] => Mux81.IN9
ir[14] => Mux82.IN9
ir[14] => Mux83.IN9
ir[14] => Mux84.IN9
ir[14] => Mux85.IN9
ir[14] => Mux86.IN9
ir[14] => Mux87.IN9
ir[14] => Mux88.IN9
ir[14] => Mux89.IN16
ir[14] => Mux90.IN1
ir[14] => Mux91.IN1
ir[14] => Mux92.IN1
ir[14] => Mux94.IN17
ir[14] => Mux95.IN17
ir[14] => Equal0.IN1
ir[14] => Equal1.IN1
ir[14] => Equal2.IN2
ir[14] => Equal3.IN0
ir[14] => Equal4.IN0
ir[14] => Equal5.IN2
ir[14] => Equal6.IN1
ir[14] => Equal7.IN1
ir[14] => Equal8.IN1
ir[14] => Equal9.IN1
ir[14] => Equal10.IN1
ir[14] => Equal11.IN3
ir[14] => Equal12.IN2
ir[15] => Mux38.IN8
ir[15] => Mux39.IN8
ir[15] => Mux40.IN8
ir[15] => Mux41.IN8
ir[15] => Mux42.IN8
ir[15] => Mux43.IN8
ir[15] => Mux44.IN8
ir[15] => Mux45.IN8
ir[15] => Mux46.IN8
ir[15] => Mux47.IN8
ir[15] => Mux48.IN8
ir[15] => Mux49.IN8
ir[15] => Mux50.IN8
ir[15] => Mux51.IN8
ir[15] => Mux52.IN8
ir[15] => Mux53.IN8
ir[15] => Mux54.IN8
ir[15] => Mux55.IN8
ir[15] => Mux56.IN8
ir[15] => Mux57.IN8
ir[15] => Mux58.IN8
ir[15] => Mux59.IN8
ir[15] => Mux60.IN8
ir[15] => Mux61.IN8
ir[15] => Mux62.IN8
ir[15] => Mux63.IN8
ir[15] => Mux64.IN8
ir[15] => Mux65.IN8
ir[15] => Mux66.IN8
ir[15] => Mux67.IN8
ir[15] => Mux68.IN8
ir[15] => Mux69.IN8
ir[15] => Mux70.IN8
ir[15] => Mux71.IN8
ir[15] => Mux72.IN8
ir[15] => Mux73.IN8
ir[15] => Mux74.IN8
ir[15] => Mux75.IN8
ir[15] => Mux76.IN8
ir[15] => Mux77.IN8
ir[15] => Mux78.IN8
ir[15] => Mux79.IN8
ir[15] => Mux80.IN8
ir[15] => Mux81.IN8
ir[15] => Mux82.IN8
ir[15] => Mux83.IN8
ir[15] => Mux84.IN8
ir[15] => Mux85.IN8
ir[15] => Mux86.IN8
ir[15] => Mux87.IN8
ir[15] => Mux88.IN8
ir[15] => Mux89.IN15
ir[15] => Mux90.IN0
ir[15] => Mux91.IN0
ir[15] => Mux92.IN0
ir[15] => Mux94.IN16
ir[15] => Mux95.IN16
ir[15] => Equal0.IN0
ir[15] => Equal1.IN0
ir[15] => Equal2.IN1
ir[15] => Equal3.IN2
ir[15] => Equal4.IN3
ir[15] => Equal5.IN0
ir[15] => Equal6.IN0
ir[15] => Equal7.IN0
ir[15] => Equal8.IN0
ir[15] => Equal9.IN0
ir[15] => Equal10.IN0
ir[15] => Equal11.IN0
ir[15] => Equal12.IN1
op.AND_I <= op.AND_I.DB_MAX_OUTPUT_PORT_TYPE
op.OR_I <= op.OR_I.DB_MAX_OUTPUT_PORT_TYPE
op.XOR_I <= op.XOR_I.DB_MAX_OUTPUT_PORT_TYPE
op.NOT_I <= op.NOT_I.DB_MAX_OUTPUT_PORT_TYPE
op.ADD_I <= op.ADD_I.DB_MAX_OUTPUT_PORT_TYPE
op.SUB_I <= op.SUB_I.DB_MAX_OUTPUT_PORT_TYPE
op.SHA_I <= op.SHA_I.DB_MAX_OUTPUT_PORT_TYPE
op.SHL_I <= op.SHL_I.DB_MAX_OUTPUT_PORT_TYPE
op.CMPLT_I <= op.CMPLT_I.DB_MAX_OUTPUT_PORT_TYPE
op.CMPLE_I <= op.CMPLE_I.DB_MAX_OUTPUT_PORT_TYPE
op.CMPEQ_I <= op.CMPEQ_I.DB_MAX_OUTPUT_PORT_TYPE
op.CMPLTU_I <= op.CMPLTU_I.DB_MAX_OUTPUT_PORT_TYPE
op.CMPLEU_I <= op.CMPLEU_I.DB_MAX_OUTPUT_PORT_TYPE
op.ADDI_I <= op.ADDI_I.DB_MAX_OUTPUT_PORT_TYPE
op.LD_I <= op.LD_I.DB_MAX_OUTPUT_PORT_TYPE
op.ST_I <= op.ST_I.DB_MAX_OUTPUT_PORT_TYPE
op.MOVI_I <= op.MOVI_I.DB_MAX_OUTPUT_PORT_TYPE
op.MOVHI_I <= op.MOVHI_I.DB_MAX_OUTPUT_PORT_TYPE
op.BZ_I <= op.BZ_I.DB_MAX_OUTPUT_PORT_TYPE
op.BNZ_I <= op.BNZ_I.DB_MAX_OUTPUT_PORT_TYPE
op.IN_I <= op.IN_I.DB_MAX_OUTPUT_PORT_TYPE
op.OUT_I <= op.OUT_I.DB_MAX_OUTPUT_PORT_TYPE
op.MUL_I <= op.MUL_I.DB_MAX_OUTPUT_PORT_TYPE
op.MULH_I <= op.MULH_I.DB_MAX_OUTPUT_PORT_TYPE
op.MULHU_I <= op.MULHU_I.DB_MAX_OUTPUT_PORT_TYPE
op.DIV_I <= op.DIV_I.DB_MAX_OUTPUT_PORT_TYPE
op.DIVU_I <= op.DIVU_I.DB_MAX_OUTPUT_PORT_TYPE
op.JZ_I <= op.JZ_I.DB_MAX_OUTPUT_PORT_TYPE
op.JNZ_I <= op.JNZ_I.DB_MAX_OUTPUT_PORT_TYPE
op.JMP_I <= op.JMP_I.DB_MAX_OUTPUT_PORT_TYPE
op.JAL_I <= op.JAL_I.DB_MAX_OUTPUT_PORT_TYPE
op.CALL_I <= op.CALL_I.DB_MAX_OUTPUT_PORT_TYPE
op.LDB_I <= op.LDB_I.DB_MAX_OUTPUT_PORT_TYPE
op.STB_I <= op.STB_I.DB_MAX_OUTPUT_PORT_TYPE
op.LDV_I <= op.LDV_I.DB_MAX_OUTPUT_PORT_TYPE
op.STV_I <= op.STV_I.DB_MAX_OUTPUT_PORT_TYPE
op.MVVR_I <= op.MVVR_I.DB_MAX_OUTPUT_PORT_TYPE
op.MVRV_I <= op.MVRV_I.DB_MAX_OUTPUT_PORT_TYPE
op.ADD_V <= op.ADD_V.DB_MAX_OUTPUT_PORT_TYPE
op.SUB_V <= op.SUB_V.DB_MAX_OUTPUT_PORT_TYPE
op.MUL_V <= op.MUL_V.DB_MAX_OUTPUT_PORT_TYPE
op.DIV_V <= op.DIV_V.DB_MAX_OUTPUT_PORT_TYPE
op.EI_I <= op.EI_I.DB_MAX_OUTPUT_PORT_TYPE
op.DI_I <= op.DI_I.DB_MAX_OUTPUT_PORT_TYPE
op.RETI_I <= op.RETI_I.DB_MAX_OUTPUT_PORT_TYPE
op.GETIID_I <= op.GETIID_I.DB_MAX_OUTPUT_PORT_TYPE
op.RDS_I <= op.RDS_I.DB_MAX_OUTPUT_PORT_TYPE
op.WRS_I <= op.WRS_I.DB_MAX_OUTPUT_PORT_TYPE
op.HALT_I <= op.HALT_I.DB_MAX_OUTPUT_PORT_TYPE
op.NOP_I <= op.NOP_I.DB_MAX_OUTPUT_PORT_TYPE
op.ILLEGAL_I <= op.ILLEGAL_I.DB_MAX_OUTPUT_PORT_TYPE
ldpc <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
wrd <= wrd.DB_MAX_OUTPUT_PORT_TYPE
vwrd <= vwrd.DB_MAX_OUTPUT_PORT_TYPE
addr_a[0] <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
addr_a[1] <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
addr_a[2] <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
addr_b[0] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
addr_b[1] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
addr_b[2] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
addr_d[0] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
addr_d[1] <= ir[10].DB_MAX_OUTPUT_PORT_TYPE
addr_d[2] <= ir[11].DB_MAX_OUTPUT_PORT_TYPE
immed[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
immed[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
immed[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
immed[3] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[4] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[5] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[6] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[7] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[8] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[9] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[10] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[11] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[12] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[13] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[14] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[15] <= immed.DB_MAX_OUTPUT_PORT_TYPE
wr_m <= wr_m.DB_MAX_OUTPUT_PORT_TYPE
in_d[0] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
in_d[1] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
immed_x2 <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
immed_x16 <= immed_x16.DB_MAX_OUTPUT_PORT_TYPE
word_byte <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
Rb_N <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
addr_io[0] <= addr_io.DB_MAX_OUTPUT_PORT_TYPE
addr_io[1] <= addr_io.DB_MAX_OUTPUT_PORT_TYPE
addr_io[2] <= addr_io.DB_MAX_OUTPUT_PORT_TYPE
addr_io[3] <= addr_io.DB_MAX_OUTPUT_PORT_TYPE
addr_io[4] <= addr_io.DB_MAX_OUTPUT_PORT_TYPE
addr_io[5] <= addr_io.DB_MAX_OUTPUT_PORT_TYPE
addr_io[6] <= addr_io.DB_MAX_OUTPUT_PORT_TYPE
addr_io[7] <= addr_io.DB_MAX_OUTPUT_PORT_TYPE
wr_out <= wr_out.DB_MAX_OUTPUT_PORT_TYPE
rd_in <= wrd.DB_MAX_OUTPUT_PORT_TYPE
a_sys <= a_sys.DB_MAX_OUTPUT_PORT_TYPE
d_sys <= d_sys.DB_MAX_OUTPUT_PORT_TYPE
ei <= ei.DB_MAX_OUTPUT_PORT_TYPE
di <= di.DB_MAX_OUTPUT_PORT_TYPE
reti <= reti.DB_MAX_OUTPUT_PORT_TYPE
geti <= comb.DB_MAX_OUTPUT_PORT_TYPE
inta <= in_d.DB_MAX_OUTPUT_PORT_TYPE
call <= call.DB_MAX_OUTPUT_PORT_TYPE
il_inst <= il_inst.DB_MAX_OUTPUT_PORT_TYPE
mem_op <= mem_op.DB_MAX_OUTPUT_PORT_TYPE
va_old_vd <= va_old_vd.DB_MAX_OUTPUT_PORT_TYPE
vec_produce_sca <= vec_produce_sca.DB_MAX_OUTPUT_PORT_TYPE
vec_inst <= vec_inst.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|datapath:e0
clk => regfile:reg0.clk
clk => vregfile:vreg0.clk
op.AND_I => alu:alu0.op.AND_I
op.AND_I => valu:valu0.op.AND_I
op.OR_I => alu:alu0.op.OR_I
op.OR_I => valu:valu0.op.OR_I
op.XOR_I => alu:alu0.op.XOR_I
op.XOR_I => valu:valu0.op.XOR_I
op.NOT_I => alu:alu0.op.NOT_I
op.NOT_I => valu:valu0.op.NOT_I
op.ADD_I => alu:alu0.op.ADD_I
op.ADD_I => valu:valu0.op.ADD_I
op.SUB_I => alu:alu0.op.SUB_I
op.SUB_I => valu:valu0.op.SUB_I
op.SHA_I => alu:alu0.op.SHA_I
op.SHA_I => valu:valu0.op.SHA_I
op.SHL_I => alu:alu0.op.SHL_I
op.SHL_I => valu:valu0.op.SHL_I
op.CMPLT_I => alu:alu0.op.CMPLT_I
op.CMPLT_I => valu:valu0.op.CMPLT_I
op.CMPLE_I => alu:alu0.op.CMPLE_I
op.CMPLE_I => valu:valu0.op.CMPLE_I
op.CMPEQ_I => alu:alu0.op.CMPEQ_I
op.CMPEQ_I => valu:valu0.op.CMPEQ_I
op.CMPLTU_I => alu:alu0.op.CMPLTU_I
op.CMPLTU_I => valu:valu0.op.CMPLTU_I
op.CMPLEU_I => alu:alu0.op.CMPLEU_I
op.CMPLEU_I => valu:valu0.op.CMPLEU_I
op.ADDI_I => alu:alu0.op.ADDI_I
op.ADDI_I => valu:valu0.op.ADDI_I
op.LD_I => alu:alu0.op.LD_I
op.LD_I => valu:valu0.op.LD_I
op.ST_I => alu:alu0.op.ST_I
op.ST_I => valu:valu0.op.ST_I
op.MOVI_I => alu:alu0.op.MOVI_I
op.MOVI_I => valu:valu0.op.MOVI_I
op.MOVHI_I => alu:alu0.op.MOVHI_I
op.MOVHI_I => valu:valu0.op.MOVHI_I
op.BZ_I => tknbr.IN0
op.BZ_I => tknbr.IN0
op.BZ_I => alu:alu0.op.BZ_I
op.BZ_I => valu:valu0.op.BZ_I
op.BNZ_I => tknbr.IN0
op.BNZ_I => tknbr.IN1
op.BNZ_I => alu:alu0.op.BNZ_I
op.BNZ_I => valu:valu0.op.BNZ_I
op.IN_I => alu:alu0.op.IN_I
op.IN_I => valu:valu0.op.IN_I
op.OUT_I => alu:alu0.op.OUT_I
op.OUT_I => valu:valu0.op.OUT_I
op.MUL_I => alu:alu0.op.MUL_I
op.MUL_I => valu:valu0.op.MUL_I
op.MULH_I => alu:alu0.op.MULH_I
op.MULH_I => valu:valu0.op.MULH_I
op.MULHU_I => alu:alu0.op.MULHU_I
op.MULHU_I => valu:valu0.op.MULHU_I
op.DIV_I => alu:alu0.op.DIV_I
op.DIV_I => valu:valu0.op.DIV_I
op.DIVU_I => alu:alu0.op.DIVU_I
op.DIVU_I => valu:valu0.op.DIVU_I
op.JZ_I => tknbr.IN1
op.JZ_I => alu:alu0.op.JZ_I
op.JZ_I => valu:valu0.op.JZ_I
op.JNZ_I => tknbr.IN1
op.JNZ_I => alu:alu0.op.JNZ_I
op.JNZ_I => valu:valu0.op.JNZ_I
op.JMP_I => tknbr.IN0
op.JMP_I => alu:alu0.op.JMP_I
op.JMP_I => valu:valu0.op.JMP_I
op.JAL_I => tknbr.IN1
op.JAL_I => alu:alu0.op.JAL_I
op.JAL_I => valu:valu0.op.JAL_I
op.CALL_I => alu:alu0.op.CALL_I
op.CALL_I => valu:valu0.op.CALL_I
op.LDB_I => alu:alu0.op.LDB_I
op.LDB_I => valu:valu0.op.LDB_I
op.STB_I => alu:alu0.op.STB_I
op.STB_I => valu:valu0.op.STB_I
op.LDV_I => alu:alu0.op.LDV_I
op.LDV_I => valu:valu0.op.LDV_I
op.STV_I => alu:alu0.op.STV_I
op.STV_I => valu:valu0.op.STV_I
op.MVVR_I => alu:alu0.op.MVVR_I
op.MVVR_I => valu:valu0.op.MVVR_I
op.MVRV_I => alu:alu0.op.MVRV_I
op.MVRV_I => valu:valu0.op.MVRV_I
op.ADD_V => alu:alu0.op.ADD_V
op.ADD_V => valu:valu0.op.ADD_V
op.SUB_V => alu:alu0.op.SUB_V
op.SUB_V => valu:valu0.op.SUB_V
op.MUL_V => alu:alu0.op.MUL_V
op.MUL_V => valu:valu0.op.MUL_V
op.DIV_V => alu:alu0.op.DIV_V
op.DIV_V => valu:valu0.op.DIV_V
op.EI_I => alu:alu0.op.EI_I
op.EI_I => valu:valu0.op.EI_I
op.DI_I => alu:alu0.op.DI_I
op.DI_I => valu:valu0.op.DI_I
op.RETI_I => alu:alu0.op.RETI_I
op.RETI_I => valu:valu0.op.RETI_I
op.GETIID_I => alu:alu0.op.GETIID_I
op.GETIID_I => valu:valu0.op.GETIID_I
op.RDS_I => alu:alu0.op.RDS_I
op.RDS_I => valu:valu0.op.RDS_I
op.WRS_I => alu:alu0.op.WRS_I
op.WRS_I => valu:valu0.op.WRS_I
op.HALT_I => alu:alu0.op.HALT_I
op.HALT_I => valu:valu0.op.HALT_I
op.NOP_I => alu:alu0.op.NOP_I
op.NOP_I => valu:valu0.op.NOP_I
op.ILLEGAL_I => alu:alu0.op.ILLEGAL_I
op.ILLEGAL_I => valu:valu0.op.ILLEGAL_I
wrd => regfile:reg0.wrd
vwrd => vregfile:vreg0.wrd
addr_a[0] => regfile:reg0.addr_a[0]
addr_a[0] => vregfile:vreg0.addr_a[0]
addr_a[1] => regfile:reg0.addr_a[1]
addr_a[1] => vregfile:vreg0.addr_a[1]
addr_a[2] => regfile:reg0.addr_a[2]
addr_a[2] => vregfile:vreg0.addr_a[2]
addr_b[0] => regfile:reg0.addr_b[0]
addr_b[0] => vregfile:vreg0.addr_b[0]
addr_b[1] => regfile:reg0.addr_b[1]
addr_b[1] => vregfile:vreg0.addr_b[1]
addr_b[2] => regfile:reg0.addr_b[2]
addr_b[2] => vregfile:vreg0.addr_b[2]
addr_d[0] => regfile:reg0.addr_d[0]
addr_d[0] => vregfile:vreg0.addr_d[0]
addr_d[1] => regfile:reg0.addr_d[1]
addr_d[1] => vregfile:vreg0.addr_d[1]
addr_d[2] => regfile:reg0.addr_d[2]
addr_d[2] => vregfile:vreg0.addr_d[2]
immed[0] => immed_out.DATAB
immed[0] => immed_out.DATAA
immed[0] => immed_out[1].DATAB
immed[1] => immed_out.DATAB
immed[1] => immed_out.DATAA
immed[1] => immed_out[2].DATAB
immed[2] => immed_out.DATAB
immed[2] => immed_out.DATAA
immed[2] => immed_out[3].DATAB
immed[3] => immed_out.DATAB
immed[3] => immed_out.DATAA
immed[3] => immed_out[4].DATAB
immed[4] => immed_out.DATAB
immed[4] => immed_out.DATAA
immed[4] => immed_out[5].DATAB
immed[5] => immed_out.DATAB
immed[5] => immed_out.DATAA
immed[5] => immed_out[6].DATAB
immed[6] => immed_out.DATAB
immed[6] => immed_out.DATAA
immed[6] => immed_out[7].DATAB
immed[7] => immed_out.DATAB
immed[7] => immed_out.DATAA
immed[7] => immed_out[8].DATAB
immed[8] => immed_out.DATAB
immed[8] => immed_out.DATAA
immed[8] => immed_out[9].DATAB
immed[9] => immed_out.DATAB
immed[9] => immed_out.DATAA
immed[9] => immed_out[10].DATAB
immed[10] => immed_out.DATAB
immed[10] => immed_out.DATAA
immed[10] => immed_out[11].DATAB
immed[11] => immed_out.DATAB
immed[11] => immed_out.DATAA
immed[11] => immed_out[12].DATAB
immed[12] => immed_out.DATAA
immed[12] => immed_out[13].DATAB
immed[13] => immed_out.DATAA
immed[13] => immed_out[14].DATAB
immed[14] => immed_out.DATAA
immed[14] => immed_out[15].DATAB
immed[15] => immed_out.DATAA
immed_x2 => immed_out.IN0
immed_x2 => immed_out.IN0
immed_x16 => immed_out.IN1
immed_x16 => immed_out.IN1
datard_m[0] => Mux15.IN0
datard_m[1] => Mux14.IN0
datard_m[2] => Mux13.IN0
datard_m[3] => Mux12.IN0
datard_m[4] => Mux11.IN0
datard_m[5] => Mux10.IN0
datard_m[6] => Mux9.IN0
datard_m[7] => Mux8.IN0
datard_m[8] => Mux7.IN0
datard_m[9] => Mux6.IN0
datard_m[10] => Mux5.IN0
datard_m[11] => Mux4.IN0
datard_m[12] => Mux3.IN0
datard_m[13] => Mux2.IN0
datard_m[14] => Mux1.IN0
datard_m[15] => Mux0.IN0
vec_rd[0] => vd[0].DATAA
vec_rd[1] => vd[1].DATAA
vec_rd[2] => vd[2].DATAA
vec_rd[3] => vd[3].DATAA
vec_rd[4] => vd[4].DATAA
vec_rd[5] => vd[5].DATAA
vec_rd[6] => vd[6].DATAA
vec_rd[7] => vd[7].DATAA
vec_rd[8] => vd[8].DATAA
vec_rd[9] => vd[9].DATAA
vec_rd[10] => vd[10].DATAA
vec_rd[11] => vd[11].DATAA
vec_rd[12] => vd[12].DATAA
vec_rd[13] => vd[13].DATAA
vec_rd[14] => vd[14].DATAA
vec_rd[15] => vd[15].DATAA
vec_rd[16] => vd[16].DATAA
vec_rd[17] => vd[17].DATAA
vec_rd[18] => vd[18].DATAA
vec_rd[19] => vd[19].DATAA
vec_rd[20] => vd[20].DATAA
vec_rd[21] => vd[21].DATAA
vec_rd[22] => vd[22].DATAA
vec_rd[23] => vd[23].DATAA
vec_rd[24] => vd[24].DATAA
vec_rd[25] => vd[25].DATAA
vec_rd[26] => vd[26].DATAA
vec_rd[27] => vd[27].DATAA
vec_rd[28] => vd[28].DATAA
vec_rd[29] => vd[29].DATAA
vec_rd[30] => vd[30].DATAA
vec_rd[31] => vd[31].DATAA
vec_rd[32] => vd[32].DATAA
vec_rd[33] => vd[33].DATAA
vec_rd[34] => vd[34].DATAA
vec_rd[35] => vd[35].DATAA
vec_rd[36] => vd[36].DATAA
vec_rd[37] => vd[37].DATAA
vec_rd[38] => vd[38].DATAA
vec_rd[39] => vd[39].DATAA
vec_rd[40] => vd[40].DATAA
vec_rd[41] => vd[41].DATAA
vec_rd[42] => vd[42].DATAA
vec_rd[43] => vd[43].DATAA
vec_rd[44] => vd[44].DATAA
vec_rd[45] => vd[45].DATAA
vec_rd[46] => vd[46].DATAA
vec_rd[47] => vd[47].DATAA
vec_rd[48] => vd[48].DATAA
vec_rd[49] => vd[49].DATAA
vec_rd[50] => vd[50].DATAA
vec_rd[51] => vd[51].DATAA
vec_rd[52] => vd[52].DATAA
vec_rd[53] => vd[53].DATAA
vec_rd[54] => vd[54].DATAA
vec_rd[55] => vd[55].DATAA
vec_rd[56] => vd[56].DATAA
vec_rd[57] => vd[57].DATAA
vec_rd[58] => vd[58].DATAA
vec_rd[59] => vd[59].DATAA
vec_rd[60] => vd[60].DATAA
vec_rd[61] => vd[61].DATAA
vec_rd[62] => vd[62].DATAA
vec_rd[63] => vd[63].DATAA
vec_rd[64] => vd[64].DATAA
vec_rd[65] => vd[65].DATAA
vec_rd[66] => vd[66].DATAA
vec_rd[67] => vd[67].DATAA
vec_rd[68] => vd[68].DATAA
vec_rd[69] => vd[69].DATAA
vec_rd[70] => vd[70].DATAA
vec_rd[71] => vd[71].DATAA
vec_rd[72] => vd[72].DATAA
vec_rd[73] => vd[73].DATAA
vec_rd[74] => vd[74].DATAA
vec_rd[75] => vd[75].DATAA
vec_rd[76] => vd[76].DATAA
vec_rd[77] => vd[77].DATAA
vec_rd[78] => vd[78].DATAA
vec_rd[79] => vd[79].DATAA
vec_rd[80] => vd[80].DATAA
vec_rd[81] => vd[81].DATAA
vec_rd[82] => vd[82].DATAA
vec_rd[83] => vd[83].DATAA
vec_rd[84] => vd[84].DATAA
vec_rd[85] => vd[85].DATAA
vec_rd[86] => vd[86].DATAA
vec_rd[87] => vd[87].DATAA
vec_rd[88] => vd[88].DATAA
vec_rd[89] => vd[89].DATAA
vec_rd[90] => vd[90].DATAA
vec_rd[91] => vd[91].DATAA
vec_rd[92] => vd[92].DATAA
vec_rd[93] => vd[93].DATAA
vec_rd[94] => vd[94].DATAA
vec_rd[95] => vd[95].DATAA
vec_rd[96] => vd[96].DATAA
vec_rd[97] => vd[97].DATAA
vec_rd[98] => vd[98].DATAA
vec_rd[99] => vd[99].DATAA
vec_rd[100] => vd[100].DATAA
vec_rd[101] => vd[101].DATAA
vec_rd[102] => vd[102].DATAA
vec_rd[103] => vd[103].DATAA
vec_rd[104] => vd[104].DATAA
vec_rd[105] => vd[105].DATAA
vec_rd[106] => vd[106].DATAA
vec_rd[107] => vd[107].DATAA
vec_rd[108] => vd[108].DATAA
vec_rd[109] => vd[109].DATAA
vec_rd[110] => vd[110].DATAA
vec_rd[111] => vd[111].DATAA
vec_rd[112] => vd[112].DATAA
vec_rd[113] => vd[113].DATAA
vec_rd[114] => vd[114].DATAA
vec_rd[115] => vd[115].DATAA
vec_rd[116] => vd[116].DATAA
vec_rd[117] => vd[117].DATAA
vec_rd[118] => vd[118].DATAA
vec_rd[119] => vd[119].DATAA
vec_rd[120] => vd[120].DATAA
vec_rd[121] => vd[121].DATAA
vec_rd[122] => vd[122].DATAA
vec_rd[123] => vd[123].DATAA
vec_rd[124] => vd[124].DATAA
vec_rd[125] => vd[125].DATAA
vec_rd[126] => vd[126].DATAA
vec_rd[127] => vd[127].DATAA
ins_dad => addr_m_s[15].OUTPUTSELECT
ins_dad => addr_m_s[14].OUTPUTSELECT
ins_dad => addr_m_s[13].OUTPUTSELECT
ins_dad => addr_m_s[12].OUTPUTSELECT
ins_dad => addr_m_s[11].OUTPUTSELECT
ins_dad => addr_m_s[10].OUTPUTSELECT
ins_dad => addr_m_s[9].OUTPUTSELECT
ins_dad => addr_m_s[8].OUTPUTSELECT
ins_dad => addr_m_s[7].OUTPUTSELECT
ins_dad => addr_m_s[6].OUTPUTSELECT
ins_dad => addr_m_s[5].OUTPUTSELECT
ins_dad => addr_m_s[4].OUTPUTSELECT
ins_dad => addr_m_s[3].OUTPUTSELECT
ins_dad => addr_m_s[2].OUTPUTSELECT
ins_dad => addr_m_s[1].OUTPUTSELECT
ins_dad => addr_m_s[0].OUTPUTSELECT
pc[0] => addr_m_s[0].DATAB
pc[0] => regfile:reg0.PCret[0]
pc[0] => Mux15.IN1
pc[1] => Add0.IN30
pc[1] => addr_m_s[1].DATAB
pc[1] => regfile:reg0.PCret[1]
pc[2] => Add0.IN29
pc[2] => addr_m_s[2].DATAB
pc[2] => regfile:reg0.PCret[2]
pc[3] => Add0.IN28
pc[3] => addr_m_s[3].DATAB
pc[3] => regfile:reg0.PCret[3]
pc[4] => Add0.IN27
pc[4] => addr_m_s[4].DATAB
pc[4] => regfile:reg0.PCret[4]
pc[5] => Add0.IN26
pc[5] => addr_m_s[5].DATAB
pc[5] => regfile:reg0.PCret[5]
pc[6] => Add0.IN25
pc[6] => addr_m_s[6].DATAB
pc[6] => regfile:reg0.PCret[6]
pc[7] => Add0.IN24
pc[7] => addr_m_s[7].DATAB
pc[7] => regfile:reg0.PCret[7]
pc[8] => Add0.IN23
pc[8] => addr_m_s[8].DATAB
pc[8] => regfile:reg0.PCret[8]
pc[9] => Add0.IN22
pc[9] => addr_m_s[9].DATAB
pc[9] => regfile:reg0.PCret[9]
pc[10] => Add0.IN21
pc[10] => addr_m_s[10].DATAB
pc[10] => regfile:reg0.PCret[10]
pc[11] => Add0.IN20
pc[11] => addr_m_s[11].DATAB
pc[11] => regfile:reg0.PCret[11]
pc[12] => Add0.IN19
pc[12] => addr_m_s[12].DATAB
pc[12] => regfile:reg0.PCret[12]
pc[13] => Add0.IN18
pc[13] => addr_m_s[13].DATAB
pc[13] => regfile:reg0.PCret[13]
pc[14] => Add0.IN17
pc[14] => addr_m_s[14].DATAB
pc[14] => regfile:reg0.PCret[14]
pc[15] => Add0.IN16
pc[15] => addr_m_s[15].DATAB
pc[15] => regfile:reg0.PCret[15]
in_d[0] => Mux0.IN2
in_d[0] => Mux1.IN2
in_d[0] => Mux2.IN2
in_d[0] => Mux3.IN2
in_d[0] => Mux4.IN2
in_d[0] => Mux5.IN2
in_d[0] => Mux6.IN2
in_d[0] => Mux7.IN2
in_d[0] => Mux8.IN2
in_d[0] => Mux9.IN2
in_d[0] => Mux10.IN2
in_d[0] => Mux11.IN2
in_d[0] => Mux12.IN2
in_d[0] => Mux13.IN2
in_d[0] => Mux14.IN2
in_d[0] => Mux15.IN3
in_d[1] => Mux0.IN1
in_d[1] => Mux1.IN1
in_d[1] => Mux2.IN1
in_d[1] => Mux3.IN1
in_d[1] => Mux4.IN1
in_d[1] => Mux5.IN1
in_d[1] => Mux6.IN1
in_d[1] => Mux7.IN1
in_d[1] => Mux8.IN1
in_d[1] => Mux9.IN1
in_d[1] => Mux10.IN1
in_d[1] => Mux11.IN1
in_d[1] => Mux12.IN1
in_d[1] => Mux13.IN1
in_d[1] => Mux14.IN1
in_d[1] => Mux15.IN2
Rb_N => rb_out[15].OUTPUTSELECT
Rb_N => rb_out[14].OUTPUTSELECT
Rb_N => rb_out[13].OUTPUTSELECT
Rb_N => rb_out[12].OUTPUTSELECT
Rb_N => rb_out[11].OUTPUTSELECT
Rb_N => rb_out[10].OUTPUTSELECT
Rb_N => rb_out[9].OUTPUTSELECT
Rb_N => rb_out[8].OUTPUTSELECT
Rb_N => rb_out[7].OUTPUTSELECT
Rb_N => rb_out[6].OUTPUTSELECT
Rb_N => rb_out[5].OUTPUTSELECT
Rb_N => rb_out[4].OUTPUTSELECT
Rb_N => rb_out[3].OUTPUTSELECT
Rb_N => rb_out[2].OUTPUTSELECT
Rb_N => rb_out[1].OUTPUTSELECT
Rb_N => rb_out[0].OUTPUTSELECT
d_sys => regfile:reg0.d_sys
a_sys => regfile:reg0.a_sys
ei => regfile:reg0.ei
di => regfile:reg0.di
reti => regfile:reg0.reti
rd_io[0] => Mux15.IN4
rd_io[1] => Mux14.IN3
rd_io[2] => Mux13.IN3
rd_io[3] => Mux12.IN3
rd_io[4] => Mux11.IN3
rd_io[5] => Mux10.IN3
rd_io[6] => Mux9.IN3
rd_io[7] => Mux8.IN3
rd_io[8] => Mux7.IN3
rd_io[9] => Mux6.IN3
rd_io[10] => Mux5.IN3
rd_io[11] => Mux4.IN3
rd_io[12] => Mux3.IN3
rd_io[13] => Mux2.IN3
rd_io[14] => Mux1.IN3
rd_io[15] => Mux0.IN3
boot => regfile:reg0.boot
except => regfile:reg0.except
exc_code[0] => regfile:reg0.exc_code[0]
exc_code[1] => regfile:reg0.exc_code[1]
exc_code[2] => regfile:reg0.exc_code[2]
exc_code[3] => regfile:reg0.exc_code[3]
va_old_vd => va[127].OUTPUTSELECT
va_old_vd => va[126].OUTPUTSELECT
va_old_vd => va[125].OUTPUTSELECT
va_old_vd => va[124].OUTPUTSELECT
va_old_vd => va[123].OUTPUTSELECT
va_old_vd => va[122].OUTPUTSELECT
va_old_vd => va[121].OUTPUTSELECT
va_old_vd => va[120].OUTPUTSELECT
va_old_vd => va[119].OUTPUTSELECT
va_old_vd => va[118].OUTPUTSELECT
va_old_vd => va[117].OUTPUTSELECT
va_old_vd => va[116].OUTPUTSELECT
va_old_vd => va[115].OUTPUTSELECT
va_old_vd => va[114].OUTPUTSELECT
va_old_vd => va[113].OUTPUTSELECT
va_old_vd => va[112].OUTPUTSELECT
va_old_vd => va[111].OUTPUTSELECT
va_old_vd => va[110].OUTPUTSELECT
va_old_vd => va[109].OUTPUTSELECT
va_old_vd => va[108].OUTPUTSELECT
va_old_vd => va[107].OUTPUTSELECT
va_old_vd => va[106].OUTPUTSELECT
va_old_vd => va[105].OUTPUTSELECT
va_old_vd => va[104].OUTPUTSELECT
va_old_vd => va[103].OUTPUTSELECT
va_old_vd => va[102].OUTPUTSELECT
va_old_vd => va[101].OUTPUTSELECT
va_old_vd => va[100].OUTPUTSELECT
va_old_vd => va[99].OUTPUTSELECT
va_old_vd => va[98].OUTPUTSELECT
va_old_vd => va[97].OUTPUTSELECT
va_old_vd => va[96].OUTPUTSELECT
va_old_vd => va[95].OUTPUTSELECT
va_old_vd => va[94].OUTPUTSELECT
va_old_vd => va[93].OUTPUTSELECT
va_old_vd => va[92].OUTPUTSELECT
va_old_vd => va[91].OUTPUTSELECT
va_old_vd => va[90].OUTPUTSELECT
va_old_vd => va[89].OUTPUTSELECT
va_old_vd => va[88].OUTPUTSELECT
va_old_vd => va[87].OUTPUTSELECT
va_old_vd => va[86].OUTPUTSELECT
va_old_vd => va[85].OUTPUTSELECT
va_old_vd => va[84].OUTPUTSELECT
va_old_vd => va[83].OUTPUTSELECT
va_old_vd => va[82].OUTPUTSELECT
va_old_vd => va[81].OUTPUTSELECT
va_old_vd => va[80].OUTPUTSELECT
va_old_vd => va[79].OUTPUTSELECT
va_old_vd => va[78].OUTPUTSELECT
va_old_vd => va[77].OUTPUTSELECT
va_old_vd => va[76].OUTPUTSELECT
va_old_vd => va[75].OUTPUTSELECT
va_old_vd => va[74].OUTPUTSELECT
va_old_vd => va[73].OUTPUTSELECT
va_old_vd => va[72].OUTPUTSELECT
va_old_vd => va[71].OUTPUTSELECT
va_old_vd => va[70].OUTPUTSELECT
va_old_vd => va[69].OUTPUTSELECT
va_old_vd => va[68].OUTPUTSELECT
va_old_vd => va[67].OUTPUTSELECT
va_old_vd => va[66].OUTPUTSELECT
va_old_vd => va[65].OUTPUTSELECT
va_old_vd => va[64].OUTPUTSELECT
va_old_vd => va[63].OUTPUTSELECT
va_old_vd => va[62].OUTPUTSELECT
va_old_vd => va[61].OUTPUTSELECT
va_old_vd => va[60].OUTPUTSELECT
va_old_vd => va[59].OUTPUTSELECT
va_old_vd => va[58].OUTPUTSELECT
va_old_vd => va[57].OUTPUTSELECT
va_old_vd => va[56].OUTPUTSELECT
va_old_vd => va[55].OUTPUTSELECT
va_old_vd => va[54].OUTPUTSELECT
va_old_vd => va[53].OUTPUTSELECT
va_old_vd => va[52].OUTPUTSELECT
va_old_vd => va[51].OUTPUTSELECT
va_old_vd => va[50].OUTPUTSELECT
va_old_vd => va[49].OUTPUTSELECT
va_old_vd => va[48].OUTPUTSELECT
va_old_vd => va[47].OUTPUTSELECT
va_old_vd => va[46].OUTPUTSELECT
va_old_vd => va[45].OUTPUTSELECT
va_old_vd => va[44].OUTPUTSELECT
va_old_vd => va[43].OUTPUTSELECT
va_old_vd => va[42].OUTPUTSELECT
va_old_vd => va[41].OUTPUTSELECT
va_old_vd => va[40].OUTPUTSELECT
va_old_vd => va[39].OUTPUTSELECT
va_old_vd => va[38].OUTPUTSELECT
va_old_vd => va[37].OUTPUTSELECT
va_old_vd => va[36].OUTPUTSELECT
va_old_vd => va[35].OUTPUTSELECT
va_old_vd => va[34].OUTPUTSELECT
va_old_vd => va[33].OUTPUTSELECT
va_old_vd => va[32].OUTPUTSELECT
va_old_vd => va[31].OUTPUTSELECT
va_old_vd => va[30].OUTPUTSELECT
va_old_vd => va[29].OUTPUTSELECT
va_old_vd => va[28].OUTPUTSELECT
va_old_vd => va[27].OUTPUTSELECT
va_old_vd => va[26].OUTPUTSELECT
va_old_vd => va[25].OUTPUTSELECT
va_old_vd => va[24].OUTPUTSELECT
va_old_vd => va[23].OUTPUTSELECT
va_old_vd => va[22].OUTPUTSELECT
va_old_vd => va[21].OUTPUTSELECT
va_old_vd => va[20].OUTPUTSELECT
va_old_vd => va[19].OUTPUTSELECT
va_old_vd => va[18].OUTPUTSELECT
va_old_vd => va[17].OUTPUTSELECT
va_old_vd => va[16].OUTPUTSELECT
va_old_vd => va[15].OUTPUTSELECT
va_old_vd => va[14].OUTPUTSELECT
va_old_vd => va[13].OUTPUTSELECT
va_old_vd => va[12].OUTPUTSELECT
va_old_vd => va[11].OUTPUTSELECT
va_old_vd => va[10].OUTPUTSELECT
va_old_vd => va[9].OUTPUTSELECT
va_old_vd => va[8].OUTPUTSELECT
va_old_vd => va[7].OUTPUTSELECT
va_old_vd => va[6].OUTPUTSELECT
va_old_vd => va[5].OUTPUTSELECT
va_old_vd => va[4].OUTPUTSELECT
va_old_vd => va[3].OUTPUTSELECT
va_old_vd => va[2].OUTPUTSELECT
va_old_vd => va[1].OUTPUTSELECT
va_old_vd => va[0].OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec_produce_sca => rd_alu.OUTPUTSELECT
vec => vd[127].OUTPUTSELECT
vec => vd[126].OUTPUTSELECT
vec => vd[125].OUTPUTSELECT
vec => vd[124].OUTPUTSELECT
vec => vd[123].OUTPUTSELECT
vec => vd[122].OUTPUTSELECT
vec => vd[121].OUTPUTSELECT
vec => vd[120].OUTPUTSELECT
vec => vd[119].OUTPUTSELECT
vec => vd[118].OUTPUTSELECT
vec => vd[117].OUTPUTSELECT
vec => vd[116].OUTPUTSELECT
vec => vd[115].OUTPUTSELECT
vec => vd[114].OUTPUTSELECT
vec => vd[113].OUTPUTSELECT
vec => vd[112].OUTPUTSELECT
vec => vd[111].OUTPUTSELECT
vec => vd[110].OUTPUTSELECT
vec => vd[109].OUTPUTSELECT
vec => vd[108].OUTPUTSELECT
vec => vd[107].OUTPUTSELECT
vec => vd[106].OUTPUTSELECT
vec => vd[105].OUTPUTSELECT
vec => vd[104].OUTPUTSELECT
vec => vd[103].OUTPUTSELECT
vec => vd[102].OUTPUTSELECT
vec => vd[101].OUTPUTSELECT
vec => vd[100].OUTPUTSELECT
vec => vd[99].OUTPUTSELECT
vec => vd[98].OUTPUTSELECT
vec => vd[97].OUTPUTSELECT
vec => vd[96].OUTPUTSELECT
vec => vd[95].OUTPUTSELECT
vec => vd[94].OUTPUTSELECT
vec => vd[93].OUTPUTSELECT
vec => vd[92].OUTPUTSELECT
vec => vd[91].OUTPUTSELECT
vec => vd[90].OUTPUTSELECT
vec => vd[89].OUTPUTSELECT
vec => vd[88].OUTPUTSELECT
vec => vd[87].OUTPUTSELECT
vec => vd[86].OUTPUTSELECT
vec => vd[85].OUTPUTSELECT
vec => vd[84].OUTPUTSELECT
vec => vd[83].OUTPUTSELECT
vec => vd[82].OUTPUTSELECT
vec => vd[81].OUTPUTSELECT
vec => vd[80].OUTPUTSELECT
vec => vd[79].OUTPUTSELECT
vec => vd[78].OUTPUTSELECT
vec => vd[77].OUTPUTSELECT
vec => vd[76].OUTPUTSELECT
vec => vd[75].OUTPUTSELECT
vec => vd[74].OUTPUTSELECT
vec => vd[73].OUTPUTSELECT
vec => vd[72].OUTPUTSELECT
vec => vd[71].OUTPUTSELECT
vec => vd[70].OUTPUTSELECT
vec => vd[69].OUTPUTSELECT
vec => vd[68].OUTPUTSELECT
vec => vd[67].OUTPUTSELECT
vec => vd[66].OUTPUTSELECT
vec => vd[65].OUTPUTSELECT
vec => vd[64].OUTPUTSELECT
vec => vd[63].OUTPUTSELECT
vec => vd[62].OUTPUTSELECT
vec => vd[61].OUTPUTSELECT
vec => vd[60].OUTPUTSELECT
vec => vd[59].OUTPUTSELECT
vec => vd[58].OUTPUTSELECT
vec => vd[57].OUTPUTSELECT
vec => vd[56].OUTPUTSELECT
vec => vd[55].OUTPUTSELECT
vec => vd[54].OUTPUTSELECT
vec => vd[53].OUTPUTSELECT
vec => vd[52].OUTPUTSELECT
vec => vd[51].OUTPUTSELECT
vec => vd[50].OUTPUTSELECT
vec => vd[49].OUTPUTSELECT
vec => vd[48].OUTPUTSELECT
vec => vd[47].OUTPUTSELECT
vec => vd[46].OUTPUTSELECT
vec => vd[45].OUTPUTSELECT
vec => vd[44].OUTPUTSELECT
vec => vd[43].OUTPUTSELECT
vec => vd[42].OUTPUTSELECT
vec => vd[41].OUTPUTSELECT
vec => vd[40].OUTPUTSELECT
vec => vd[39].OUTPUTSELECT
vec => vd[38].OUTPUTSELECT
vec => vd[37].OUTPUTSELECT
vec => vd[36].OUTPUTSELECT
vec => vd[35].OUTPUTSELECT
vec => vd[34].OUTPUTSELECT
vec => vd[33].OUTPUTSELECT
vec => vd[32].OUTPUTSELECT
vec => vd[31].OUTPUTSELECT
vec => vd[30].OUTPUTSELECT
vec => vd[29].OUTPUTSELECT
vec => vd[28].OUTPUTSELECT
vec => vd[27].OUTPUTSELECT
vec => vd[26].OUTPUTSELECT
vec => vd[25].OUTPUTSELECT
vec => vd[24].OUTPUTSELECT
vec => vd[23].OUTPUTSELECT
vec => vd[22].OUTPUTSELECT
vec => vd[21].OUTPUTSELECT
vec => vd[20].OUTPUTSELECT
vec => vd[19].OUTPUTSELECT
vec => vd[18].OUTPUTSELECT
vec => vd[17].OUTPUTSELECT
vec => vd[16].OUTPUTSELECT
vec => vd[15].OUTPUTSELECT
vec => vd[14].OUTPUTSELECT
vec => vd[13].OUTPUTSELECT
vec => vd[12].OUTPUTSELECT
vec => vd[11].OUTPUTSELECT
vec => vd[10].OUTPUTSELECT
vec => vd[9].OUTPUTSELECT
vec => vd[8].OUTPUTSELECT
vec => vd[7].OUTPUTSELECT
vec => vd[6].OUTPUTSELECT
vec => vd[5].OUTPUTSELECT
vec => vd[4].OUTPUTSELECT
vec => vd[3].OUTPUTSELECT
vec => vd[2].OUTPUTSELECT
vec => vd[1].OUTPUTSELECT
vec => vd[0].OUTPUTSELECT
addr_m[0] <= addr_m_s[0].DB_MAX_OUTPUT_PORT_TYPE
addr_m[1] <= addr_m_s[1].DB_MAX_OUTPUT_PORT_TYPE
addr_m[2] <= addr_m_s[2].DB_MAX_OUTPUT_PORT_TYPE
addr_m[3] <= addr_m_s[3].DB_MAX_OUTPUT_PORT_TYPE
addr_m[4] <= addr_m_s[4].DB_MAX_OUTPUT_PORT_TYPE
addr_m[5] <= addr_m_s[5].DB_MAX_OUTPUT_PORT_TYPE
addr_m[6] <= addr_m_s[6].DB_MAX_OUTPUT_PORT_TYPE
addr_m[7] <= addr_m_s[7].DB_MAX_OUTPUT_PORT_TYPE
addr_m[8] <= addr_m_s[8].DB_MAX_OUTPUT_PORT_TYPE
addr_m[9] <= addr_m_s[9].DB_MAX_OUTPUT_PORT_TYPE
addr_m[10] <= addr_m_s[10].DB_MAX_OUTPUT_PORT_TYPE
addr_m[11] <= addr_m_s[11].DB_MAX_OUTPUT_PORT_TYPE
addr_m[12] <= addr_m_s[12].DB_MAX_OUTPUT_PORT_TYPE
addr_m[13] <= addr_m_s[13].DB_MAX_OUTPUT_PORT_TYPE
addr_m[14] <= addr_m_s[14].DB_MAX_OUTPUT_PORT_TYPE
addr_m[15] <= addr_m_s[15].DB_MAX_OUTPUT_PORT_TYPE
data_wr[0] <= regfile:reg0.b[0]
data_wr[1] <= regfile:reg0.b[1]
data_wr[2] <= regfile:reg0.b[2]
data_wr[3] <= regfile:reg0.b[3]
data_wr[4] <= regfile:reg0.b[4]
data_wr[5] <= regfile:reg0.b[5]
data_wr[6] <= regfile:reg0.b[6]
data_wr[7] <= regfile:reg0.b[7]
data_wr[8] <= regfile:reg0.b[8]
data_wr[9] <= regfile:reg0.b[9]
data_wr[10] <= regfile:reg0.b[10]
data_wr[11] <= regfile:reg0.b[11]
data_wr[12] <= regfile:reg0.b[12]
data_wr[13] <= regfile:reg0.b[13]
data_wr[14] <= regfile:reg0.b[14]
data_wr[15] <= regfile:reg0.b[15]
vec_wr[0] <= vregfile:vreg0.b[0]
vec_wr[1] <= vregfile:vreg0.b[1]
vec_wr[2] <= vregfile:vreg0.b[2]
vec_wr[3] <= vregfile:vreg0.b[3]
vec_wr[4] <= vregfile:vreg0.b[4]
vec_wr[5] <= vregfile:vreg0.b[5]
vec_wr[6] <= vregfile:vreg0.b[6]
vec_wr[7] <= vregfile:vreg0.b[7]
vec_wr[8] <= vregfile:vreg0.b[8]
vec_wr[9] <= vregfile:vreg0.b[9]
vec_wr[10] <= vregfile:vreg0.b[10]
vec_wr[11] <= vregfile:vreg0.b[11]
vec_wr[12] <= vregfile:vreg0.b[12]
vec_wr[13] <= vregfile:vreg0.b[13]
vec_wr[14] <= vregfile:vreg0.b[14]
vec_wr[15] <= vregfile:vreg0.b[15]
vec_wr[16] <= vregfile:vreg0.b[16]
vec_wr[17] <= vregfile:vreg0.b[17]
vec_wr[18] <= vregfile:vreg0.b[18]
vec_wr[19] <= vregfile:vreg0.b[19]
vec_wr[20] <= vregfile:vreg0.b[20]
vec_wr[21] <= vregfile:vreg0.b[21]
vec_wr[22] <= vregfile:vreg0.b[22]
vec_wr[23] <= vregfile:vreg0.b[23]
vec_wr[24] <= vregfile:vreg0.b[24]
vec_wr[25] <= vregfile:vreg0.b[25]
vec_wr[26] <= vregfile:vreg0.b[26]
vec_wr[27] <= vregfile:vreg0.b[27]
vec_wr[28] <= vregfile:vreg0.b[28]
vec_wr[29] <= vregfile:vreg0.b[29]
vec_wr[30] <= vregfile:vreg0.b[30]
vec_wr[31] <= vregfile:vreg0.b[31]
vec_wr[32] <= vregfile:vreg0.b[32]
vec_wr[33] <= vregfile:vreg0.b[33]
vec_wr[34] <= vregfile:vreg0.b[34]
vec_wr[35] <= vregfile:vreg0.b[35]
vec_wr[36] <= vregfile:vreg0.b[36]
vec_wr[37] <= vregfile:vreg0.b[37]
vec_wr[38] <= vregfile:vreg0.b[38]
vec_wr[39] <= vregfile:vreg0.b[39]
vec_wr[40] <= vregfile:vreg0.b[40]
vec_wr[41] <= vregfile:vreg0.b[41]
vec_wr[42] <= vregfile:vreg0.b[42]
vec_wr[43] <= vregfile:vreg0.b[43]
vec_wr[44] <= vregfile:vreg0.b[44]
vec_wr[45] <= vregfile:vreg0.b[45]
vec_wr[46] <= vregfile:vreg0.b[46]
vec_wr[47] <= vregfile:vreg0.b[47]
vec_wr[48] <= vregfile:vreg0.b[48]
vec_wr[49] <= vregfile:vreg0.b[49]
vec_wr[50] <= vregfile:vreg0.b[50]
vec_wr[51] <= vregfile:vreg0.b[51]
vec_wr[52] <= vregfile:vreg0.b[52]
vec_wr[53] <= vregfile:vreg0.b[53]
vec_wr[54] <= vregfile:vreg0.b[54]
vec_wr[55] <= vregfile:vreg0.b[55]
vec_wr[56] <= vregfile:vreg0.b[56]
vec_wr[57] <= vregfile:vreg0.b[57]
vec_wr[58] <= vregfile:vreg0.b[58]
vec_wr[59] <= vregfile:vreg0.b[59]
vec_wr[60] <= vregfile:vreg0.b[60]
vec_wr[61] <= vregfile:vreg0.b[61]
vec_wr[62] <= vregfile:vreg0.b[62]
vec_wr[63] <= vregfile:vreg0.b[63]
vec_wr[64] <= vregfile:vreg0.b[64]
vec_wr[65] <= vregfile:vreg0.b[65]
vec_wr[66] <= vregfile:vreg0.b[66]
vec_wr[67] <= vregfile:vreg0.b[67]
vec_wr[68] <= vregfile:vreg0.b[68]
vec_wr[69] <= vregfile:vreg0.b[69]
vec_wr[70] <= vregfile:vreg0.b[70]
vec_wr[71] <= vregfile:vreg0.b[71]
vec_wr[72] <= vregfile:vreg0.b[72]
vec_wr[73] <= vregfile:vreg0.b[73]
vec_wr[74] <= vregfile:vreg0.b[74]
vec_wr[75] <= vregfile:vreg0.b[75]
vec_wr[76] <= vregfile:vreg0.b[76]
vec_wr[77] <= vregfile:vreg0.b[77]
vec_wr[78] <= vregfile:vreg0.b[78]
vec_wr[79] <= vregfile:vreg0.b[79]
vec_wr[80] <= vregfile:vreg0.b[80]
vec_wr[81] <= vregfile:vreg0.b[81]
vec_wr[82] <= vregfile:vreg0.b[82]
vec_wr[83] <= vregfile:vreg0.b[83]
vec_wr[84] <= vregfile:vreg0.b[84]
vec_wr[85] <= vregfile:vreg0.b[85]
vec_wr[86] <= vregfile:vreg0.b[86]
vec_wr[87] <= vregfile:vreg0.b[87]
vec_wr[88] <= vregfile:vreg0.b[88]
vec_wr[89] <= vregfile:vreg0.b[89]
vec_wr[90] <= vregfile:vreg0.b[90]
vec_wr[91] <= vregfile:vreg0.b[91]
vec_wr[92] <= vregfile:vreg0.b[92]
vec_wr[93] <= vregfile:vreg0.b[93]
vec_wr[94] <= vregfile:vreg0.b[94]
vec_wr[95] <= vregfile:vreg0.b[95]
vec_wr[96] <= vregfile:vreg0.b[96]
vec_wr[97] <= vregfile:vreg0.b[97]
vec_wr[98] <= vregfile:vreg0.b[98]
vec_wr[99] <= vregfile:vreg0.b[99]
vec_wr[100] <= vregfile:vreg0.b[100]
vec_wr[101] <= vregfile:vreg0.b[101]
vec_wr[102] <= vregfile:vreg0.b[102]
vec_wr[103] <= vregfile:vreg0.b[103]
vec_wr[104] <= vregfile:vreg0.b[104]
vec_wr[105] <= vregfile:vreg0.b[105]
vec_wr[106] <= vregfile:vreg0.b[106]
vec_wr[107] <= vregfile:vreg0.b[107]
vec_wr[108] <= vregfile:vreg0.b[108]
vec_wr[109] <= vregfile:vreg0.b[109]
vec_wr[110] <= vregfile:vreg0.b[110]
vec_wr[111] <= vregfile:vreg0.b[111]
vec_wr[112] <= vregfile:vreg0.b[112]
vec_wr[113] <= vregfile:vreg0.b[113]
vec_wr[114] <= vregfile:vreg0.b[114]
vec_wr[115] <= vregfile:vreg0.b[115]
vec_wr[116] <= vregfile:vreg0.b[116]
vec_wr[117] <= vregfile:vreg0.b[117]
vec_wr[118] <= vregfile:vreg0.b[118]
vec_wr[119] <= vregfile:vreg0.b[119]
vec_wr[120] <= vregfile:vreg0.b[120]
vec_wr[121] <= vregfile:vreg0.b[121]
vec_wr[122] <= vregfile:vreg0.b[122]
vec_wr[123] <= vregfile:vreg0.b[123]
vec_wr[124] <= vregfile:vreg0.b[124]
vec_wr[125] <= vregfile:vreg0.b[125]
vec_wr[126] <= vregfile:vreg0.b[126]
vec_wr[127] <= vregfile:vreg0.b[127]
aluout[0] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= rd_alu.DB_MAX_OUTPUT_PORT_TYPE
tknbr[0] <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
tknbr[1] <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
wr_io[0] <= regfile:reg0.b[0]
wr_io[1] <= regfile:reg0.b[1]
wr_io[2] <= regfile:reg0.b[2]
wr_io[3] <= regfile:reg0.b[3]
wr_io[4] <= regfile:reg0.b[4]
wr_io[5] <= regfile:reg0.b[5]
wr_io[6] <= regfile:reg0.b[6]
wr_io[7] <= regfile:reg0.b[7]
wr_io[8] <= regfile:reg0.b[8]
wr_io[9] <= regfile:reg0.b[9]
wr_io[10] <= regfile:reg0.b[10]
wr_io[11] <= regfile:reg0.b[11]
wr_io[12] <= regfile:reg0.b[12]
wr_io[13] <= regfile:reg0.b[13]
wr_io[14] <= regfile:reg0.b[14]
wr_io[15] <= regfile:reg0.b[15]
int_e <= regfile:reg0.int_e
sys => regfile:reg0.sys
pc_sys[0] <= regfile:reg0.PCsys[0]
pc_sys[1] <= regfile:reg0.PCsys[1]
pc_sys[2] <= regfile:reg0.PCsys[2]
pc_sys[3] <= regfile:reg0.PCsys[3]
pc_sys[4] <= regfile:reg0.PCsys[4]
pc_sys[5] <= regfile:reg0.PCsys[5]
pc_sys[6] <= regfile:reg0.PCsys[6]
pc_sys[7] <= regfile:reg0.PCsys[7]
pc_sys[8] <= regfile:reg0.PCsys[8]
pc_sys[9] <= regfile:reg0.PCsys[9]
pc_sys[10] <= regfile:reg0.PCsys[10]
pc_sys[11] <= regfile:reg0.PCsys[11]
pc_sys[12] <= regfile:reg0.PCsys[12]
pc_sys[13] <= regfile:reg0.PCsys[13]
pc_sys[14] <= regfile:reg0.PCsys[14]
pc_sys[15] <= regfile:reg0.PCsys[15]
div_zero <= div_zero.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|datapath:e0|regfile:reg0
clk => regs~19.CLK
clk => regs~0.CLK
clk => regs~1.CLK
clk => regs~2.CLK
clk => regs~3.CLK
clk => regs~4.CLK
clk => regs~5.CLK
clk => regs~6.CLK
clk => regs~7.CLK
clk => regs~8.CLK
clk => regs~9.CLK
clk => regs~10.CLK
clk => regs~11.CLK
clk => regs~12.CLK
clk => regs~13.CLK
clk => regs~14.CLK
clk => regs~15.CLK
clk => regs~16.CLK
clk => regs~17.CLK
clk => regs~18.CLK
clk => sys_regs[7][0].CLK
clk => sys_regs[7][1].CLK
clk => sys_regs[7][2].CLK
clk => sys_regs[7][3].CLK
clk => sys_regs[7][4].CLK
clk => sys_regs[7][5].CLK
clk => sys_regs[7][6].CLK
clk => sys_regs[7][7].CLK
clk => sys_regs[7][8].CLK
clk => sys_regs[7][9].CLK
clk => sys_regs[7][10].CLK
clk => sys_regs[7][11].CLK
clk => sys_regs[7][12].CLK
clk => sys_regs[7][13].CLK
clk => sys_regs[7][14].CLK
clk => sys_regs[7][15].CLK
clk => sys_regs[6][0].CLK
clk => sys_regs[6][1].CLK
clk => sys_regs[6][2].CLK
clk => sys_regs[6][3].CLK
clk => sys_regs[6][4].CLK
clk => sys_regs[6][5].CLK
clk => sys_regs[6][6].CLK
clk => sys_regs[6][7].CLK
clk => sys_regs[6][8].CLK
clk => sys_regs[6][9].CLK
clk => sys_regs[6][10].CLK
clk => sys_regs[6][11].CLK
clk => sys_regs[6][12].CLK
clk => sys_regs[6][13].CLK
clk => sys_regs[6][14].CLK
clk => sys_regs[6][15].CLK
clk => sys_regs[5][0].CLK
clk => sys_regs[5][1].CLK
clk => sys_regs[5][2].CLK
clk => sys_regs[5][3].CLK
clk => sys_regs[5][4].CLK
clk => sys_regs[5][5].CLK
clk => sys_regs[5][6].CLK
clk => sys_regs[5][7].CLK
clk => sys_regs[5][8].CLK
clk => sys_regs[5][9].CLK
clk => sys_regs[5][10].CLK
clk => sys_regs[5][11].CLK
clk => sys_regs[5][12].CLK
clk => sys_regs[5][13].CLK
clk => sys_regs[5][14].CLK
clk => sys_regs[5][15].CLK
clk => sys_regs[4][0].CLK
clk => sys_regs[4][1].CLK
clk => sys_regs[4][2].CLK
clk => sys_regs[4][3].CLK
clk => sys_regs[4][4].CLK
clk => sys_regs[4][5].CLK
clk => sys_regs[4][6].CLK
clk => sys_regs[4][7].CLK
clk => sys_regs[4][8].CLK
clk => sys_regs[4][9].CLK
clk => sys_regs[4][10].CLK
clk => sys_regs[4][11].CLK
clk => sys_regs[4][12].CLK
clk => sys_regs[4][13].CLK
clk => sys_regs[4][14].CLK
clk => sys_regs[4][15].CLK
clk => sys_regs[3][0].CLK
clk => sys_regs[3][1].CLK
clk => sys_regs[3][2].CLK
clk => sys_regs[3][3].CLK
clk => sys_regs[3][4].CLK
clk => sys_regs[3][5].CLK
clk => sys_regs[3][6].CLK
clk => sys_regs[3][7].CLK
clk => sys_regs[3][8].CLK
clk => sys_regs[3][9].CLK
clk => sys_regs[3][10].CLK
clk => sys_regs[3][11].CLK
clk => sys_regs[3][12].CLK
clk => sys_regs[3][13].CLK
clk => sys_regs[3][14].CLK
clk => sys_regs[3][15].CLK
clk => sys_regs[2][0].CLK
clk => sys_regs[2][1].CLK
clk => sys_regs[2][2].CLK
clk => sys_regs[2][3].CLK
clk => sys_regs[2][4].CLK
clk => sys_regs[2][5].CLK
clk => sys_regs[2][6].CLK
clk => sys_regs[2][7].CLK
clk => sys_regs[2][8].CLK
clk => sys_regs[2][9].CLK
clk => sys_regs[2][10].CLK
clk => sys_regs[2][11].CLK
clk => sys_regs[2][12].CLK
clk => sys_regs[2][13].CLK
clk => sys_regs[2][14].CLK
clk => sys_regs[2][15].CLK
clk => sys_regs[1][0].CLK
clk => sys_regs[1][1].CLK
clk => sys_regs[1][2].CLK
clk => sys_regs[1][3].CLK
clk => sys_regs[1][4].CLK
clk => sys_regs[1][5].CLK
clk => sys_regs[1][6].CLK
clk => sys_regs[1][7].CLK
clk => sys_regs[1][8].CLK
clk => sys_regs[1][9].CLK
clk => sys_regs[1][10].CLK
clk => sys_regs[1][11].CLK
clk => sys_regs[1][12].CLK
clk => sys_regs[1][13].CLK
clk => sys_regs[1][14].CLK
clk => sys_regs[1][15].CLK
clk => sys_regs[0][0].CLK
clk => sys_regs[0][1].CLK
clk => sys_regs[0][2].CLK
clk => sys_regs[0][3].CLK
clk => sys_regs[0][4].CLK
clk => sys_regs[0][5].CLK
clk => sys_regs[0][6].CLK
clk => sys_regs[0][7].CLK
clk => sys_regs[0][8].CLK
clk => sys_regs[0][9].CLK
clk => sys_regs[0][10].CLK
clk => sys_regs[0][11].CLK
clk => sys_regs[0][12].CLK
clk => sys_regs[0][13].CLK
clk => sys_regs[0][14].CLK
clk => sys_regs[0][15].CLK
clk => regs.CLK0
wrd => process_0.IN0
wrd => process_0.IN0
d[0] => sys_regs.DATAB
d[0] => sys_regs.DATAB
d[0] => sys_regs.DATAB
d[0] => sys_regs.DATAB
d[0] => sys_regs.DATAB
d[0] => sys_regs.DATAB
d[0] => sys_regs.DATAB
d[0] => sys_regs.DATAB
d[0] => regs~18.DATAIN
d[0] => regs.DATAIN
d[1] => sys_regs.DATAB
d[1] => sys_regs.DATAB
d[1] => sys_regs.DATAB
d[1] => sys_regs.DATAB
d[1] => sys_regs.DATAB
d[1] => sys_regs.DATAB
d[1] => sys_regs.DATAB
d[1] => sys_regs.DATAB
d[1] => regs~17.DATAIN
d[1] => regs.DATAIN1
d[2] => sys_regs.DATAB
d[2] => sys_regs.DATAB
d[2] => sys_regs.DATAB
d[2] => sys_regs.DATAB
d[2] => sys_regs.DATAB
d[2] => sys_regs.DATAB
d[2] => sys_regs.DATAB
d[2] => sys_regs.DATAB
d[2] => regs~16.DATAIN
d[2] => regs.DATAIN2
d[3] => sys_regs.DATAB
d[3] => sys_regs.DATAB
d[3] => sys_regs.DATAB
d[3] => sys_regs.DATAB
d[3] => sys_regs.DATAB
d[3] => sys_regs.DATAB
d[3] => sys_regs.DATAB
d[3] => sys_regs.DATAB
d[3] => regs~15.DATAIN
d[3] => regs.DATAIN3
d[4] => sys_regs.DATAB
d[4] => sys_regs.DATAB
d[4] => sys_regs.DATAB
d[4] => sys_regs.DATAB
d[4] => sys_regs.DATAB
d[4] => sys_regs.DATAB
d[4] => sys_regs.DATAB
d[4] => sys_regs.DATAB
d[4] => regs~14.DATAIN
d[4] => regs.DATAIN4
d[5] => sys_regs.DATAB
d[5] => sys_regs.DATAB
d[5] => sys_regs.DATAB
d[5] => sys_regs.DATAB
d[5] => sys_regs.DATAB
d[5] => sys_regs.DATAB
d[5] => sys_regs.DATAB
d[5] => sys_regs.DATAB
d[5] => regs~13.DATAIN
d[5] => regs.DATAIN5
d[6] => sys_regs.DATAB
d[6] => sys_regs.DATAB
d[6] => sys_regs.DATAB
d[6] => sys_regs.DATAB
d[6] => sys_regs.DATAB
d[6] => sys_regs.DATAB
d[6] => sys_regs.DATAB
d[6] => sys_regs.DATAB
d[6] => regs~12.DATAIN
d[6] => regs.DATAIN6
d[7] => sys_regs.DATAB
d[7] => sys_regs.DATAB
d[7] => sys_regs.DATAB
d[7] => sys_regs.DATAB
d[7] => sys_regs.DATAB
d[7] => sys_regs.DATAB
d[7] => sys_regs.DATAB
d[7] => sys_regs.DATAB
d[7] => regs~11.DATAIN
d[7] => regs.DATAIN7
d[8] => sys_regs.DATAB
d[8] => sys_regs.DATAB
d[8] => sys_regs.DATAB
d[8] => sys_regs.DATAB
d[8] => sys_regs.DATAB
d[8] => sys_regs.DATAB
d[8] => sys_regs.DATAB
d[8] => sys_regs.DATAB
d[8] => regs~10.DATAIN
d[8] => regs.DATAIN8
d[9] => sys_regs.DATAB
d[9] => sys_regs.DATAB
d[9] => sys_regs.DATAB
d[9] => sys_regs.DATAB
d[9] => sys_regs.DATAB
d[9] => sys_regs.DATAB
d[9] => sys_regs.DATAB
d[9] => sys_regs.DATAB
d[9] => regs~9.DATAIN
d[9] => regs.DATAIN9
d[10] => sys_regs.DATAB
d[10] => sys_regs.DATAB
d[10] => sys_regs.DATAB
d[10] => sys_regs.DATAB
d[10] => sys_regs.DATAB
d[10] => sys_regs.DATAB
d[10] => sys_regs.DATAB
d[10] => sys_regs.DATAB
d[10] => regs~8.DATAIN
d[10] => regs.DATAIN10
d[11] => sys_regs.DATAB
d[11] => sys_regs.DATAB
d[11] => sys_regs.DATAB
d[11] => sys_regs.DATAB
d[11] => sys_regs.DATAB
d[11] => sys_regs.DATAB
d[11] => sys_regs.DATAB
d[11] => sys_regs.DATAB
d[11] => regs~7.DATAIN
d[11] => regs.DATAIN11
d[12] => sys_regs.DATAB
d[12] => sys_regs.DATAB
d[12] => sys_regs.DATAB
d[12] => sys_regs.DATAB
d[12] => sys_regs.DATAB
d[12] => sys_regs.DATAB
d[12] => sys_regs.DATAB
d[12] => sys_regs.DATAB
d[12] => regs~6.DATAIN
d[12] => regs.DATAIN12
d[13] => sys_regs.DATAB
d[13] => sys_regs.DATAB
d[13] => sys_regs.DATAB
d[13] => sys_regs.DATAB
d[13] => sys_regs.DATAB
d[13] => sys_regs.DATAB
d[13] => sys_regs.DATAB
d[13] => sys_regs.DATAB
d[13] => regs~5.DATAIN
d[13] => regs.DATAIN13
d[14] => sys_regs.DATAB
d[14] => sys_regs.DATAB
d[14] => sys_regs.DATAB
d[14] => sys_regs.DATAB
d[14] => sys_regs.DATAB
d[14] => sys_regs.DATAB
d[14] => sys_regs.DATAB
d[14] => sys_regs.DATAB
d[14] => regs~4.DATAIN
d[14] => regs.DATAIN14
d[15] => sys_regs.DATAB
d[15] => sys_regs.DATAB
d[15] => sys_regs.DATAB
d[15] => sys_regs.DATAB
d[15] => sys_regs.DATAB
d[15] => sys_regs.DATAB
d[15] => sys_regs.DATAB
d[15] => sys_regs.DATAB
d[15] => regs~3.DATAIN
d[15] => regs.DATAIN15
addr_a[0] => Mux0.IN2
addr_a[0] => Mux1.IN2
addr_a[0] => Mux2.IN2
addr_a[0] => Mux3.IN2
addr_a[0] => Mux4.IN2
addr_a[0] => Mux5.IN2
addr_a[0] => Mux6.IN2
addr_a[0] => Mux7.IN2
addr_a[0] => Mux8.IN2
addr_a[0] => Mux9.IN2
addr_a[0] => Mux10.IN2
addr_a[0] => Mux11.IN2
addr_a[0] => Mux12.IN2
addr_a[0] => Mux13.IN2
addr_a[0] => Mux14.IN2
addr_a[0] => Mux15.IN2
addr_a[0] => regs.RADDR
addr_a[1] => Mux0.IN1
addr_a[1] => Mux1.IN1
addr_a[1] => Mux2.IN1
addr_a[1] => Mux3.IN1
addr_a[1] => Mux4.IN1
addr_a[1] => Mux5.IN1
addr_a[1] => Mux6.IN1
addr_a[1] => Mux7.IN1
addr_a[1] => Mux8.IN1
addr_a[1] => Mux9.IN1
addr_a[1] => Mux10.IN1
addr_a[1] => Mux11.IN1
addr_a[1] => Mux12.IN1
addr_a[1] => Mux13.IN1
addr_a[1] => Mux14.IN1
addr_a[1] => Mux15.IN1
addr_a[1] => regs.RADDR1
addr_a[2] => Mux0.IN0
addr_a[2] => Mux1.IN0
addr_a[2] => Mux2.IN0
addr_a[2] => Mux3.IN0
addr_a[2] => Mux4.IN0
addr_a[2] => Mux5.IN0
addr_a[2] => Mux6.IN0
addr_a[2] => Mux7.IN0
addr_a[2] => Mux8.IN0
addr_a[2] => Mux9.IN0
addr_a[2] => Mux10.IN0
addr_a[2] => Mux11.IN0
addr_a[2] => Mux12.IN0
addr_a[2] => Mux13.IN0
addr_a[2] => Mux14.IN0
addr_a[2] => Mux15.IN0
addr_a[2] => regs.RADDR2
addr_b[0] => regs.PORTBRADDR
addr_b[1] => regs.PORTBRADDR1
addr_b[2] => regs.PORTBRADDR2
addr_d[0] => Decoder0.IN2
addr_d[0] => regs~2.DATAIN
addr_d[0] => regs.WADDR
addr_d[1] => Decoder0.IN1
addr_d[1] => regs~1.DATAIN
addr_d[1] => regs.WADDR1
addr_d[2] => Decoder0.IN0
addr_d[2] => regs~0.DATAIN
addr_d[2] => regs.WADDR2
d_sys => process_0.IN1
d_sys => process_0.IN1
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
a_sys => a.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
ei => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
di => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
reti => sys_regs.OUTPUTSELECT
boot => sys_regs[7][0].ACLR
boot => sys_regs[7][1].ACLR
boot => sys_regs[7][2].ACLR
boot => sys_regs[7][3].ACLR
boot => sys_regs[7][4].ACLR
boot => sys_regs[7][5].ACLR
boot => sys_regs[7][6].ACLR
boot => sys_regs[7][7].ACLR
boot => sys_regs[7][8].ACLR
boot => sys_regs[7][9].ACLR
boot => sys_regs[7][10].ACLR
boot => sys_regs[7][11].ACLR
boot => sys_regs[7][12].ACLR
boot => sys_regs[7][13].ACLR
boot => sys_regs[7][14].ACLR
boot => sys_regs[7][15].ACLR
boot => sys_regs[5][0].ACLR
boot => sys_regs[5][1].ACLR
boot => sys_regs[5][2].ACLR
boot => sys_regs[5][3].ACLR
boot => sys_regs[5][4].ACLR
boot => sys_regs[5][5].ACLR
boot => sys_regs[5][6].ACLR
boot => sys_regs[5][7].ACLR
boot => sys_regs[5][8].ACLR
boot => sys_regs[5][9].ACLR
boot => sys_regs[5][10].ACLR
boot => sys_regs[5][11].ACLR
boot => sys_regs[5][12].ACLR
boot => sys_regs[5][13].ACLR
boot => sys_regs[5][14].ACLR
boot => sys_regs[5][15].ACLR
boot => sys_regs[3][0].ACLR
boot => sys_regs[3][1].ACLR
boot => sys_regs[3][2].ACLR
boot => sys_regs[3][3].ACLR
boot => sys_regs[3][4].ACLR
boot => sys_regs[3][5].ACLR
boot => sys_regs[3][6].ACLR
boot => sys_regs[3][7].ACLR
boot => sys_regs[3][8].ACLR
boot => sys_regs[3][9].ACLR
boot => sys_regs[3][10].ACLR
boot => sys_regs[3][11].ACLR
boot => sys_regs[3][12].ACLR
boot => sys_regs[3][13].ACLR
boot => sys_regs[3][14].ACLR
boot => sys_regs[3][15].ACLR
boot => sys_regs[2][0].ACLR
boot => sys_regs[2][1].ACLR
boot => sys_regs[2][2].ACLR
boot => sys_regs[2][3].ACLR
boot => sys_regs[2][4].ACLR
boot => sys_regs[2][5].ACLR
boot => sys_regs[2][6].ACLR
boot => sys_regs[2][7].ACLR
boot => sys_regs[2][8].ACLR
boot => sys_regs[2][9].ACLR
boot => sys_regs[2][10].ACLR
boot => sys_regs[2][11].ACLR
boot => sys_regs[2][12].ACLR
boot => sys_regs[2][13].ACLR
boot => sys_regs[2][14].ACLR
boot => sys_regs[2][15].ACLR
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
sys => sys_regs.OUTPUTSELECT
PCret[0] => sys_regs.DATAB
PCret[1] => sys_regs.DATAB
PCret[2] => sys_regs.DATAB
PCret[3] => sys_regs.DATAB
PCret[4] => sys_regs.DATAB
PCret[5] => sys_regs.DATAB
PCret[6] => sys_regs.DATAB
PCret[7] => sys_regs.DATAB
PCret[8] => sys_regs.DATAB
PCret[9] => sys_regs.DATAB
PCret[10] => sys_regs.DATAB
PCret[11] => sys_regs.DATAB
PCret[12] => sys_regs.DATAB
PCret[13] => sys_regs.DATAB
PCret[14] => sys_regs.DATAB
PCret[15] => sys_regs.DATAB
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= regs.PORTBDATAOUT
b[1] <= regs.PORTBDATAOUT1
b[2] <= regs.PORTBDATAOUT2
b[3] <= regs.PORTBDATAOUT3
b[4] <= regs.PORTBDATAOUT4
b[5] <= regs.PORTBDATAOUT5
b[6] <= regs.PORTBDATAOUT6
b[7] <= regs.PORTBDATAOUT7
b[8] <= regs.PORTBDATAOUT8
b[9] <= regs.PORTBDATAOUT9
b[10] <= regs.PORTBDATAOUT10
b[11] <= regs.PORTBDATAOUT11
b[12] <= regs.PORTBDATAOUT12
b[13] <= regs.PORTBDATAOUT13
b[14] <= regs.PORTBDATAOUT14
b[15] <= regs.PORTBDATAOUT15
int_e <= sys_regs[7][1].DB_MAX_OUTPUT_PORT_TYPE
PCsys[0] <= sys_regs[5][0].DB_MAX_OUTPUT_PORT_TYPE
PCsys[1] <= sys_regs[5][1].DB_MAX_OUTPUT_PORT_TYPE
PCsys[2] <= sys_regs[5][2].DB_MAX_OUTPUT_PORT_TYPE
PCsys[3] <= sys_regs[5][3].DB_MAX_OUTPUT_PORT_TYPE
PCsys[4] <= sys_regs[5][4].DB_MAX_OUTPUT_PORT_TYPE
PCsys[5] <= sys_regs[5][5].DB_MAX_OUTPUT_PORT_TYPE
PCsys[6] <= sys_regs[5][6].DB_MAX_OUTPUT_PORT_TYPE
PCsys[7] <= sys_regs[5][7].DB_MAX_OUTPUT_PORT_TYPE
PCsys[8] <= sys_regs[5][8].DB_MAX_OUTPUT_PORT_TYPE
PCsys[9] <= sys_regs[5][9].DB_MAX_OUTPUT_PORT_TYPE
PCsys[10] <= sys_regs[5][10].DB_MAX_OUTPUT_PORT_TYPE
PCsys[11] <= sys_regs[5][11].DB_MAX_OUTPUT_PORT_TYPE
PCsys[12] <= sys_regs[5][12].DB_MAX_OUTPUT_PORT_TYPE
PCsys[13] <= sys_regs[5][13].DB_MAX_OUTPUT_PORT_TYPE
PCsys[14] <= sys_regs[5][14].DB_MAX_OUTPUT_PORT_TYPE
PCsys[15] <= sys_regs[5][15].DB_MAX_OUTPUT_PORT_TYPE
addr_m[0] => sys_regs.DATAB
addr_m[1] => sys_regs.DATAB
addr_m[2] => sys_regs.DATAB
addr_m[3] => sys_regs.DATAB
addr_m[4] => sys_regs.DATAB
addr_m[5] => sys_regs.DATAB
addr_m[6] => sys_regs.DATAB
addr_m[7] => sys_regs.DATAB
addr_m[8] => sys_regs.DATAB
addr_m[9] => sys_regs.DATAB
addr_m[10] => sys_regs.DATAB
addr_m[11] => sys_regs.DATAB
addr_m[12] => sys_regs.DATAB
addr_m[13] => sys_regs.DATAB
addr_m[14] => sys_regs.DATAB
addr_m[15] => sys_regs.DATAB
except => ~NO_FANOUT~
exc_code[0] => sys_regs.DATAB
exc_code[1] => sys_regs.DATAB
exc_code[2] => sys_regs.DATAB
exc_code[3] => sys_regs.DATAB


|sisa|proc:pro0|datapath:e0|vregfile:vreg0
clk => vregs[7][0].CLK
clk => vregs[7][1].CLK
clk => vregs[7][2].CLK
clk => vregs[7][3].CLK
clk => vregs[7][4].CLK
clk => vregs[7][5].CLK
clk => vregs[7][6].CLK
clk => vregs[7][7].CLK
clk => vregs[7][8].CLK
clk => vregs[7][9].CLK
clk => vregs[7][10].CLK
clk => vregs[7][11].CLK
clk => vregs[7][12].CLK
clk => vregs[7][13].CLK
clk => vregs[7][14].CLK
clk => vregs[7][15].CLK
clk => vregs[7][16].CLK
clk => vregs[7][17].CLK
clk => vregs[7][18].CLK
clk => vregs[7][19].CLK
clk => vregs[7][20].CLK
clk => vregs[7][21].CLK
clk => vregs[7][22].CLK
clk => vregs[7][23].CLK
clk => vregs[7][24].CLK
clk => vregs[7][25].CLK
clk => vregs[7][26].CLK
clk => vregs[7][27].CLK
clk => vregs[7][28].CLK
clk => vregs[7][29].CLK
clk => vregs[7][30].CLK
clk => vregs[7][31].CLK
clk => vregs[7][32].CLK
clk => vregs[7][33].CLK
clk => vregs[7][34].CLK
clk => vregs[7][35].CLK
clk => vregs[7][36].CLK
clk => vregs[7][37].CLK
clk => vregs[7][38].CLK
clk => vregs[7][39].CLK
clk => vregs[7][40].CLK
clk => vregs[7][41].CLK
clk => vregs[7][42].CLK
clk => vregs[7][43].CLK
clk => vregs[7][44].CLK
clk => vregs[7][45].CLK
clk => vregs[7][46].CLK
clk => vregs[7][47].CLK
clk => vregs[7][48].CLK
clk => vregs[7][49].CLK
clk => vregs[7][50].CLK
clk => vregs[7][51].CLK
clk => vregs[7][52].CLK
clk => vregs[7][53].CLK
clk => vregs[7][54].CLK
clk => vregs[7][55].CLK
clk => vregs[7][56].CLK
clk => vregs[7][57].CLK
clk => vregs[7][58].CLK
clk => vregs[7][59].CLK
clk => vregs[7][60].CLK
clk => vregs[7][61].CLK
clk => vregs[7][62].CLK
clk => vregs[7][63].CLK
clk => vregs[7][64].CLK
clk => vregs[7][65].CLK
clk => vregs[7][66].CLK
clk => vregs[7][67].CLK
clk => vregs[7][68].CLK
clk => vregs[7][69].CLK
clk => vregs[7][70].CLK
clk => vregs[7][71].CLK
clk => vregs[7][72].CLK
clk => vregs[7][73].CLK
clk => vregs[7][74].CLK
clk => vregs[7][75].CLK
clk => vregs[7][76].CLK
clk => vregs[7][77].CLK
clk => vregs[7][78].CLK
clk => vregs[7][79].CLK
clk => vregs[7][80].CLK
clk => vregs[7][81].CLK
clk => vregs[7][82].CLK
clk => vregs[7][83].CLK
clk => vregs[7][84].CLK
clk => vregs[7][85].CLK
clk => vregs[7][86].CLK
clk => vregs[7][87].CLK
clk => vregs[7][88].CLK
clk => vregs[7][89].CLK
clk => vregs[7][90].CLK
clk => vregs[7][91].CLK
clk => vregs[7][92].CLK
clk => vregs[7][93].CLK
clk => vregs[7][94].CLK
clk => vregs[7][95].CLK
clk => vregs[7][96].CLK
clk => vregs[7][97].CLK
clk => vregs[7][98].CLK
clk => vregs[7][99].CLK
clk => vregs[7][100].CLK
clk => vregs[7][101].CLK
clk => vregs[7][102].CLK
clk => vregs[7][103].CLK
clk => vregs[7][104].CLK
clk => vregs[7][105].CLK
clk => vregs[7][106].CLK
clk => vregs[7][107].CLK
clk => vregs[7][108].CLK
clk => vregs[7][109].CLK
clk => vregs[7][110].CLK
clk => vregs[7][111].CLK
clk => vregs[7][112].CLK
clk => vregs[7][113].CLK
clk => vregs[7][114].CLK
clk => vregs[7][115].CLK
clk => vregs[7][116].CLK
clk => vregs[7][117].CLK
clk => vregs[7][118].CLK
clk => vregs[7][119].CLK
clk => vregs[7][120].CLK
clk => vregs[7][121].CLK
clk => vregs[7][122].CLK
clk => vregs[7][123].CLK
clk => vregs[7][124].CLK
clk => vregs[7][125].CLK
clk => vregs[7][126].CLK
clk => vregs[7][127].CLK
clk => vregs[6][0].CLK
clk => vregs[6][1].CLK
clk => vregs[6][2].CLK
clk => vregs[6][3].CLK
clk => vregs[6][4].CLK
clk => vregs[6][5].CLK
clk => vregs[6][6].CLK
clk => vregs[6][7].CLK
clk => vregs[6][8].CLK
clk => vregs[6][9].CLK
clk => vregs[6][10].CLK
clk => vregs[6][11].CLK
clk => vregs[6][12].CLK
clk => vregs[6][13].CLK
clk => vregs[6][14].CLK
clk => vregs[6][15].CLK
clk => vregs[6][16].CLK
clk => vregs[6][17].CLK
clk => vregs[6][18].CLK
clk => vregs[6][19].CLK
clk => vregs[6][20].CLK
clk => vregs[6][21].CLK
clk => vregs[6][22].CLK
clk => vregs[6][23].CLK
clk => vregs[6][24].CLK
clk => vregs[6][25].CLK
clk => vregs[6][26].CLK
clk => vregs[6][27].CLK
clk => vregs[6][28].CLK
clk => vregs[6][29].CLK
clk => vregs[6][30].CLK
clk => vregs[6][31].CLK
clk => vregs[6][32].CLK
clk => vregs[6][33].CLK
clk => vregs[6][34].CLK
clk => vregs[6][35].CLK
clk => vregs[6][36].CLK
clk => vregs[6][37].CLK
clk => vregs[6][38].CLK
clk => vregs[6][39].CLK
clk => vregs[6][40].CLK
clk => vregs[6][41].CLK
clk => vregs[6][42].CLK
clk => vregs[6][43].CLK
clk => vregs[6][44].CLK
clk => vregs[6][45].CLK
clk => vregs[6][46].CLK
clk => vregs[6][47].CLK
clk => vregs[6][48].CLK
clk => vregs[6][49].CLK
clk => vregs[6][50].CLK
clk => vregs[6][51].CLK
clk => vregs[6][52].CLK
clk => vregs[6][53].CLK
clk => vregs[6][54].CLK
clk => vregs[6][55].CLK
clk => vregs[6][56].CLK
clk => vregs[6][57].CLK
clk => vregs[6][58].CLK
clk => vregs[6][59].CLK
clk => vregs[6][60].CLK
clk => vregs[6][61].CLK
clk => vregs[6][62].CLK
clk => vregs[6][63].CLK
clk => vregs[6][64].CLK
clk => vregs[6][65].CLK
clk => vregs[6][66].CLK
clk => vregs[6][67].CLK
clk => vregs[6][68].CLK
clk => vregs[6][69].CLK
clk => vregs[6][70].CLK
clk => vregs[6][71].CLK
clk => vregs[6][72].CLK
clk => vregs[6][73].CLK
clk => vregs[6][74].CLK
clk => vregs[6][75].CLK
clk => vregs[6][76].CLK
clk => vregs[6][77].CLK
clk => vregs[6][78].CLK
clk => vregs[6][79].CLK
clk => vregs[6][80].CLK
clk => vregs[6][81].CLK
clk => vregs[6][82].CLK
clk => vregs[6][83].CLK
clk => vregs[6][84].CLK
clk => vregs[6][85].CLK
clk => vregs[6][86].CLK
clk => vregs[6][87].CLK
clk => vregs[6][88].CLK
clk => vregs[6][89].CLK
clk => vregs[6][90].CLK
clk => vregs[6][91].CLK
clk => vregs[6][92].CLK
clk => vregs[6][93].CLK
clk => vregs[6][94].CLK
clk => vregs[6][95].CLK
clk => vregs[6][96].CLK
clk => vregs[6][97].CLK
clk => vregs[6][98].CLK
clk => vregs[6][99].CLK
clk => vregs[6][100].CLK
clk => vregs[6][101].CLK
clk => vregs[6][102].CLK
clk => vregs[6][103].CLK
clk => vregs[6][104].CLK
clk => vregs[6][105].CLK
clk => vregs[6][106].CLK
clk => vregs[6][107].CLK
clk => vregs[6][108].CLK
clk => vregs[6][109].CLK
clk => vregs[6][110].CLK
clk => vregs[6][111].CLK
clk => vregs[6][112].CLK
clk => vregs[6][113].CLK
clk => vregs[6][114].CLK
clk => vregs[6][115].CLK
clk => vregs[6][116].CLK
clk => vregs[6][117].CLK
clk => vregs[6][118].CLK
clk => vregs[6][119].CLK
clk => vregs[6][120].CLK
clk => vregs[6][121].CLK
clk => vregs[6][122].CLK
clk => vregs[6][123].CLK
clk => vregs[6][124].CLK
clk => vregs[6][125].CLK
clk => vregs[6][126].CLK
clk => vregs[6][127].CLK
clk => vregs[5][0].CLK
clk => vregs[5][1].CLK
clk => vregs[5][2].CLK
clk => vregs[5][3].CLK
clk => vregs[5][4].CLK
clk => vregs[5][5].CLK
clk => vregs[5][6].CLK
clk => vregs[5][7].CLK
clk => vregs[5][8].CLK
clk => vregs[5][9].CLK
clk => vregs[5][10].CLK
clk => vregs[5][11].CLK
clk => vregs[5][12].CLK
clk => vregs[5][13].CLK
clk => vregs[5][14].CLK
clk => vregs[5][15].CLK
clk => vregs[5][16].CLK
clk => vregs[5][17].CLK
clk => vregs[5][18].CLK
clk => vregs[5][19].CLK
clk => vregs[5][20].CLK
clk => vregs[5][21].CLK
clk => vregs[5][22].CLK
clk => vregs[5][23].CLK
clk => vregs[5][24].CLK
clk => vregs[5][25].CLK
clk => vregs[5][26].CLK
clk => vregs[5][27].CLK
clk => vregs[5][28].CLK
clk => vregs[5][29].CLK
clk => vregs[5][30].CLK
clk => vregs[5][31].CLK
clk => vregs[5][32].CLK
clk => vregs[5][33].CLK
clk => vregs[5][34].CLK
clk => vregs[5][35].CLK
clk => vregs[5][36].CLK
clk => vregs[5][37].CLK
clk => vregs[5][38].CLK
clk => vregs[5][39].CLK
clk => vregs[5][40].CLK
clk => vregs[5][41].CLK
clk => vregs[5][42].CLK
clk => vregs[5][43].CLK
clk => vregs[5][44].CLK
clk => vregs[5][45].CLK
clk => vregs[5][46].CLK
clk => vregs[5][47].CLK
clk => vregs[5][48].CLK
clk => vregs[5][49].CLK
clk => vregs[5][50].CLK
clk => vregs[5][51].CLK
clk => vregs[5][52].CLK
clk => vregs[5][53].CLK
clk => vregs[5][54].CLK
clk => vregs[5][55].CLK
clk => vregs[5][56].CLK
clk => vregs[5][57].CLK
clk => vregs[5][58].CLK
clk => vregs[5][59].CLK
clk => vregs[5][60].CLK
clk => vregs[5][61].CLK
clk => vregs[5][62].CLK
clk => vregs[5][63].CLK
clk => vregs[5][64].CLK
clk => vregs[5][65].CLK
clk => vregs[5][66].CLK
clk => vregs[5][67].CLK
clk => vregs[5][68].CLK
clk => vregs[5][69].CLK
clk => vregs[5][70].CLK
clk => vregs[5][71].CLK
clk => vregs[5][72].CLK
clk => vregs[5][73].CLK
clk => vregs[5][74].CLK
clk => vregs[5][75].CLK
clk => vregs[5][76].CLK
clk => vregs[5][77].CLK
clk => vregs[5][78].CLK
clk => vregs[5][79].CLK
clk => vregs[5][80].CLK
clk => vregs[5][81].CLK
clk => vregs[5][82].CLK
clk => vregs[5][83].CLK
clk => vregs[5][84].CLK
clk => vregs[5][85].CLK
clk => vregs[5][86].CLK
clk => vregs[5][87].CLK
clk => vregs[5][88].CLK
clk => vregs[5][89].CLK
clk => vregs[5][90].CLK
clk => vregs[5][91].CLK
clk => vregs[5][92].CLK
clk => vregs[5][93].CLK
clk => vregs[5][94].CLK
clk => vregs[5][95].CLK
clk => vregs[5][96].CLK
clk => vregs[5][97].CLK
clk => vregs[5][98].CLK
clk => vregs[5][99].CLK
clk => vregs[5][100].CLK
clk => vregs[5][101].CLK
clk => vregs[5][102].CLK
clk => vregs[5][103].CLK
clk => vregs[5][104].CLK
clk => vregs[5][105].CLK
clk => vregs[5][106].CLK
clk => vregs[5][107].CLK
clk => vregs[5][108].CLK
clk => vregs[5][109].CLK
clk => vregs[5][110].CLK
clk => vregs[5][111].CLK
clk => vregs[5][112].CLK
clk => vregs[5][113].CLK
clk => vregs[5][114].CLK
clk => vregs[5][115].CLK
clk => vregs[5][116].CLK
clk => vregs[5][117].CLK
clk => vregs[5][118].CLK
clk => vregs[5][119].CLK
clk => vregs[5][120].CLK
clk => vregs[5][121].CLK
clk => vregs[5][122].CLK
clk => vregs[5][123].CLK
clk => vregs[5][124].CLK
clk => vregs[5][125].CLK
clk => vregs[5][126].CLK
clk => vregs[5][127].CLK
clk => vregs[4][0].CLK
clk => vregs[4][1].CLK
clk => vregs[4][2].CLK
clk => vregs[4][3].CLK
clk => vregs[4][4].CLK
clk => vregs[4][5].CLK
clk => vregs[4][6].CLK
clk => vregs[4][7].CLK
clk => vregs[4][8].CLK
clk => vregs[4][9].CLK
clk => vregs[4][10].CLK
clk => vregs[4][11].CLK
clk => vregs[4][12].CLK
clk => vregs[4][13].CLK
clk => vregs[4][14].CLK
clk => vregs[4][15].CLK
clk => vregs[4][16].CLK
clk => vregs[4][17].CLK
clk => vregs[4][18].CLK
clk => vregs[4][19].CLK
clk => vregs[4][20].CLK
clk => vregs[4][21].CLK
clk => vregs[4][22].CLK
clk => vregs[4][23].CLK
clk => vregs[4][24].CLK
clk => vregs[4][25].CLK
clk => vregs[4][26].CLK
clk => vregs[4][27].CLK
clk => vregs[4][28].CLK
clk => vregs[4][29].CLK
clk => vregs[4][30].CLK
clk => vregs[4][31].CLK
clk => vregs[4][32].CLK
clk => vregs[4][33].CLK
clk => vregs[4][34].CLK
clk => vregs[4][35].CLK
clk => vregs[4][36].CLK
clk => vregs[4][37].CLK
clk => vregs[4][38].CLK
clk => vregs[4][39].CLK
clk => vregs[4][40].CLK
clk => vregs[4][41].CLK
clk => vregs[4][42].CLK
clk => vregs[4][43].CLK
clk => vregs[4][44].CLK
clk => vregs[4][45].CLK
clk => vregs[4][46].CLK
clk => vregs[4][47].CLK
clk => vregs[4][48].CLK
clk => vregs[4][49].CLK
clk => vregs[4][50].CLK
clk => vregs[4][51].CLK
clk => vregs[4][52].CLK
clk => vregs[4][53].CLK
clk => vregs[4][54].CLK
clk => vregs[4][55].CLK
clk => vregs[4][56].CLK
clk => vregs[4][57].CLK
clk => vregs[4][58].CLK
clk => vregs[4][59].CLK
clk => vregs[4][60].CLK
clk => vregs[4][61].CLK
clk => vregs[4][62].CLK
clk => vregs[4][63].CLK
clk => vregs[4][64].CLK
clk => vregs[4][65].CLK
clk => vregs[4][66].CLK
clk => vregs[4][67].CLK
clk => vregs[4][68].CLK
clk => vregs[4][69].CLK
clk => vregs[4][70].CLK
clk => vregs[4][71].CLK
clk => vregs[4][72].CLK
clk => vregs[4][73].CLK
clk => vregs[4][74].CLK
clk => vregs[4][75].CLK
clk => vregs[4][76].CLK
clk => vregs[4][77].CLK
clk => vregs[4][78].CLK
clk => vregs[4][79].CLK
clk => vregs[4][80].CLK
clk => vregs[4][81].CLK
clk => vregs[4][82].CLK
clk => vregs[4][83].CLK
clk => vregs[4][84].CLK
clk => vregs[4][85].CLK
clk => vregs[4][86].CLK
clk => vregs[4][87].CLK
clk => vregs[4][88].CLK
clk => vregs[4][89].CLK
clk => vregs[4][90].CLK
clk => vregs[4][91].CLK
clk => vregs[4][92].CLK
clk => vregs[4][93].CLK
clk => vregs[4][94].CLK
clk => vregs[4][95].CLK
clk => vregs[4][96].CLK
clk => vregs[4][97].CLK
clk => vregs[4][98].CLK
clk => vregs[4][99].CLK
clk => vregs[4][100].CLK
clk => vregs[4][101].CLK
clk => vregs[4][102].CLK
clk => vregs[4][103].CLK
clk => vregs[4][104].CLK
clk => vregs[4][105].CLK
clk => vregs[4][106].CLK
clk => vregs[4][107].CLK
clk => vregs[4][108].CLK
clk => vregs[4][109].CLK
clk => vregs[4][110].CLK
clk => vregs[4][111].CLK
clk => vregs[4][112].CLK
clk => vregs[4][113].CLK
clk => vregs[4][114].CLK
clk => vregs[4][115].CLK
clk => vregs[4][116].CLK
clk => vregs[4][117].CLK
clk => vregs[4][118].CLK
clk => vregs[4][119].CLK
clk => vregs[4][120].CLK
clk => vregs[4][121].CLK
clk => vregs[4][122].CLK
clk => vregs[4][123].CLK
clk => vregs[4][124].CLK
clk => vregs[4][125].CLK
clk => vregs[4][126].CLK
clk => vregs[4][127].CLK
clk => vregs[3][0].CLK
clk => vregs[3][1].CLK
clk => vregs[3][2].CLK
clk => vregs[3][3].CLK
clk => vregs[3][4].CLK
clk => vregs[3][5].CLK
clk => vregs[3][6].CLK
clk => vregs[3][7].CLK
clk => vregs[3][8].CLK
clk => vregs[3][9].CLK
clk => vregs[3][10].CLK
clk => vregs[3][11].CLK
clk => vregs[3][12].CLK
clk => vregs[3][13].CLK
clk => vregs[3][14].CLK
clk => vregs[3][15].CLK
clk => vregs[3][16].CLK
clk => vregs[3][17].CLK
clk => vregs[3][18].CLK
clk => vregs[3][19].CLK
clk => vregs[3][20].CLK
clk => vregs[3][21].CLK
clk => vregs[3][22].CLK
clk => vregs[3][23].CLK
clk => vregs[3][24].CLK
clk => vregs[3][25].CLK
clk => vregs[3][26].CLK
clk => vregs[3][27].CLK
clk => vregs[3][28].CLK
clk => vregs[3][29].CLK
clk => vregs[3][30].CLK
clk => vregs[3][31].CLK
clk => vregs[3][32].CLK
clk => vregs[3][33].CLK
clk => vregs[3][34].CLK
clk => vregs[3][35].CLK
clk => vregs[3][36].CLK
clk => vregs[3][37].CLK
clk => vregs[3][38].CLK
clk => vregs[3][39].CLK
clk => vregs[3][40].CLK
clk => vregs[3][41].CLK
clk => vregs[3][42].CLK
clk => vregs[3][43].CLK
clk => vregs[3][44].CLK
clk => vregs[3][45].CLK
clk => vregs[3][46].CLK
clk => vregs[3][47].CLK
clk => vregs[3][48].CLK
clk => vregs[3][49].CLK
clk => vregs[3][50].CLK
clk => vregs[3][51].CLK
clk => vregs[3][52].CLK
clk => vregs[3][53].CLK
clk => vregs[3][54].CLK
clk => vregs[3][55].CLK
clk => vregs[3][56].CLK
clk => vregs[3][57].CLK
clk => vregs[3][58].CLK
clk => vregs[3][59].CLK
clk => vregs[3][60].CLK
clk => vregs[3][61].CLK
clk => vregs[3][62].CLK
clk => vregs[3][63].CLK
clk => vregs[3][64].CLK
clk => vregs[3][65].CLK
clk => vregs[3][66].CLK
clk => vregs[3][67].CLK
clk => vregs[3][68].CLK
clk => vregs[3][69].CLK
clk => vregs[3][70].CLK
clk => vregs[3][71].CLK
clk => vregs[3][72].CLK
clk => vregs[3][73].CLK
clk => vregs[3][74].CLK
clk => vregs[3][75].CLK
clk => vregs[3][76].CLK
clk => vregs[3][77].CLK
clk => vregs[3][78].CLK
clk => vregs[3][79].CLK
clk => vregs[3][80].CLK
clk => vregs[3][81].CLK
clk => vregs[3][82].CLK
clk => vregs[3][83].CLK
clk => vregs[3][84].CLK
clk => vregs[3][85].CLK
clk => vregs[3][86].CLK
clk => vregs[3][87].CLK
clk => vregs[3][88].CLK
clk => vregs[3][89].CLK
clk => vregs[3][90].CLK
clk => vregs[3][91].CLK
clk => vregs[3][92].CLK
clk => vregs[3][93].CLK
clk => vregs[3][94].CLK
clk => vregs[3][95].CLK
clk => vregs[3][96].CLK
clk => vregs[3][97].CLK
clk => vregs[3][98].CLK
clk => vregs[3][99].CLK
clk => vregs[3][100].CLK
clk => vregs[3][101].CLK
clk => vregs[3][102].CLK
clk => vregs[3][103].CLK
clk => vregs[3][104].CLK
clk => vregs[3][105].CLK
clk => vregs[3][106].CLK
clk => vregs[3][107].CLK
clk => vregs[3][108].CLK
clk => vregs[3][109].CLK
clk => vregs[3][110].CLK
clk => vregs[3][111].CLK
clk => vregs[3][112].CLK
clk => vregs[3][113].CLK
clk => vregs[3][114].CLK
clk => vregs[3][115].CLK
clk => vregs[3][116].CLK
clk => vregs[3][117].CLK
clk => vregs[3][118].CLK
clk => vregs[3][119].CLK
clk => vregs[3][120].CLK
clk => vregs[3][121].CLK
clk => vregs[3][122].CLK
clk => vregs[3][123].CLK
clk => vregs[3][124].CLK
clk => vregs[3][125].CLK
clk => vregs[3][126].CLK
clk => vregs[3][127].CLK
clk => vregs[2][0].CLK
clk => vregs[2][1].CLK
clk => vregs[2][2].CLK
clk => vregs[2][3].CLK
clk => vregs[2][4].CLK
clk => vregs[2][5].CLK
clk => vregs[2][6].CLK
clk => vregs[2][7].CLK
clk => vregs[2][8].CLK
clk => vregs[2][9].CLK
clk => vregs[2][10].CLK
clk => vregs[2][11].CLK
clk => vregs[2][12].CLK
clk => vregs[2][13].CLK
clk => vregs[2][14].CLK
clk => vregs[2][15].CLK
clk => vregs[2][16].CLK
clk => vregs[2][17].CLK
clk => vregs[2][18].CLK
clk => vregs[2][19].CLK
clk => vregs[2][20].CLK
clk => vregs[2][21].CLK
clk => vregs[2][22].CLK
clk => vregs[2][23].CLK
clk => vregs[2][24].CLK
clk => vregs[2][25].CLK
clk => vregs[2][26].CLK
clk => vregs[2][27].CLK
clk => vregs[2][28].CLK
clk => vregs[2][29].CLK
clk => vregs[2][30].CLK
clk => vregs[2][31].CLK
clk => vregs[2][32].CLK
clk => vregs[2][33].CLK
clk => vregs[2][34].CLK
clk => vregs[2][35].CLK
clk => vregs[2][36].CLK
clk => vregs[2][37].CLK
clk => vregs[2][38].CLK
clk => vregs[2][39].CLK
clk => vregs[2][40].CLK
clk => vregs[2][41].CLK
clk => vregs[2][42].CLK
clk => vregs[2][43].CLK
clk => vregs[2][44].CLK
clk => vregs[2][45].CLK
clk => vregs[2][46].CLK
clk => vregs[2][47].CLK
clk => vregs[2][48].CLK
clk => vregs[2][49].CLK
clk => vregs[2][50].CLK
clk => vregs[2][51].CLK
clk => vregs[2][52].CLK
clk => vregs[2][53].CLK
clk => vregs[2][54].CLK
clk => vregs[2][55].CLK
clk => vregs[2][56].CLK
clk => vregs[2][57].CLK
clk => vregs[2][58].CLK
clk => vregs[2][59].CLK
clk => vregs[2][60].CLK
clk => vregs[2][61].CLK
clk => vregs[2][62].CLK
clk => vregs[2][63].CLK
clk => vregs[2][64].CLK
clk => vregs[2][65].CLK
clk => vregs[2][66].CLK
clk => vregs[2][67].CLK
clk => vregs[2][68].CLK
clk => vregs[2][69].CLK
clk => vregs[2][70].CLK
clk => vregs[2][71].CLK
clk => vregs[2][72].CLK
clk => vregs[2][73].CLK
clk => vregs[2][74].CLK
clk => vregs[2][75].CLK
clk => vregs[2][76].CLK
clk => vregs[2][77].CLK
clk => vregs[2][78].CLK
clk => vregs[2][79].CLK
clk => vregs[2][80].CLK
clk => vregs[2][81].CLK
clk => vregs[2][82].CLK
clk => vregs[2][83].CLK
clk => vregs[2][84].CLK
clk => vregs[2][85].CLK
clk => vregs[2][86].CLK
clk => vregs[2][87].CLK
clk => vregs[2][88].CLK
clk => vregs[2][89].CLK
clk => vregs[2][90].CLK
clk => vregs[2][91].CLK
clk => vregs[2][92].CLK
clk => vregs[2][93].CLK
clk => vregs[2][94].CLK
clk => vregs[2][95].CLK
clk => vregs[2][96].CLK
clk => vregs[2][97].CLK
clk => vregs[2][98].CLK
clk => vregs[2][99].CLK
clk => vregs[2][100].CLK
clk => vregs[2][101].CLK
clk => vregs[2][102].CLK
clk => vregs[2][103].CLK
clk => vregs[2][104].CLK
clk => vregs[2][105].CLK
clk => vregs[2][106].CLK
clk => vregs[2][107].CLK
clk => vregs[2][108].CLK
clk => vregs[2][109].CLK
clk => vregs[2][110].CLK
clk => vregs[2][111].CLK
clk => vregs[2][112].CLK
clk => vregs[2][113].CLK
clk => vregs[2][114].CLK
clk => vregs[2][115].CLK
clk => vregs[2][116].CLK
clk => vregs[2][117].CLK
clk => vregs[2][118].CLK
clk => vregs[2][119].CLK
clk => vregs[2][120].CLK
clk => vregs[2][121].CLK
clk => vregs[2][122].CLK
clk => vregs[2][123].CLK
clk => vregs[2][124].CLK
clk => vregs[2][125].CLK
clk => vregs[2][126].CLK
clk => vregs[2][127].CLK
clk => vregs[1][0].CLK
clk => vregs[1][1].CLK
clk => vregs[1][2].CLK
clk => vregs[1][3].CLK
clk => vregs[1][4].CLK
clk => vregs[1][5].CLK
clk => vregs[1][6].CLK
clk => vregs[1][7].CLK
clk => vregs[1][8].CLK
clk => vregs[1][9].CLK
clk => vregs[1][10].CLK
clk => vregs[1][11].CLK
clk => vregs[1][12].CLK
clk => vregs[1][13].CLK
clk => vregs[1][14].CLK
clk => vregs[1][15].CLK
clk => vregs[1][16].CLK
clk => vregs[1][17].CLK
clk => vregs[1][18].CLK
clk => vregs[1][19].CLK
clk => vregs[1][20].CLK
clk => vregs[1][21].CLK
clk => vregs[1][22].CLK
clk => vregs[1][23].CLK
clk => vregs[1][24].CLK
clk => vregs[1][25].CLK
clk => vregs[1][26].CLK
clk => vregs[1][27].CLK
clk => vregs[1][28].CLK
clk => vregs[1][29].CLK
clk => vregs[1][30].CLK
clk => vregs[1][31].CLK
clk => vregs[1][32].CLK
clk => vregs[1][33].CLK
clk => vregs[1][34].CLK
clk => vregs[1][35].CLK
clk => vregs[1][36].CLK
clk => vregs[1][37].CLK
clk => vregs[1][38].CLK
clk => vregs[1][39].CLK
clk => vregs[1][40].CLK
clk => vregs[1][41].CLK
clk => vregs[1][42].CLK
clk => vregs[1][43].CLK
clk => vregs[1][44].CLK
clk => vregs[1][45].CLK
clk => vregs[1][46].CLK
clk => vregs[1][47].CLK
clk => vregs[1][48].CLK
clk => vregs[1][49].CLK
clk => vregs[1][50].CLK
clk => vregs[1][51].CLK
clk => vregs[1][52].CLK
clk => vregs[1][53].CLK
clk => vregs[1][54].CLK
clk => vregs[1][55].CLK
clk => vregs[1][56].CLK
clk => vregs[1][57].CLK
clk => vregs[1][58].CLK
clk => vregs[1][59].CLK
clk => vregs[1][60].CLK
clk => vregs[1][61].CLK
clk => vregs[1][62].CLK
clk => vregs[1][63].CLK
clk => vregs[1][64].CLK
clk => vregs[1][65].CLK
clk => vregs[1][66].CLK
clk => vregs[1][67].CLK
clk => vregs[1][68].CLK
clk => vregs[1][69].CLK
clk => vregs[1][70].CLK
clk => vregs[1][71].CLK
clk => vregs[1][72].CLK
clk => vregs[1][73].CLK
clk => vregs[1][74].CLK
clk => vregs[1][75].CLK
clk => vregs[1][76].CLK
clk => vregs[1][77].CLK
clk => vregs[1][78].CLK
clk => vregs[1][79].CLK
clk => vregs[1][80].CLK
clk => vregs[1][81].CLK
clk => vregs[1][82].CLK
clk => vregs[1][83].CLK
clk => vregs[1][84].CLK
clk => vregs[1][85].CLK
clk => vregs[1][86].CLK
clk => vregs[1][87].CLK
clk => vregs[1][88].CLK
clk => vregs[1][89].CLK
clk => vregs[1][90].CLK
clk => vregs[1][91].CLK
clk => vregs[1][92].CLK
clk => vregs[1][93].CLK
clk => vregs[1][94].CLK
clk => vregs[1][95].CLK
clk => vregs[1][96].CLK
clk => vregs[1][97].CLK
clk => vregs[1][98].CLK
clk => vregs[1][99].CLK
clk => vregs[1][100].CLK
clk => vregs[1][101].CLK
clk => vregs[1][102].CLK
clk => vregs[1][103].CLK
clk => vregs[1][104].CLK
clk => vregs[1][105].CLK
clk => vregs[1][106].CLK
clk => vregs[1][107].CLK
clk => vregs[1][108].CLK
clk => vregs[1][109].CLK
clk => vregs[1][110].CLK
clk => vregs[1][111].CLK
clk => vregs[1][112].CLK
clk => vregs[1][113].CLK
clk => vregs[1][114].CLK
clk => vregs[1][115].CLK
clk => vregs[1][116].CLK
clk => vregs[1][117].CLK
clk => vregs[1][118].CLK
clk => vregs[1][119].CLK
clk => vregs[1][120].CLK
clk => vregs[1][121].CLK
clk => vregs[1][122].CLK
clk => vregs[1][123].CLK
clk => vregs[1][124].CLK
clk => vregs[1][125].CLK
clk => vregs[1][126].CLK
clk => vregs[1][127].CLK
clk => vregs[0][0].CLK
clk => vregs[0][1].CLK
clk => vregs[0][2].CLK
clk => vregs[0][3].CLK
clk => vregs[0][4].CLK
clk => vregs[0][5].CLK
clk => vregs[0][6].CLK
clk => vregs[0][7].CLK
clk => vregs[0][8].CLK
clk => vregs[0][9].CLK
clk => vregs[0][10].CLK
clk => vregs[0][11].CLK
clk => vregs[0][12].CLK
clk => vregs[0][13].CLK
clk => vregs[0][14].CLK
clk => vregs[0][15].CLK
clk => vregs[0][16].CLK
clk => vregs[0][17].CLK
clk => vregs[0][18].CLK
clk => vregs[0][19].CLK
clk => vregs[0][20].CLK
clk => vregs[0][21].CLK
clk => vregs[0][22].CLK
clk => vregs[0][23].CLK
clk => vregs[0][24].CLK
clk => vregs[0][25].CLK
clk => vregs[0][26].CLK
clk => vregs[0][27].CLK
clk => vregs[0][28].CLK
clk => vregs[0][29].CLK
clk => vregs[0][30].CLK
clk => vregs[0][31].CLK
clk => vregs[0][32].CLK
clk => vregs[0][33].CLK
clk => vregs[0][34].CLK
clk => vregs[0][35].CLK
clk => vregs[0][36].CLK
clk => vregs[0][37].CLK
clk => vregs[0][38].CLK
clk => vregs[0][39].CLK
clk => vregs[0][40].CLK
clk => vregs[0][41].CLK
clk => vregs[0][42].CLK
clk => vregs[0][43].CLK
clk => vregs[0][44].CLK
clk => vregs[0][45].CLK
clk => vregs[0][46].CLK
clk => vregs[0][47].CLK
clk => vregs[0][48].CLK
clk => vregs[0][49].CLK
clk => vregs[0][50].CLK
clk => vregs[0][51].CLK
clk => vregs[0][52].CLK
clk => vregs[0][53].CLK
clk => vregs[0][54].CLK
clk => vregs[0][55].CLK
clk => vregs[0][56].CLK
clk => vregs[0][57].CLK
clk => vregs[0][58].CLK
clk => vregs[0][59].CLK
clk => vregs[0][60].CLK
clk => vregs[0][61].CLK
clk => vregs[0][62].CLK
clk => vregs[0][63].CLK
clk => vregs[0][64].CLK
clk => vregs[0][65].CLK
clk => vregs[0][66].CLK
clk => vregs[0][67].CLK
clk => vregs[0][68].CLK
clk => vregs[0][69].CLK
clk => vregs[0][70].CLK
clk => vregs[0][71].CLK
clk => vregs[0][72].CLK
clk => vregs[0][73].CLK
clk => vregs[0][74].CLK
clk => vregs[0][75].CLK
clk => vregs[0][76].CLK
clk => vregs[0][77].CLK
clk => vregs[0][78].CLK
clk => vregs[0][79].CLK
clk => vregs[0][80].CLK
clk => vregs[0][81].CLK
clk => vregs[0][82].CLK
clk => vregs[0][83].CLK
clk => vregs[0][84].CLK
clk => vregs[0][85].CLK
clk => vregs[0][86].CLK
clk => vregs[0][87].CLK
clk => vregs[0][88].CLK
clk => vregs[0][89].CLK
clk => vregs[0][90].CLK
clk => vregs[0][91].CLK
clk => vregs[0][92].CLK
clk => vregs[0][93].CLK
clk => vregs[0][94].CLK
clk => vregs[0][95].CLK
clk => vregs[0][96].CLK
clk => vregs[0][97].CLK
clk => vregs[0][98].CLK
clk => vregs[0][99].CLK
clk => vregs[0][100].CLK
clk => vregs[0][101].CLK
clk => vregs[0][102].CLK
clk => vregs[0][103].CLK
clk => vregs[0][104].CLK
clk => vregs[0][105].CLK
clk => vregs[0][106].CLK
clk => vregs[0][107].CLK
clk => vregs[0][108].CLK
clk => vregs[0][109].CLK
clk => vregs[0][110].CLK
clk => vregs[0][111].CLK
clk => vregs[0][112].CLK
clk => vregs[0][113].CLK
clk => vregs[0][114].CLK
clk => vregs[0][115].CLK
clk => vregs[0][116].CLK
clk => vregs[0][117].CLK
clk => vregs[0][118].CLK
clk => vregs[0][119].CLK
clk => vregs[0][120].CLK
clk => vregs[0][121].CLK
clk => vregs[0][122].CLK
clk => vregs[0][123].CLK
clk => vregs[0][124].CLK
clk => vregs[0][125].CLK
clk => vregs[0][126].CLK
clk => vregs[0][127].CLK
wrd => vregs[7][0].ENA
wrd => vregs[7][1].ENA
wrd => vregs[7][2].ENA
wrd => vregs[7][3].ENA
wrd => vregs[7][4].ENA
wrd => vregs[7][5].ENA
wrd => vregs[7][6].ENA
wrd => vregs[7][7].ENA
wrd => vregs[7][8].ENA
wrd => vregs[7][9].ENA
wrd => vregs[7][10].ENA
wrd => vregs[7][11].ENA
wrd => vregs[7][12].ENA
wrd => vregs[7][13].ENA
wrd => vregs[7][14].ENA
wrd => vregs[7][15].ENA
wrd => vregs[7][16].ENA
wrd => vregs[7][17].ENA
wrd => vregs[7][18].ENA
wrd => vregs[7][19].ENA
wrd => vregs[7][20].ENA
wrd => vregs[7][21].ENA
wrd => vregs[7][22].ENA
wrd => vregs[7][23].ENA
wrd => vregs[7][24].ENA
wrd => vregs[7][25].ENA
wrd => vregs[7][26].ENA
wrd => vregs[7][27].ENA
wrd => vregs[7][28].ENA
wrd => vregs[7][29].ENA
wrd => vregs[7][30].ENA
wrd => vregs[7][31].ENA
wrd => vregs[7][32].ENA
wrd => vregs[7][33].ENA
wrd => vregs[7][34].ENA
wrd => vregs[7][35].ENA
wrd => vregs[7][36].ENA
wrd => vregs[7][37].ENA
wrd => vregs[7][38].ENA
wrd => vregs[7][39].ENA
wrd => vregs[7][40].ENA
wrd => vregs[7][41].ENA
wrd => vregs[7][42].ENA
wrd => vregs[7][43].ENA
wrd => vregs[7][44].ENA
wrd => vregs[7][45].ENA
wrd => vregs[7][46].ENA
wrd => vregs[7][47].ENA
wrd => vregs[7][48].ENA
wrd => vregs[7][49].ENA
wrd => vregs[7][50].ENA
wrd => vregs[7][51].ENA
wrd => vregs[7][52].ENA
wrd => vregs[7][53].ENA
wrd => vregs[7][54].ENA
wrd => vregs[7][55].ENA
wrd => vregs[7][56].ENA
wrd => vregs[7][57].ENA
wrd => vregs[7][58].ENA
wrd => vregs[7][59].ENA
wrd => vregs[7][60].ENA
wrd => vregs[7][61].ENA
wrd => vregs[7][62].ENA
wrd => vregs[7][63].ENA
wrd => vregs[7][64].ENA
wrd => vregs[7][65].ENA
wrd => vregs[7][66].ENA
wrd => vregs[7][67].ENA
wrd => vregs[7][68].ENA
wrd => vregs[7][69].ENA
wrd => vregs[7][70].ENA
wrd => vregs[7][71].ENA
wrd => vregs[7][72].ENA
wrd => vregs[7][73].ENA
wrd => vregs[7][74].ENA
wrd => vregs[7][75].ENA
wrd => vregs[7][76].ENA
wrd => vregs[7][77].ENA
wrd => vregs[7][78].ENA
wrd => vregs[7][79].ENA
wrd => vregs[7][80].ENA
wrd => vregs[7][81].ENA
wrd => vregs[7][82].ENA
wrd => vregs[7][83].ENA
wrd => vregs[7][84].ENA
wrd => vregs[7][85].ENA
wrd => vregs[7][86].ENA
wrd => vregs[7][87].ENA
wrd => vregs[7][88].ENA
wrd => vregs[7][89].ENA
wrd => vregs[7][90].ENA
wrd => vregs[7][91].ENA
wrd => vregs[7][92].ENA
wrd => vregs[7][93].ENA
wrd => vregs[7][94].ENA
wrd => vregs[7][95].ENA
wrd => vregs[7][96].ENA
wrd => vregs[7][97].ENA
wrd => vregs[7][98].ENA
wrd => vregs[7][99].ENA
wrd => vregs[7][100].ENA
wrd => vregs[7][101].ENA
wrd => vregs[7][102].ENA
wrd => vregs[7][103].ENA
wrd => vregs[7][104].ENA
wrd => vregs[7][105].ENA
wrd => vregs[7][106].ENA
wrd => vregs[7][107].ENA
wrd => vregs[7][108].ENA
wrd => vregs[7][109].ENA
wrd => vregs[7][110].ENA
wrd => vregs[7][111].ENA
wrd => vregs[7][112].ENA
wrd => vregs[7][113].ENA
wrd => vregs[7][114].ENA
wrd => vregs[7][115].ENA
wrd => vregs[7][116].ENA
wrd => vregs[7][117].ENA
wrd => vregs[7][118].ENA
wrd => vregs[7][119].ENA
wrd => vregs[7][120].ENA
wrd => vregs[7][121].ENA
wrd => vregs[7][122].ENA
wrd => vregs[7][123].ENA
wrd => vregs[7][124].ENA
wrd => vregs[7][125].ENA
wrd => vregs[7][126].ENA
wrd => vregs[7][127].ENA
wrd => vregs[6][0].ENA
wrd => vregs[6][1].ENA
wrd => vregs[6][2].ENA
wrd => vregs[6][3].ENA
wrd => vregs[6][4].ENA
wrd => vregs[6][5].ENA
wrd => vregs[6][6].ENA
wrd => vregs[6][7].ENA
wrd => vregs[6][8].ENA
wrd => vregs[6][9].ENA
wrd => vregs[6][10].ENA
wrd => vregs[6][11].ENA
wrd => vregs[6][12].ENA
wrd => vregs[6][13].ENA
wrd => vregs[6][14].ENA
wrd => vregs[6][15].ENA
wrd => vregs[6][16].ENA
wrd => vregs[6][17].ENA
wrd => vregs[6][18].ENA
wrd => vregs[6][19].ENA
wrd => vregs[6][20].ENA
wrd => vregs[6][21].ENA
wrd => vregs[6][22].ENA
wrd => vregs[6][23].ENA
wrd => vregs[6][24].ENA
wrd => vregs[6][25].ENA
wrd => vregs[6][26].ENA
wrd => vregs[6][27].ENA
wrd => vregs[6][28].ENA
wrd => vregs[6][29].ENA
wrd => vregs[6][30].ENA
wrd => vregs[6][31].ENA
wrd => vregs[6][32].ENA
wrd => vregs[6][33].ENA
wrd => vregs[6][34].ENA
wrd => vregs[6][35].ENA
wrd => vregs[6][36].ENA
wrd => vregs[6][37].ENA
wrd => vregs[6][38].ENA
wrd => vregs[6][39].ENA
wrd => vregs[6][40].ENA
wrd => vregs[6][41].ENA
wrd => vregs[6][42].ENA
wrd => vregs[6][43].ENA
wrd => vregs[6][44].ENA
wrd => vregs[6][45].ENA
wrd => vregs[6][46].ENA
wrd => vregs[6][47].ENA
wrd => vregs[6][48].ENA
wrd => vregs[6][49].ENA
wrd => vregs[6][50].ENA
wrd => vregs[6][51].ENA
wrd => vregs[6][52].ENA
wrd => vregs[6][53].ENA
wrd => vregs[6][54].ENA
wrd => vregs[6][55].ENA
wrd => vregs[6][56].ENA
wrd => vregs[6][57].ENA
wrd => vregs[6][58].ENA
wrd => vregs[6][59].ENA
wrd => vregs[6][60].ENA
wrd => vregs[6][61].ENA
wrd => vregs[6][62].ENA
wrd => vregs[6][63].ENA
wrd => vregs[6][64].ENA
wrd => vregs[6][65].ENA
wrd => vregs[6][66].ENA
wrd => vregs[6][67].ENA
wrd => vregs[6][68].ENA
wrd => vregs[6][69].ENA
wrd => vregs[6][70].ENA
wrd => vregs[6][71].ENA
wrd => vregs[6][72].ENA
wrd => vregs[6][73].ENA
wrd => vregs[6][74].ENA
wrd => vregs[6][75].ENA
wrd => vregs[6][76].ENA
wrd => vregs[6][77].ENA
wrd => vregs[6][78].ENA
wrd => vregs[6][79].ENA
wrd => vregs[6][80].ENA
wrd => vregs[6][81].ENA
wrd => vregs[6][82].ENA
wrd => vregs[6][83].ENA
wrd => vregs[6][84].ENA
wrd => vregs[6][85].ENA
wrd => vregs[6][86].ENA
wrd => vregs[6][87].ENA
wrd => vregs[6][88].ENA
wrd => vregs[6][89].ENA
wrd => vregs[6][90].ENA
wrd => vregs[6][91].ENA
wrd => vregs[6][92].ENA
wrd => vregs[6][93].ENA
wrd => vregs[6][94].ENA
wrd => vregs[6][95].ENA
wrd => vregs[6][96].ENA
wrd => vregs[6][97].ENA
wrd => vregs[6][98].ENA
wrd => vregs[6][99].ENA
wrd => vregs[6][100].ENA
wrd => vregs[6][101].ENA
wrd => vregs[6][102].ENA
wrd => vregs[6][103].ENA
wrd => vregs[6][104].ENA
wrd => vregs[6][105].ENA
wrd => vregs[6][106].ENA
wrd => vregs[6][107].ENA
wrd => vregs[6][108].ENA
wrd => vregs[6][109].ENA
wrd => vregs[6][110].ENA
wrd => vregs[6][111].ENA
wrd => vregs[6][112].ENA
wrd => vregs[6][113].ENA
wrd => vregs[6][114].ENA
wrd => vregs[6][115].ENA
wrd => vregs[6][116].ENA
wrd => vregs[6][117].ENA
wrd => vregs[6][118].ENA
wrd => vregs[6][119].ENA
wrd => vregs[6][120].ENA
wrd => vregs[6][121].ENA
wrd => vregs[6][122].ENA
wrd => vregs[6][123].ENA
wrd => vregs[6][124].ENA
wrd => vregs[6][125].ENA
wrd => vregs[6][126].ENA
wrd => vregs[6][127].ENA
wrd => vregs[5][0].ENA
wrd => vregs[5][1].ENA
wrd => vregs[5][2].ENA
wrd => vregs[5][3].ENA
wrd => vregs[5][4].ENA
wrd => vregs[5][5].ENA
wrd => vregs[5][6].ENA
wrd => vregs[5][7].ENA
wrd => vregs[5][8].ENA
wrd => vregs[5][9].ENA
wrd => vregs[5][10].ENA
wrd => vregs[5][11].ENA
wrd => vregs[5][12].ENA
wrd => vregs[5][13].ENA
wrd => vregs[5][14].ENA
wrd => vregs[5][15].ENA
wrd => vregs[5][16].ENA
wrd => vregs[5][17].ENA
wrd => vregs[5][18].ENA
wrd => vregs[5][19].ENA
wrd => vregs[5][20].ENA
wrd => vregs[5][21].ENA
wrd => vregs[5][22].ENA
wrd => vregs[5][23].ENA
wrd => vregs[5][24].ENA
wrd => vregs[5][25].ENA
wrd => vregs[5][26].ENA
wrd => vregs[5][27].ENA
wrd => vregs[5][28].ENA
wrd => vregs[5][29].ENA
wrd => vregs[5][30].ENA
wrd => vregs[5][31].ENA
wrd => vregs[5][32].ENA
wrd => vregs[5][33].ENA
wrd => vregs[5][34].ENA
wrd => vregs[5][35].ENA
wrd => vregs[5][36].ENA
wrd => vregs[5][37].ENA
wrd => vregs[5][38].ENA
wrd => vregs[5][39].ENA
wrd => vregs[5][40].ENA
wrd => vregs[5][41].ENA
wrd => vregs[5][42].ENA
wrd => vregs[5][43].ENA
wrd => vregs[5][44].ENA
wrd => vregs[5][45].ENA
wrd => vregs[5][46].ENA
wrd => vregs[5][47].ENA
wrd => vregs[5][48].ENA
wrd => vregs[5][49].ENA
wrd => vregs[5][50].ENA
wrd => vregs[5][51].ENA
wrd => vregs[5][52].ENA
wrd => vregs[5][53].ENA
wrd => vregs[5][54].ENA
wrd => vregs[5][55].ENA
wrd => vregs[5][56].ENA
wrd => vregs[5][57].ENA
wrd => vregs[5][58].ENA
wrd => vregs[5][59].ENA
wrd => vregs[5][60].ENA
wrd => vregs[5][61].ENA
wrd => vregs[5][62].ENA
wrd => vregs[5][63].ENA
wrd => vregs[5][64].ENA
wrd => vregs[5][65].ENA
wrd => vregs[5][66].ENA
wrd => vregs[5][67].ENA
wrd => vregs[5][68].ENA
wrd => vregs[5][69].ENA
wrd => vregs[5][70].ENA
wrd => vregs[5][71].ENA
wrd => vregs[5][72].ENA
wrd => vregs[5][73].ENA
wrd => vregs[5][74].ENA
wrd => vregs[5][75].ENA
wrd => vregs[5][76].ENA
wrd => vregs[5][77].ENA
wrd => vregs[5][78].ENA
wrd => vregs[5][79].ENA
wrd => vregs[5][80].ENA
wrd => vregs[5][81].ENA
wrd => vregs[5][82].ENA
wrd => vregs[5][83].ENA
wrd => vregs[5][84].ENA
wrd => vregs[5][85].ENA
wrd => vregs[5][86].ENA
wrd => vregs[5][87].ENA
wrd => vregs[5][88].ENA
wrd => vregs[5][89].ENA
wrd => vregs[5][90].ENA
wrd => vregs[5][91].ENA
wrd => vregs[5][92].ENA
wrd => vregs[5][93].ENA
wrd => vregs[5][94].ENA
wrd => vregs[5][95].ENA
wrd => vregs[5][96].ENA
wrd => vregs[5][97].ENA
wrd => vregs[5][98].ENA
wrd => vregs[5][99].ENA
wrd => vregs[5][100].ENA
wrd => vregs[5][101].ENA
wrd => vregs[5][102].ENA
wrd => vregs[5][103].ENA
wrd => vregs[5][104].ENA
wrd => vregs[5][105].ENA
wrd => vregs[5][106].ENA
wrd => vregs[5][107].ENA
wrd => vregs[5][108].ENA
wrd => vregs[5][109].ENA
wrd => vregs[5][110].ENA
wrd => vregs[5][111].ENA
wrd => vregs[5][112].ENA
wrd => vregs[5][113].ENA
wrd => vregs[5][114].ENA
wrd => vregs[5][115].ENA
wrd => vregs[5][116].ENA
wrd => vregs[5][117].ENA
wrd => vregs[5][118].ENA
wrd => vregs[5][119].ENA
wrd => vregs[5][120].ENA
wrd => vregs[5][121].ENA
wrd => vregs[5][122].ENA
wrd => vregs[5][123].ENA
wrd => vregs[5][124].ENA
wrd => vregs[5][125].ENA
wrd => vregs[5][126].ENA
wrd => vregs[5][127].ENA
wrd => vregs[4][0].ENA
wrd => vregs[4][1].ENA
wrd => vregs[4][2].ENA
wrd => vregs[4][3].ENA
wrd => vregs[4][4].ENA
wrd => vregs[4][5].ENA
wrd => vregs[4][6].ENA
wrd => vregs[4][7].ENA
wrd => vregs[4][8].ENA
wrd => vregs[4][9].ENA
wrd => vregs[4][10].ENA
wrd => vregs[4][11].ENA
wrd => vregs[4][12].ENA
wrd => vregs[4][13].ENA
wrd => vregs[4][14].ENA
wrd => vregs[4][15].ENA
wrd => vregs[4][16].ENA
wrd => vregs[4][17].ENA
wrd => vregs[4][18].ENA
wrd => vregs[4][19].ENA
wrd => vregs[4][20].ENA
wrd => vregs[4][21].ENA
wrd => vregs[4][22].ENA
wrd => vregs[4][23].ENA
wrd => vregs[4][24].ENA
wrd => vregs[4][25].ENA
wrd => vregs[4][26].ENA
wrd => vregs[4][27].ENA
wrd => vregs[4][28].ENA
wrd => vregs[4][29].ENA
wrd => vregs[4][30].ENA
wrd => vregs[4][31].ENA
wrd => vregs[4][32].ENA
wrd => vregs[4][33].ENA
wrd => vregs[4][34].ENA
wrd => vregs[4][35].ENA
wrd => vregs[4][36].ENA
wrd => vregs[4][37].ENA
wrd => vregs[4][38].ENA
wrd => vregs[4][39].ENA
wrd => vregs[4][40].ENA
wrd => vregs[4][41].ENA
wrd => vregs[4][42].ENA
wrd => vregs[4][43].ENA
wrd => vregs[4][44].ENA
wrd => vregs[4][45].ENA
wrd => vregs[4][46].ENA
wrd => vregs[4][47].ENA
wrd => vregs[4][48].ENA
wrd => vregs[4][49].ENA
wrd => vregs[4][50].ENA
wrd => vregs[4][51].ENA
wrd => vregs[4][52].ENA
wrd => vregs[4][53].ENA
wrd => vregs[4][54].ENA
wrd => vregs[4][55].ENA
wrd => vregs[4][56].ENA
wrd => vregs[4][57].ENA
wrd => vregs[4][58].ENA
wrd => vregs[4][59].ENA
wrd => vregs[4][60].ENA
wrd => vregs[4][61].ENA
wrd => vregs[4][62].ENA
wrd => vregs[4][63].ENA
wrd => vregs[4][64].ENA
wrd => vregs[4][65].ENA
wrd => vregs[4][66].ENA
wrd => vregs[4][67].ENA
wrd => vregs[4][68].ENA
wrd => vregs[4][69].ENA
wrd => vregs[4][70].ENA
wrd => vregs[4][71].ENA
wrd => vregs[4][72].ENA
wrd => vregs[4][73].ENA
wrd => vregs[4][74].ENA
wrd => vregs[4][75].ENA
wrd => vregs[4][76].ENA
wrd => vregs[4][77].ENA
wrd => vregs[4][78].ENA
wrd => vregs[4][79].ENA
wrd => vregs[4][80].ENA
wrd => vregs[4][81].ENA
wrd => vregs[4][82].ENA
wrd => vregs[4][83].ENA
wrd => vregs[4][84].ENA
wrd => vregs[4][85].ENA
wrd => vregs[4][86].ENA
wrd => vregs[4][87].ENA
wrd => vregs[4][88].ENA
wrd => vregs[4][89].ENA
wrd => vregs[4][90].ENA
wrd => vregs[4][91].ENA
wrd => vregs[4][92].ENA
wrd => vregs[4][93].ENA
wrd => vregs[4][94].ENA
wrd => vregs[4][95].ENA
wrd => vregs[4][96].ENA
wrd => vregs[4][97].ENA
wrd => vregs[4][98].ENA
wrd => vregs[4][99].ENA
wrd => vregs[4][100].ENA
wrd => vregs[4][101].ENA
wrd => vregs[4][102].ENA
wrd => vregs[4][103].ENA
wrd => vregs[4][104].ENA
wrd => vregs[4][105].ENA
wrd => vregs[4][106].ENA
wrd => vregs[4][107].ENA
wrd => vregs[4][108].ENA
wrd => vregs[4][109].ENA
wrd => vregs[4][110].ENA
wrd => vregs[4][111].ENA
wrd => vregs[4][112].ENA
wrd => vregs[4][113].ENA
wrd => vregs[4][114].ENA
wrd => vregs[4][115].ENA
wrd => vregs[4][116].ENA
wrd => vregs[4][117].ENA
wrd => vregs[4][118].ENA
wrd => vregs[4][119].ENA
wrd => vregs[4][120].ENA
wrd => vregs[4][121].ENA
wrd => vregs[4][122].ENA
wrd => vregs[4][123].ENA
wrd => vregs[4][124].ENA
wrd => vregs[4][125].ENA
wrd => vregs[4][126].ENA
wrd => vregs[4][127].ENA
wrd => vregs[3][0].ENA
wrd => vregs[3][1].ENA
wrd => vregs[3][2].ENA
wrd => vregs[3][3].ENA
wrd => vregs[3][4].ENA
wrd => vregs[3][5].ENA
wrd => vregs[3][6].ENA
wrd => vregs[3][7].ENA
wrd => vregs[3][8].ENA
wrd => vregs[3][9].ENA
wrd => vregs[3][10].ENA
wrd => vregs[3][11].ENA
wrd => vregs[3][12].ENA
wrd => vregs[3][13].ENA
wrd => vregs[3][14].ENA
wrd => vregs[3][15].ENA
wrd => vregs[3][16].ENA
wrd => vregs[3][17].ENA
wrd => vregs[3][18].ENA
wrd => vregs[3][19].ENA
wrd => vregs[3][20].ENA
wrd => vregs[3][21].ENA
wrd => vregs[3][22].ENA
wrd => vregs[3][23].ENA
wrd => vregs[3][24].ENA
wrd => vregs[3][25].ENA
wrd => vregs[3][26].ENA
wrd => vregs[3][27].ENA
wrd => vregs[3][28].ENA
wrd => vregs[3][29].ENA
wrd => vregs[3][30].ENA
wrd => vregs[3][31].ENA
wrd => vregs[3][32].ENA
wrd => vregs[3][33].ENA
wrd => vregs[3][34].ENA
wrd => vregs[3][35].ENA
wrd => vregs[3][36].ENA
wrd => vregs[3][37].ENA
wrd => vregs[3][38].ENA
wrd => vregs[3][39].ENA
wrd => vregs[3][40].ENA
wrd => vregs[3][41].ENA
wrd => vregs[3][42].ENA
wrd => vregs[3][43].ENA
wrd => vregs[3][44].ENA
wrd => vregs[3][45].ENA
wrd => vregs[3][46].ENA
wrd => vregs[3][47].ENA
wrd => vregs[3][48].ENA
wrd => vregs[3][49].ENA
wrd => vregs[3][50].ENA
wrd => vregs[3][51].ENA
wrd => vregs[3][52].ENA
wrd => vregs[3][53].ENA
wrd => vregs[3][54].ENA
wrd => vregs[3][55].ENA
wrd => vregs[3][56].ENA
wrd => vregs[3][57].ENA
wrd => vregs[3][58].ENA
wrd => vregs[3][59].ENA
wrd => vregs[3][60].ENA
wrd => vregs[3][61].ENA
wrd => vregs[3][62].ENA
wrd => vregs[3][63].ENA
wrd => vregs[3][64].ENA
wrd => vregs[3][65].ENA
wrd => vregs[3][66].ENA
wrd => vregs[3][67].ENA
wrd => vregs[3][68].ENA
wrd => vregs[3][69].ENA
wrd => vregs[3][70].ENA
wrd => vregs[3][71].ENA
wrd => vregs[3][72].ENA
wrd => vregs[3][73].ENA
wrd => vregs[3][74].ENA
wrd => vregs[3][75].ENA
wrd => vregs[3][76].ENA
wrd => vregs[3][77].ENA
wrd => vregs[3][78].ENA
wrd => vregs[3][79].ENA
wrd => vregs[3][80].ENA
wrd => vregs[3][81].ENA
wrd => vregs[3][82].ENA
wrd => vregs[3][83].ENA
wrd => vregs[3][84].ENA
wrd => vregs[3][85].ENA
wrd => vregs[3][86].ENA
wrd => vregs[3][87].ENA
wrd => vregs[3][88].ENA
wrd => vregs[3][89].ENA
wrd => vregs[3][90].ENA
wrd => vregs[3][91].ENA
wrd => vregs[3][92].ENA
wrd => vregs[3][93].ENA
wrd => vregs[3][94].ENA
wrd => vregs[3][95].ENA
wrd => vregs[3][96].ENA
wrd => vregs[3][97].ENA
wrd => vregs[3][98].ENA
wrd => vregs[3][99].ENA
wrd => vregs[3][100].ENA
wrd => vregs[3][101].ENA
wrd => vregs[3][102].ENA
wrd => vregs[3][103].ENA
wrd => vregs[3][104].ENA
wrd => vregs[3][105].ENA
wrd => vregs[3][106].ENA
wrd => vregs[3][107].ENA
wrd => vregs[3][108].ENA
wrd => vregs[3][109].ENA
wrd => vregs[3][110].ENA
wrd => vregs[3][111].ENA
wrd => vregs[3][112].ENA
wrd => vregs[3][113].ENA
wrd => vregs[3][114].ENA
wrd => vregs[3][115].ENA
wrd => vregs[3][116].ENA
wrd => vregs[3][117].ENA
wrd => vregs[3][118].ENA
wrd => vregs[3][119].ENA
wrd => vregs[3][120].ENA
wrd => vregs[3][121].ENA
wrd => vregs[3][122].ENA
wrd => vregs[3][123].ENA
wrd => vregs[3][124].ENA
wrd => vregs[3][125].ENA
wrd => vregs[3][126].ENA
wrd => vregs[3][127].ENA
wrd => vregs[2][0].ENA
wrd => vregs[2][1].ENA
wrd => vregs[2][2].ENA
wrd => vregs[2][3].ENA
wrd => vregs[2][4].ENA
wrd => vregs[2][5].ENA
wrd => vregs[2][6].ENA
wrd => vregs[2][7].ENA
wrd => vregs[2][8].ENA
wrd => vregs[2][9].ENA
wrd => vregs[2][10].ENA
wrd => vregs[2][11].ENA
wrd => vregs[2][12].ENA
wrd => vregs[2][13].ENA
wrd => vregs[2][14].ENA
wrd => vregs[2][15].ENA
wrd => vregs[2][16].ENA
wrd => vregs[2][17].ENA
wrd => vregs[2][18].ENA
wrd => vregs[2][19].ENA
wrd => vregs[2][20].ENA
wrd => vregs[2][21].ENA
wrd => vregs[2][22].ENA
wrd => vregs[2][23].ENA
wrd => vregs[2][24].ENA
wrd => vregs[2][25].ENA
wrd => vregs[2][26].ENA
wrd => vregs[2][27].ENA
wrd => vregs[2][28].ENA
wrd => vregs[2][29].ENA
wrd => vregs[2][30].ENA
wrd => vregs[2][31].ENA
wrd => vregs[2][32].ENA
wrd => vregs[2][33].ENA
wrd => vregs[2][34].ENA
wrd => vregs[2][35].ENA
wrd => vregs[2][36].ENA
wrd => vregs[2][37].ENA
wrd => vregs[2][38].ENA
wrd => vregs[2][39].ENA
wrd => vregs[2][40].ENA
wrd => vregs[2][41].ENA
wrd => vregs[2][42].ENA
wrd => vregs[2][43].ENA
wrd => vregs[2][44].ENA
wrd => vregs[2][45].ENA
wrd => vregs[2][46].ENA
wrd => vregs[2][47].ENA
wrd => vregs[2][48].ENA
wrd => vregs[2][49].ENA
wrd => vregs[2][50].ENA
wrd => vregs[2][51].ENA
wrd => vregs[2][52].ENA
wrd => vregs[2][53].ENA
wrd => vregs[2][54].ENA
wrd => vregs[2][55].ENA
wrd => vregs[2][56].ENA
wrd => vregs[2][57].ENA
wrd => vregs[2][58].ENA
wrd => vregs[2][59].ENA
wrd => vregs[2][60].ENA
wrd => vregs[2][61].ENA
wrd => vregs[2][62].ENA
wrd => vregs[2][63].ENA
wrd => vregs[2][64].ENA
wrd => vregs[2][65].ENA
wrd => vregs[2][66].ENA
wrd => vregs[2][67].ENA
wrd => vregs[2][68].ENA
wrd => vregs[2][69].ENA
wrd => vregs[2][70].ENA
wrd => vregs[2][71].ENA
wrd => vregs[2][72].ENA
wrd => vregs[2][73].ENA
wrd => vregs[2][74].ENA
wrd => vregs[2][75].ENA
wrd => vregs[2][76].ENA
wrd => vregs[2][77].ENA
wrd => vregs[2][78].ENA
wrd => vregs[2][79].ENA
wrd => vregs[2][80].ENA
wrd => vregs[2][81].ENA
wrd => vregs[2][82].ENA
wrd => vregs[2][83].ENA
wrd => vregs[2][84].ENA
wrd => vregs[2][85].ENA
wrd => vregs[2][86].ENA
wrd => vregs[2][87].ENA
wrd => vregs[2][88].ENA
wrd => vregs[2][89].ENA
wrd => vregs[2][90].ENA
wrd => vregs[2][91].ENA
wrd => vregs[2][92].ENA
wrd => vregs[2][93].ENA
wrd => vregs[2][94].ENA
wrd => vregs[2][95].ENA
wrd => vregs[2][96].ENA
wrd => vregs[2][97].ENA
wrd => vregs[2][98].ENA
wrd => vregs[2][99].ENA
wrd => vregs[2][100].ENA
wrd => vregs[2][101].ENA
wrd => vregs[2][102].ENA
wrd => vregs[2][103].ENA
wrd => vregs[2][104].ENA
wrd => vregs[2][105].ENA
wrd => vregs[2][106].ENA
wrd => vregs[2][107].ENA
wrd => vregs[2][108].ENA
wrd => vregs[2][109].ENA
wrd => vregs[2][110].ENA
wrd => vregs[2][111].ENA
wrd => vregs[2][112].ENA
wrd => vregs[2][113].ENA
wrd => vregs[2][114].ENA
wrd => vregs[2][115].ENA
wrd => vregs[2][116].ENA
wrd => vregs[2][117].ENA
wrd => vregs[2][118].ENA
wrd => vregs[2][119].ENA
wrd => vregs[2][120].ENA
wrd => vregs[2][121].ENA
wrd => vregs[2][122].ENA
wrd => vregs[2][123].ENA
wrd => vregs[2][124].ENA
wrd => vregs[2][125].ENA
wrd => vregs[2][126].ENA
wrd => vregs[2][127].ENA
wrd => vregs[1][0].ENA
wrd => vregs[1][1].ENA
wrd => vregs[1][2].ENA
wrd => vregs[1][3].ENA
wrd => vregs[1][4].ENA
wrd => vregs[1][5].ENA
wrd => vregs[1][6].ENA
wrd => vregs[1][7].ENA
wrd => vregs[1][8].ENA
wrd => vregs[1][9].ENA
wrd => vregs[1][10].ENA
wrd => vregs[1][11].ENA
wrd => vregs[1][12].ENA
wrd => vregs[1][13].ENA
wrd => vregs[1][14].ENA
wrd => vregs[1][15].ENA
wrd => vregs[1][16].ENA
wrd => vregs[1][17].ENA
wrd => vregs[1][18].ENA
wrd => vregs[1][19].ENA
wrd => vregs[1][20].ENA
wrd => vregs[1][21].ENA
wrd => vregs[1][22].ENA
wrd => vregs[1][23].ENA
wrd => vregs[1][24].ENA
wrd => vregs[1][25].ENA
wrd => vregs[1][26].ENA
wrd => vregs[1][27].ENA
wrd => vregs[1][28].ENA
wrd => vregs[1][29].ENA
wrd => vregs[1][30].ENA
wrd => vregs[1][31].ENA
wrd => vregs[1][32].ENA
wrd => vregs[1][33].ENA
wrd => vregs[1][34].ENA
wrd => vregs[1][35].ENA
wrd => vregs[1][36].ENA
wrd => vregs[1][37].ENA
wrd => vregs[1][38].ENA
wrd => vregs[1][39].ENA
wrd => vregs[1][40].ENA
wrd => vregs[1][41].ENA
wrd => vregs[1][42].ENA
wrd => vregs[1][43].ENA
wrd => vregs[1][44].ENA
wrd => vregs[1][45].ENA
wrd => vregs[1][46].ENA
wrd => vregs[1][47].ENA
wrd => vregs[1][48].ENA
wrd => vregs[1][49].ENA
wrd => vregs[1][50].ENA
wrd => vregs[1][51].ENA
wrd => vregs[1][52].ENA
wrd => vregs[1][53].ENA
wrd => vregs[1][54].ENA
wrd => vregs[1][55].ENA
wrd => vregs[1][56].ENA
wrd => vregs[1][57].ENA
wrd => vregs[1][58].ENA
wrd => vregs[1][59].ENA
wrd => vregs[1][60].ENA
wrd => vregs[1][61].ENA
wrd => vregs[1][62].ENA
wrd => vregs[1][63].ENA
wrd => vregs[1][64].ENA
wrd => vregs[1][65].ENA
wrd => vregs[1][66].ENA
wrd => vregs[1][67].ENA
wrd => vregs[1][68].ENA
wrd => vregs[1][69].ENA
wrd => vregs[1][70].ENA
wrd => vregs[1][71].ENA
wrd => vregs[1][72].ENA
wrd => vregs[1][73].ENA
wrd => vregs[1][74].ENA
wrd => vregs[1][75].ENA
wrd => vregs[1][76].ENA
wrd => vregs[1][77].ENA
wrd => vregs[1][78].ENA
wrd => vregs[1][79].ENA
wrd => vregs[1][80].ENA
wrd => vregs[1][81].ENA
wrd => vregs[1][82].ENA
wrd => vregs[1][83].ENA
wrd => vregs[1][84].ENA
wrd => vregs[1][85].ENA
wrd => vregs[1][86].ENA
wrd => vregs[1][87].ENA
wrd => vregs[1][88].ENA
wrd => vregs[1][89].ENA
wrd => vregs[1][90].ENA
wrd => vregs[1][91].ENA
wrd => vregs[1][92].ENA
wrd => vregs[1][93].ENA
wrd => vregs[1][94].ENA
wrd => vregs[1][95].ENA
wrd => vregs[1][96].ENA
wrd => vregs[1][97].ENA
wrd => vregs[1][98].ENA
wrd => vregs[1][99].ENA
wrd => vregs[1][100].ENA
wrd => vregs[1][101].ENA
wrd => vregs[1][102].ENA
wrd => vregs[1][103].ENA
wrd => vregs[1][104].ENA
wrd => vregs[1][105].ENA
wrd => vregs[1][106].ENA
wrd => vregs[1][107].ENA
wrd => vregs[1][108].ENA
wrd => vregs[1][109].ENA
wrd => vregs[1][110].ENA
wrd => vregs[1][111].ENA
wrd => vregs[1][112].ENA
wrd => vregs[1][113].ENA
wrd => vregs[1][114].ENA
wrd => vregs[1][115].ENA
wrd => vregs[1][116].ENA
wrd => vregs[1][117].ENA
wrd => vregs[1][118].ENA
wrd => vregs[1][119].ENA
wrd => vregs[1][120].ENA
wrd => vregs[1][121].ENA
wrd => vregs[1][122].ENA
wrd => vregs[1][123].ENA
wrd => vregs[1][124].ENA
wrd => vregs[1][125].ENA
wrd => vregs[1][126].ENA
wrd => vregs[1][127].ENA
wrd => vregs[0][0].ENA
wrd => vregs[0][1].ENA
wrd => vregs[0][2].ENA
wrd => vregs[0][3].ENA
wrd => vregs[0][4].ENA
wrd => vregs[0][5].ENA
wrd => vregs[0][6].ENA
wrd => vregs[0][7].ENA
wrd => vregs[0][8].ENA
wrd => vregs[0][9].ENA
wrd => vregs[0][10].ENA
wrd => vregs[0][11].ENA
wrd => vregs[0][12].ENA
wrd => vregs[0][13].ENA
wrd => vregs[0][14].ENA
wrd => vregs[0][15].ENA
wrd => vregs[0][16].ENA
wrd => vregs[0][17].ENA
wrd => vregs[0][18].ENA
wrd => vregs[0][19].ENA
wrd => vregs[0][20].ENA
wrd => vregs[0][21].ENA
wrd => vregs[0][22].ENA
wrd => vregs[0][23].ENA
wrd => vregs[0][24].ENA
wrd => vregs[0][25].ENA
wrd => vregs[0][26].ENA
wrd => vregs[0][27].ENA
wrd => vregs[0][28].ENA
wrd => vregs[0][29].ENA
wrd => vregs[0][30].ENA
wrd => vregs[0][31].ENA
wrd => vregs[0][32].ENA
wrd => vregs[0][33].ENA
wrd => vregs[0][34].ENA
wrd => vregs[0][35].ENA
wrd => vregs[0][36].ENA
wrd => vregs[0][37].ENA
wrd => vregs[0][38].ENA
wrd => vregs[0][39].ENA
wrd => vregs[0][40].ENA
wrd => vregs[0][41].ENA
wrd => vregs[0][42].ENA
wrd => vregs[0][43].ENA
wrd => vregs[0][44].ENA
wrd => vregs[0][45].ENA
wrd => vregs[0][46].ENA
wrd => vregs[0][47].ENA
wrd => vregs[0][48].ENA
wrd => vregs[0][49].ENA
wrd => vregs[0][50].ENA
wrd => vregs[0][51].ENA
wrd => vregs[0][52].ENA
wrd => vregs[0][53].ENA
wrd => vregs[0][54].ENA
wrd => vregs[0][55].ENA
wrd => vregs[0][56].ENA
wrd => vregs[0][57].ENA
wrd => vregs[0][58].ENA
wrd => vregs[0][59].ENA
wrd => vregs[0][60].ENA
wrd => vregs[0][61].ENA
wrd => vregs[0][62].ENA
wrd => vregs[0][63].ENA
wrd => vregs[0][64].ENA
wrd => vregs[0][65].ENA
wrd => vregs[0][66].ENA
wrd => vregs[0][67].ENA
wrd => vregs[0][68].ENA
wrd => vregs[0][69].ENA
wrd => vregs[0][70].ENA
wrd => vregs[0][71].ENA
wrd => vregs[0][72].ENA
wrd => vregs[0][73].ENA
wrd => vregs[0][74].ENA
wrd => vregs[0][75].ENA
wrd => vregs[0][76].ENA
wrd => vregs[0][77].ENA
wrd => vregs[0][78].ENA
wrd => vregs[0][79].ENA
wrd => vregs[0][80].ENA
wrd => vregs[0][81].ENA
wrd => vregs[0][82].ENA
wrd => vregs[0][83].ENA
wrd => vregs[0][84].ENA
wrd => vregs[0][85].ENA
wrd => vregs[0][86].ENA
wrd => vregs[0][87].ENA
wrd => vregs[0][88].ENA
wrd => vregs[0][89].ENA
wrd => vregs[0][90].ENA
wrd => vregs[0][91].ENA
wrd => vregs[0][92].ENA
wrd => vregs[0][93].ENA
wrd => vregs[0][94].ENA
wrd => vregs[0][95].ENA
wrd => vregs[0][96].ENA
wrd => vregs[0][97].ENA
wrd => vregs[0][98].ENA
wrd => vregs[0][99].ENA
wrd => vregs[0][100].ENA
wrd => vregs[0][101].ENA
wrd => vregs[0][102].ENA
wrd => vregs[0][103].ENA
wrd => vregs[0][104].ENA
wrd => vregs[0][105].ENA
wrd => vregs[0][106].ENA
wrd => vregs[0][107].ENA
wrd => vregs[0][108].ENA
wrd => vregs[0][109].ENA
wrd => vregs[0][110].ENA
wrd => vregs[0][111].ENA
wrd => vregs[0][112].ENA
wrd => vregs[0][113].ENA
wrd => vregs[0][114].ENA
wrd => vregs[0][115].ENA
wrd => vregs[0][116].ENA
wrd => vregs[0][117].ENA
wrd => vregs[0][118].ENA
wrd => vregs[0][119].ENA
wrd => vregs[0][120].ENA
wrd => vregs[0][121].ENA
wrd => vregs[0][122].ENA
wrd => vregs[0][123].ENA
wrd => vregs[0][124].ENA
wrd => vregs[0][125].ENA
wrd => vregs[0][126].ENA
wrd => vregs[0][127].ENA
d[0] => vregs.DATAB
d[0] => vregs.DATAB
d[0] => vregs.DATAB
d[0] => vregs.DATAB
d[0] => vregs.DATAB
d[0] => vregs.DATAB
d[0] => vregs.DATAB
d[0] => vregs.DATAB
d[1] => vregs.DATAB
d[1] => vregs.DATAB
d[1] => vregs.DATAB
d[1] => vregs.DATAB
d[1] => vregs.DATAB
d[1] => vregs.DATAB
d[1] => vregs.DATAB
d[1] => vregs.DATAB
d[2] => vregs.DATAB
d[2] => vregs.DATAB
d[2] => vregs.DATAB
d[2] => vregs.DATAB
d[2] => vregs.DATAB
d[2] => vregs.DATAB
d[2] => vregs.DATAB
d[2] => vregs.DATAB
d[3] => vregs.DATAB
d[3] => vregs.DATAB
d[3] => vregs.DATAB
d[3] => vregs.DATAB
d[3] => vregs.DATAB
d[3] => vregs.DATAB
d[3] => vregs.DATAB
d[3] => vregs.DATAB
d[4] => vregs.DATAB
d[4] => vregs.DATAB
d[4] => vregs.DATAB
d[4] => vregs.DATAB
d[4] => vregs.DATAB
d[4] => vregs.DATAB
d[4] => vregs.DATAB
d[4] => vregs.DATAB
d[5] => vregs.DATAB
d[5] => vregs.DATAB
d[5] => vregs.DATAB
d[5] => vregs.DATAB
d[5] => vregs.DATAB
d[5] => vregs.DATAB
d[5] => vregs.DATAB
d[5] => vregs.DATAB
d[6] => vregs.DATAB
d[6] => vregs.DATAB
d[6] => vregs.DATAB
d[6] => vregs.DATAB
d[6] => vregs.DATAB
d[6] => vregs.DATAB
d[6] => vregs.DATAB
d[6] => vregs.DATAB
d[7] => vregs.DATAB
d[7] => vregs.DATAB
d[7] => vregs.DATAB
d[7] => vregs.DATAB
d[7] => vregs.DATAB
d[7] => vregs.DATAB
d[7] => vregs.DATAB
d[7] => vregs.DATAB
d[8] => vregs.DATAB
d[8] => vregs.DATAB
d[8] => vregs.DATAB
d[8] => vregs.DATAB
d[8] => vregs.DATAB
d[8] => vregs.DATAB
d[8] => vregs.DATAB
d[8] => vregs.DATAB
d[9] => vregs.DATAB
d[9] => vregs.DATAB
d[9] => vregs.DATAB
d[9] => vregs.DATAB
d[9] => vregs.DATAB
d[9] => vregs.DATAB
d[9] => vregs.DATAB
d[9] => vregs.DATAB
d[10] => vregs.DATAB
d[10] => vregs.DATAB
d[10] => vregs.DATAB
d[10] => vregs.DATAB
d[10] => vregs.DATAB
d[10] => vregs.DATAB
d[10] => vregs.DATAB
d[10] => vregs.DATAB
d[11] => vregs.DATAB
d[11] => vregs.DATAB
d[11] => vregs.DATAB
d[11] => vregs.DATAB
d[11] => vregs.DATAB
d[11] => vregs.DATAB
d[11] => vregs.DATAB
d[11] => vregs.DATAB
d[12] => vregs.DATAB
d[12] => vregs.DATAB
d[12] => vregs.DATAB
d[12] => vregs.DATAB
d[12] => vregs.DATAB
d[12] => vregs.DATAB
d[12] => vregs.DATAB
d[12] => vregs.DATAB
d[13] => vregs.DATAB
d[13] => vregs.DATAB
d[13] => vregs.DATAB
d[13] => vregs.DATAB
d[13] => vregs.DATAB
d[13] => vregs.DATAB
d[13] => vregs.DATAB
d[13] => vregs.DATAB
d[14] => vregs.DATAB
d[14] => vregs.DATAB
d[14] => vregs.DATAB
d[14] => vregs.DATAB
d[14] => vregs.DATAB
d[14] => vregs.DATAB
d[14] => vregs.DATAB
d[14] => vregs.DATAB
d[15] => vregs.DATAB
d[15] => vregs.DATAB
d[15] => vregs.DATAB
d[15] => vregs.DATAB
d[15] => vregs.DATAB
d[15] => vregs.DATAB
d[15] => vregs.DATAB
d[15] => vregs.DATAB
d[16] => vregs.DATAB
d[16] => vregs.DATAB
d[16] => vregs.DATAB
d[16] => vregs.DATAB
d[16] => vregs.DATAB
d[16] => vregs.DATAB
d[16] => vregs.DATAB
d[16] => vregs.DATAB
d[17] => vregs.DATAB
d[17] => vregs.DATAB
d[17] => vregs.DATAB
d[17] => vregs.DATAB
d[17] => vregs.DATAB
d[17] => vregs.DATAB
d[17] => vregs.DATAB
d[17] => vregs.DATAB
d[18] => vregs.DATAB
d[18] => vregs.DATAB
d[18] => vregs.DATAB
d[18] => vregs.DATAB
d[18] => vregs.DATAB
d[18] => vregs.DATAB
d[18] => vregs.DATAB
d[18] => vregs.DATAB
d[19] => vregs.DATAB
d[19] => vregs.DATAB
d[19] => vregs.DATAB
d[19] => vregs.DATAB
d[19] => vregs.DATAB
d[19] => vregs.DATAB
d[19] => vregs.DATAB
d[19] => vregs.DATAB
d[20] => vregs.DATAB
d[20] => vregs.DATAB
d[20] => vregs.DATAB
d[20] => vregs.DATAB
d[20] => vregs.DATAB
d[20] => vregs.DATAB
d[20] => vregs.DATAB
d[20] => vregs.DATAB
d[21] => vregs.DATAB
d[21] => vregs.DATAB
d[21] => vregs.DATAB
d[21] => vregs.DATAB
d[21] => vregs.DATAB
d[21] => vregs.DATAB
d[21] => vregs.DATAB
d[21] => vregs.DATAB
d[22] => vregs.DATAB
d[22] => vregs.DATAB
d[22] => vregs.DATAB
d[22] => vregs.DATAB
d[22] => vregs.DATAB
d[22] => vregs.DATAB
d[22] => vregs.DATAB
d[22] => vregs.DATAB
d[23] => vregs.DATAB
d[23] => vregs.DATAB
d[23] => vregs.DATAB
d[23] => vregs.DATAB
d[23] => vregs.DATAB
d[23] => vregs.DATAB
d[23] => vregs.DATAB
d[23] => vregs.DATAB
d[24] => vregs.DATAB
d[24] => vregs.DATAB
d[24] => vregs.DATAB
d[24] => vregs.DATAB
d[24] => vregs.DATAB
d[24] => vregs.DATAB
d[24] => vregs.DATAB
d[24] => vregs.DATAB
d[25] => vregs.DATAB
d[25] => vregs.DATAB
d[25] => vregs.DATAB
d[25] => vregs.DATAB
d[25] => vregs.DATAB
d[25] => vregs.DATAB
d[25] => vregs.DATAB
d[25] => vregs.DATAB
d[26] => vregs.DATAB
d[26] => vregs.DATAB
d[26] => vregs.DATAB
d[26] => vregs.DATAB
d[26] => vregs.DATAB
d[26] => vregs.DATAB
d[26] => vregs.DATAB
d[26] => vregs.DATAB
d[27] => vregs.DATAB
d[27] => vregs.DATAB
d[27] => vregs.DATAB
d[27] => vregs.DATAB
d[27] => vregs.DATAB
d[27] => vregs.DATAB
d[27] => vregs.DATAB
d[27] => vregs.DATAB
d[28] => vregs.DATAB
d[28] => vregs.DATAB
d[28] => vregs.DATAB
d[28] => vregs.DATAB
d[28] => vregs.DATAB
d[28] => vregs.DATAB
d[28] => vregs.DATAB
d[28] => vregs.DATAB
d[29] => vregs.DATAB
d[29] => vregs.DATAB
d[29] => vregs.DATAB
d[29] => vregs.DATAB
d[29] => vregs.DATAB
d[29] => vregs.DATAB
d[29] => vregs.DATAB
d[29] => vregs.DATAB
d[30] => vregs.DATAB
d[30] => vregs.DATAB
d[30] => vregs.DATAB
d[30] => vregs.DATAB
d[30] => vregs.DATAB
d[30] => vregs.DATAB
d[30] => vregs.DATAB
d[30] => vregs.DATAB
d[31] => vregs.DATAB
d[31] => vregs.DATAB
d[31] => vregs.DATAB
d[31] => vregs.DATAB
d[31] => vregs.DATAB
d[31] => vregs.DATAB
d[31] => vregs.DATAB
d[31] => vregs.DATAB
d[32] => vregs.DATAB
d[32] => vregs.DATAB
d[32] => vregs.DATAB
d[32] => vregs.DATAB
d[32] => vregs.DATAB
d[32] => vregs.DATAB
d[32] => vregs.DATAB
d[32] => vregs.DATAB
d[33] => vregs.DATAB
d[33] => vregs.DATAB
d[33] => vregs.DATAB
d[33] => vregs.DATAB
d[33] => vregs.DATAB
d[33] => vregs.DATAB
d[33] => vregs.DATAB
d[33] => vregs.DATAB
d[34] => vregs.DATAB
d[34] => vregs.DATAB
d[34] => vregs.DATAB
d[34] => vregs.DATAB
d[34] => vregs.DATAB
d[34] => vregs.DATAB
d[34] => vregs.DATAB
d[34] => vregs.DATAB
d[35] => vregs.DATAB
d[35] => vregs.DATAB
d[35] => vregs.DATAB
d[35] => vregs.DATAB
d[35] => vregs.DATAB
d[35] => vregs.DATAB
d[35] => vregs.DATAB
d[35] => vregs.DATAB
d[36] => vregs.DATAB
d[36] => vregs.DATAB
d[36] => vregs.DATAB
d[36] => vregs.DATAB
d[36] => vregs.DATAB
d[36] => vregs.DATAB
d[36] => vregs.DATAB
d[36] => vregs.DATAB
d[37] => vregs.DATAB
d[37] => vregs.DATAB
d[37] => vregs.DATAB
d[37] => vregs.DATAB
d[37] => vregs.DATAB
d[37] => vregs.DATAB
d[37] => vregs.DATAB
d[37] => vregs.DATAB
d[38] => vregs.DATAB
d[38] => vregs.DATAB
d[38] => vregs.DATAB
d[38] => vregs.DATAB
d[38] => vregs.DATAB
d[38] => vregs.DATAB
d[38] => vregs.DATAB
d[38] => vregs.DATAB
d[39] => vregs.DATAB
d[39] => vregs.DATAB
d[39] => vregs.DATAB
d[39] => vregs.DATAB
d[39] => vregs.DATAB
d[39] => vregs.DATAB
d[39] => vregs.DATAB
d[39] => vregs.DATAB
d[40] => vregs.DATAB
d[40] => vregs.DATAB
d[40] => vregs.DATAB
d[40] => vregs.DATAB
d[40] => vregs.DATAB
d[40] => vregs.DATAB
d[40] => vregs.DATAB
d[40] => vregs.DATAB
d[41] => vregs.DATAB
d[41] => vregs.DATAB
d[41] => vregs.DATAB
d[41] => vregs.DATAB
d[41] => vregs.DATAB
d[41] => vregs.DATAB
d[41] => vregs.DATAB
d[41] => vregs.DATAB
d[42] => vregs.DATAB
d[42] => vregs.DATAB
d[42] => vregs.DATAB
d[42] => vregs.DATAB
d[42] => vregs.DATAB
d[42] => vregs.DATAB
d[42] => vregs.DATAB
d[42] => vregs.DATAB
d[43] => vregs.DATAB
d[43] => vregs.DATAB
d[43] => vregs.DATAB
d[43] => vregs.DATAB
d[43] => vregs.DATAB
d[43] => vregs.DATAB
d[43] => vregs.DATAB
d[43] => vregs.DATAB
d[44] => vregs.DATAB
d[44] => vregs.DATAB
d[44] => vregs.DATAB
d[44] => vregs.DATAB
d[44] => vregs.DATAB
d[44] => vregs.DATAB
d[44] => vregs.DATAB
d[44] => vregs.DATAB
d[45] => vregs.DATAB
d[45] => vregs.DATAB
d[45] => vregs.DATAB
d[45] => vregs.DATAB
d[45] => vregs.DATAB
d[45] => vregs.DATAB
d[45] => vregs.DATAB
d[45] => vregs.DATAB
d[46] => vregs.DATAB
d[46] => vregs.DATAB
d[46] => vregs.DATAB
d[46] => vregs.DATAB
d[46] => vregs.DATAB
d[46] => vregs.DATAB
d[46] => vregs.DATAB
d[46] => vregs.DATAB
d[47] => vregs.DATAB
d[47] => vregs.DATAB
d[47] => vregs.DATAB
d[47] => vregs.DATAB
d[47] => vregs.DATAB
d[47] => vregs.DATAB
d[47] => vregs.DATAB
d[47] => vregs.DATAB
d[48] => vregs.DATAB
d[48] => vregs.DATAB
d[48] => vregs.DATAB
d[48] => vregs.DATAB
d[48] => vregs.DATAB
d[48] => vregs.DATAB
d[48] => vregs.DATAB
d[48] => vregs.DATAB
d[49] => vregs.DATAB
d[49] => vregs.DATAB
d[49] => vregs.DATAB
d[49] => vregs.DATAB
d[49] => vregs.DATAB
d[49] => vregs.DATAB
d[49] => vregs.DATAB
d[49] => vregs.DATAB
d[50] => vregs.DATAB
d[50] => vregs.DATAB
d[50] => vregs.DATAB
d[50] => vregs.DATAB
d[50] => vregs.DATAB
d[50] => vregs.DATAB
d[50] => vregs.DATAB
d[50] => vregs.DATAB
d[51] => vregs.DATAB
d[51] => vregs.DATAB
d[51] => vregs.DATAB
d[51] => vregs.DATAB
d[51] => vregs.DATAB
d[51] => vregs.DATAB
d[51] => vregs.DATAB
d[51] => vregs.DATAB
d[52] => vregs.DATAB
d[52] => vregs.DATAB
d[52] => vregs.DATAB
d[52] => vregs.DATAB
d[52] => vregs.DATAB
d[52] => vregs.DATAB
d[52] => vregs.DATAB
d[52] => vregs.DATAB
d[53] => vregs.DATAB
d[53] => vregs.DATAB
d[53] => vregs.DATAB
d[53] => vregs.DATAB
d[53] => vregs.DATAB
d[53] => vregs.DATAB
d[53] => vregs.DATAB
d[53] => vregs.DATAB
d[54] => vregs.DATAB
d[54] => vregs.DATAB
d[54] => vregs.DATAB
d[54] => vregs.DATAB
d[54] => vregs.DATAB
d[54] => vregs.DATAB
d[54] => vregs.DATAB
d[54] => vregs.DATAB
d[55] => vregs.DATAB
d[55] => vregs.DATAB
d[55] => vregs.DATAB
d[55] => vregs.DATAB
d[55] => vregs.DATAB
d[55] => vregs.DATAB
d[55] => vregs.DATAB
d[55] => vregs.DATAB
d[56] => vregs.DATAB
d[56] => vregs.DATAB
d[56] => vregs.DATAB
d[56] => vregs.DATAB
d[56] => vregs.DATAB
d[56] => vregs.DATAB
d[56] => vregs.DATAB
d[56] => vregs.DATAB
d[57] => vregs.DATAB
d[57] => vregs.DATAB
d[57] => vregs.DATAB
d[57] => vregs.DATAB
d[57] => vregs.DATAB
d[57] => vregs.DATAB
d[57] => vregs.DATAB
d[57] => vregs.DATAB
d[58] => vregs.DATAB
d[58] => vregs.DATAB
d[58] => vregs.DATAB
d[58] => vregs.DATAB
d[58] => vregs.DATAB
d[58] => vregs.DATAB
d[58] => vregs.DATAB
d[58] => vregs.DATAB
d[59] => vregs.DATAB
d[59] => vregs.DATAB
d[59] => vregs.DATAB
d[59] => vregs.DATAB
d[59] => vregs.DATAB
d[59] => vregs.DATAB
d[59] => vregs.DATAB
d[59] => vregs.DATAB
d[60] => vregs.DATAB
d[60] => vregs.DATAB
d[60] => vregs.DATAB
d[60] => vregs.DATAB
d[60] => vregs.DATAB
d[60] => vregs.DATAB
d[60] => vregs.DATAB
d[60] => vregs.DATAB
d[61] => vregs.DATAB
d[61] => vregs.DATAB
d[61] => vregs.DATAB
d[61] => vregs.DATAB
d[61] => vregs.DATAB
d[61] => vregs.DATAB
d[61] => vregs.DATAB
d[61] => vregs.DATAB
d[62] => vregs.DATAB
d[62] => vregs.DATAB
d[62] => vregs.DATAB
d[62] => vregs.DATAB
d[62] => vregs.DATAB
d[62] => vregs.DATAB
d[62] => vregs.DATAB
d[62] => vregs.DATAB
d[63] => vregs.DATAB
d[63] => vregs.DATAB
d[63] => vregs.DATAB
d[63] => vregs.DATAB
d[63] => vregs.DATAB
d[63] => vregs.DATAB
d[63] => vregs.DATAB
d[63] => vregs.DATAB
d[64] => vregs.DATAB
d[64] => vregs.DATAB
d[64] => vregs.DATAB
d[64] => vregs.DATAB
d[64] => vregs.DATAB
d[64] => vregs.DATAB
d[64] => vregs.DATAB
d[64] => vregs.DATAB
d[65] => vregs.DATAB
d[65] => vregs.DATAB
d[65] => vregs.DATAB
d[65] => vregs.DATAB
d[65] => vregs.DATAB
d[65] => vregs.DATAB
d[65] => vregs.DATAB
d[65] => vregs.DATAB
d[66] => vregs.DATAB
d[66] => vregs.DATAB
d[66] => vregs.DATAB
d[66] => vregs.DATAB
d[66] => vregs.DATAB
d[66] => vregs.DATAB
d[66] => vregs.DATAB
d[66] => vregs.DATAB
d[67] => vregs.DATAB
d[67] => vregs.DATAB
d[67] => vregs.DATAB
d[67] => vregs.DATAB
d[67] => vregs.DATAB
d[67] => vregs.DATAB
d[67] => vregs.DATAB
d[67] => vregs.DATAB
d[68] => vregs.DATAB
d[68] => vregs.DATAB
d[68] => vregs.DATAB
d[68] => vregs.DATAB
d[68] => vregs.DATAB
d[68] => vregs.DATAB
d[68] => vregs.DATAB
d[68] => vregs.DATAB
d[69] => vregs.DATAB
d[69] => vregs.DATAB
d[69] => vregs.DATAB
d[69] => vregs.DATAB
d[69] => vregs.DATAB
d[69] => vregs.DATAB
d[69] => vregs.DATAB
d[69] => vregs.DATAB
d[70] => vregs.DATAB
d[70] => vregs.DATAB
d[70] => vregs.DATAB
d[70] => vregs.DATAB
d[70] => vregs.DATAB
d[70] => vregs.DATAB
d[70] => vregs.DATAB
d[70] => vregs.DATAB
d[71] => vregs.DATAB
d[71] => vregs.DATAB
d[71] => vregs.DATAB
d[71] => vregs.DATAB
d[71] => vregs.DATAB
d[71] => vregs.DATAB
d[71] => vregs.DATAB
d[71] => vregs.DATAB
d[72] => vregs.DATAB
d[72] => vregs.DATAB
d[72] => vregs.DATAB
d[72] => vregs.DATAB
d[72] => vregs.DATAB
d[72] => vregs.DATAB
d[72] => vregs.DATAB
d[72] => vregs.DATAB
d[73] => vregs.DATAB
d[73] => vregs.DATAB
d[73] => vregs.DATAB
d[73] => vregs.DATAB
d[73] => vregs.DATAB
d[73] => vregs.DATAB
d[73] => vregs.DATAB
d[73] => vregs.DATAB
d[74] => vregs.DATAB
d[74] => vregs.DATAB
d[74] => vregs.DATAB
d[74] => vregs.DATAB
d[74] => vregs.DATAB
d[74] => vregs.DATAB
d[74] => vregs.DATAB
d[74] => vregs.DATAB
d[75] => vregs.DATAB
d[75] => vregs.DATAB
d[75] => vregs.DATAB
d[75] => vregs.DATAB
d[75] => vregs.DATAB
d[75] => vregs.DATAB
d[75] => vregs.DATAB
d[75] => vregs.DATAB
d[76] => vregs.DATAB
d[76] => vregs.DATAB
d[76] => vregs.DATAB
d[76] => vregs.DATAB
d[76] => vregs.DATAB
d[76] => vregs.DATAB
d[76] => vregs.DATAB
d[76] => vregs.DATAB
d[77] => vregs.DATAB
d[77] => vregs.DATAB
d[77] => vregs.DATAB
d[77] => vregs.DATAB
d[77] => vregs.DATAB
d[77] => vregs.DATAB
d[77] => vregs.DATAB
d[77] => vregs.DATAB
d[78] => vregs.DATAB
d[78] => vregs.DATAB
d[78] => vregs.DATAB
d[78] => vregs.DATAB
d[78] => vregs.DATAB
d[78] => vregs.DATAB
d[78] => vregs.DATAB
d[78] => vregs.DATAB
d[79] => vregs.DATAB
d[79] => vregs.DATAB
d[79] => vregs.DATAB
d[79] => vregs.DATAB
d[79] => vregs.DATAB
d[79] => vregs.DATAB
d[79] => vregs.DATAB
d[79] => vregs.DATAB
d[80] => vregs.DATAB
d[80] => vregs.DATAB
d[80] => vregs.DATAB
d[80] => vregs.DATAB
d[80] => vregs.DATAB
d[80] => vregs.DATAB
d[80] => vregs.DATAB
d[80] => vregs.DATAB
d[81] => vregs.DATAB
d[81] => vregs.DATAB
d[81] => vregs.DATAB
d[81] => vregs.DATAB
d[81] => vregs.DATAB
d[81] => vregs.DATAB
d[81] => vregs.DATAB
d[81] => vregs.DATAB
d[82] => vregs.DATAB
d[82] => vregs.DATAB
d[82] => vregs.DATAB
d[82] => vregs.DATAB
d[82] => vregs.DATAB
d[82] => vregs.DATAB
d[82] => vregs.DATAB
d[82] => vregs.DATAB
d[83] => vregs.DATAB
d[83] => vregs.DATAB
d[83] => vregs.DATAB
d[83] => vregs.DATAB
d[83] => vregs.DATAB
d[83] => vregs.DATAB
d[83] => vregs.DATAB
d[83] => vregs.DATAB
d[84] => vregs.DATAB
d[84] => vregs.DATAB
d[84] => vregs.DATAB
d[84] => vregs.DATAB
d[84] => vregs.DATAB
d[84] => vregs.DATAB
d[84] => vregs.DATAB
d[84] => vregs.DATAB
d[85] => vregs.DATAB
d[85] => vregs.DATAB
d[85] => vregs.DATAB
d[85] => vregs.DATAB
d[85] => vregs.DATAB
d[85] => vregs.DATAB
d[85] => vregs.DATAB
d[85] => vregs.DATAB
d[86] => vregs.DATAB
d[86] => vregs.DATAB
d[86] => vregs.DATAB
d[86] => vregs.DATAB
d[86] => vregs.DATAB
d[86] => vregs.DATAB
d[86] => vregs.DATAB
d[86] => vregs.DATAB
d[87] => vregs.DATAB
d[87] => vregs.DATAB
d[87] => vregs.DATAB
d[87] => vregs.DATAB
d[87] => vregs.DATAB
d[87] => vregs.DATAB
d[87] => vregs.DATAB
d[87] => vregs.DATAB
d[88] => vregs.DATAB
d[88] => vregs.DATAB
d[88] => vregs.DATAB
d[88] => vregs.DATAB
d[88] => vregs.DATAB
d[88] => vregs.DATAB
d[88] => vregs.DATAB
d[88] => vregs.DATAB
d[89] => vregs.DATAB
d[89] => vregs.DATAB
d[89] => vregs.DATAB
d[89] => vregs.DATAB
d[89] => vregs.DATAB
d[89] => vregs.DATAB
d[89] => vregs.DATAB
d[89] => vregs.DATAB
d[90] => vregs.DATAB
d[90] => vregs.DATAB
d[90] => vregs.DATAB
d[90] => vregs.DATAB
d[90] => vregs.DATAB
d[90] => vregs.DATAB
d[90] => vregs.DATAB
d[90] => vregs.DATAB
d[91] => vregs.DATAB
d[91] => vregs.DATAB
d[91] => vregs.DATAB
d[91] => vregs.DATAB
d[91] => vregs.DATAB
d[91] => vregs.DATAB
d[91] => vregs.DATAB
d[91] => vregs.DATAB
d[92] => vregs.DATAB
d[92] => vregs.DATAB
d[92] => vregs.DATAB
d[92] => vregs.DATAB
d[92] => vregs.DATAB
d[92] => vregs.DATAB
d[92] => vregs.DATAB
d[92] => vregs.DATAB
d[93] => vregs.DATAB
d[93] => vregs.DATAB
d[93] => vregs.DATAB
d[93] => vregs.DATAB
d[93] => vregs.DATAB
d[93] => vregs.DATAB
d[93] => vregs.DATAB
d[93] => vregs.DATAB
d[94] => vregs.DATAB
d[94] => vregs.DATAB
d[94] => vregs.DATAB
d[94] => vregs.DATAB
d[94] => vregs.DATAB
d[94] => vregs.DATAB
d[94] => vregs.DATAB
d[94] => vregs.DATAB
d[95] => vregs.DATAB
d[95] => vregs.DATAB
d[95] => vregs.DATAB
d[95] => vregs.DATAB
d[95] => vregs.DATAB
d[95] => vregs.DATAB
d[95] => vregs.DATAB
d[95] => vregs.DATAB
d[96] => vregs.DATAB
d[96] => vregs.DATAB
d[96] => vregs.DATAB
d[96] => vregs.DATAB
d[96] => vregs.DATAB
d[96] => vregs.DATAB
d[96] => vregs.DATAB
d[96] => vregs.DATAB
d[97] => vregs.DATAB
d[97] => vregs.DATAB
d[97] => vregs.DATAB
d[97] => vregs.DATAB
d[97] => vregs.DATAB
d[97] => vregs.DATAB
d[97] => vregs.DATAB
d[97] => vregs.DATAB
d[98] => vregs.DATAB
d[98] => vregs.DATAB
d[98] => vregs.DATAB
d[98] => vregs.DATAB
d[98] => vregs.DATAB
d[98] => vregs.DATAB
d[98] => vregs.DATAB
d[98] => vregs.DATAB
d[99] => vregs.DATAB
d[99] => vregs.DATAB
d[99] => vregs.DATAB
d[99] => vregs.DATAB
d[99] => vregs.DATAB
d[99] => vregs.DATAB
d[99] => vregs.DATAB
d[99] => vregs.DATAB
d[100] => vregs.DATAB
d[100] => vregs.DATAB
d[100] => vregs.DATAB
d[100] => vregs.DATAB
d[100] => vregs.DATAB
d[100] => vregs.DATAB
d[100] => vregs.DATAB
d[100] => vregs.DATAB
d[101] => vregs.DATAB
d[101] => vregs.DATAB
d[101] => vregs.DATAB
d[101] => vregs.DATAB
d[101] => vregs.DATAB
d[101] => vregs.DATAB
d[101] => vregs.DATAB
d[101] => vregs.DATAB
d[102] => vregs.DATAB
d[102] => vregs.DATAB
d[102] => vregs.DATAB
d[102] => vregs.DATAB
d[102] => vregs.DATAB
d[102] => vregs.DATAB
d[102] => vregs.DATAB
d[102] => vregs.DATAB
d[103] => vregs.DATAB
d[103] => vregs.DATAB
d[103] => vregs.DATAB
d[103] => vregs.DATAB
d[103] => vregs.DATAB
d[103] => vregs.DATAB
d[103] => vregs.DATAB
d[103] => vregs.DATAB
d[104] => vregs.DATAB
d[104] => vregs.DATAB
d[104] => vregs.DATAB
d[104] => vregs.DATAB
d[104] => vregs.DATAB
d[104] => vregs.DATAB
d[104] => vregs.DATAB
d[104] => vregs.DATAB
d[105] => vregs.DATAB
d[105] => vregs.DATAB
d[105] => vregs.DATAB
d[105] => vregs.DATAB
d[105] => vregs.DATAB
d[105] => vregs.DATAB
d[105] => vregs.DATAB
d[105] => vregs.DATAB
d[106] => vregs.DATAB
d[106] => vregs.DATAB
d[106] => vregs.DATAB
d[106] => vregs.DATAB
d[106] => vregs.DATAB
d[106] => vregs.DATAB
d[106] => vregs.DATAB
d[106] => vregs.DATAB
d[107] => vregs.DATAB
d[107] => vregs.DATAB
d[107] => vregs.DATAB
d[107] => vregs.DATAB
d[107] => vregs.DATAB
d[107] => vregs.DATAB
d[107] => vregs.DATAB
d[107] => vregs.DATAB
d[108] => vregs.DATAB
d[108] => vregs.DATAB
d[108] => vregs.DATAB
d[108] => vregs.DATAB
d[108] => vregs.DATAB
d[108] => vregs.DATAB
d[108] => vregs.DATAB
d[108] => vregs.DATAB
d[109] => vregs.DATAB
d[109] => vregs.DATAB
d[109] => vregs.DATAB
d[109] => vregs.DATAB
d[109] => vregs.DATAB
d[109] => vregs.DATAB
d[109] => vregs.DATAB
d[109] => vregs.DATAB
d[110] => vregs.DATAB
d[110] => vregs.DATAB
d[110] => vregs.DATAB
d[110] => vregs.DATAB
d[110] => vregs.DATAB
d[110] => vregs.DATAB
d[110] => vregs.DATAB
d[110] => vregs.DATAB
d[111] => vregs.DATAB
d[111] => vregs.DATAB
d[111] => vregs.DATAB
d[111] => vregs.DATAB
d[111] => vregs.DATAB
d[111] => vregs.DATAB
d[111] => vregs.DATAB
d[111] => vregs.DATAB
d[112] => vregs.DATAB
d[112] => vregs.DATAB
d[112] => vregs.DATAB
d[112] => vregs.DATAB
d[112] => vregs.DATAB
d[112] => vregs.DATAB
d[112] => vregs.DATAB
d[112] => vregs.DATAB
d[113] => vregs.DATAB
d[113] => vregs.DATAB
d[113] => vregs.DATAB
d[113] => vregs.DATAB
d[113] => vregs.DATAB
d[113] => vregs.DATAB
d[113] => vregs.DATAB
d[113] => vregs.DATAB
d[114] => vregs.DATAB
d[114] => vregs.DATAB
d[114] => vregs.DATAB
d[114] => vregs.DATAB
d[114] => vregs.DATAB
d[114] => vregs.DATAB
d[114] => vregs.DATAB
d[114] => vregs.DATAB
d[115] => vregs.DATAB
d[115] => vregs.DATAB
d[115] => vregs.DATAB
d[115] => vregs.DATAB
d[115] => vregs.DATAB
d[115] => vregs.DATAB
d[115] => vregs.DATAB
d[115] => vregs.DATAB
d[116] => vregs.DATAB
d[116] => vregs.DATAB
d[116] => vregs.DATAB
d[116] => vregs.DATAB
d[116] => vregs.DATAB
d[116] => vregs.DATAB
d[116] => vregs.DATAB
d[116] => vregs.DATAB
d[117] => vregs.DATAB
d[117] => vregs.DATAB
d[117] => vregs.DATAB
d[117] => vregs.DATAB
d[117] => vregs.DATAB
d[117] => vregs.DATAB
d[117] => vregs.DATAB
d[117] => vregs.DATAB
d[118] => vregs.DATAB
d[118] => vregs.DATAB
d[118] => vregs.DATAB
d[118] => vregs.DATAB
d[118] => vregs.DATAB
d[118] => vregs.DATAB
d[118] => vregs.DATAB
d[118] => vregs.DATAB
d[119] => vregs.DATAB
d[119] => vregs.DATAB
d[119] => vregs.DATAB
d[119] => vregs.DATAB
d[119] => vregs.DATAB
d[119] => vregs.DATAB
d[119] => vregs.DATAB
d[119] => vregs.DATAB
d[120] => vregs.DATAB
d[120] => vregs.DATAB
d[120] => vregs.DATAB
d[120] => vregs.DATAB
d[120] => vregs.DATAB
d[120] => vregs.DATAB
d[120] => vregs.DATAB
d[120] => vregs.DATAB
d[121] => vregs.DATAB
d[121] => vregs.DATAB
d[121] => vregs.DATAB
d[121] => vregs.DATAB
d[121] => vregs.DATAB
d[121] => vregs.DATAB
d[121] => vregs.DATAB
d[121] => vregs.DATAB
d[122] => vregs.DATAB
d[122] => vregs.DATAB
d[122] => vregs.DATAB
d[122] => vregs.DATAB
d[122] => vregs.DATAB
d[122] => vregs.DATAB
d[122] => vregs.DATAB
d[122] => vregs.DATAB
d[123] => vregs.DATAB
d[123] => vregs.DATAB
d[123] => vregs.DATAB
d[123] => vregs.DATAB
d[123] => vregs.DATAB
d[123] => vregs.DATAB
d[123] => vregs.DATAB
d[123] => vregs.DATAB
d[124] => vregs.DATAB
d[124] => vregs.DATAB
d[124] => vregs.DATAB
d[124] => vregs.DATAB
d[124] => vregs.DATAB
d[124] => vregs.DATAB
d[124] => vregs.DATAB
d[124] => vregs.DATAB
d[125] => vregs.DATAB
d[125] => vregs.DATAB
d[125] => vregs.DATAB
d[125] => vregs.DATAB
d[125] => vregs.DATAB
d[125] => vregs.DATAB
d[125] => vregs.DATAB
d[125] => vregs.DATAB
d[126] => vregs.DATAB
d[126] => vregs.DATAB
d[126] => vregs.DATAB
d[126] => vregs.DATAB
d[126] => vregs.DATAB
d[126] => vregs.DATAB
d[126] => vregs.DATAB
d[126] => vregs.DATAB
d[127] => vregs.DATAB
d[127] => vregs.DATAB
d[127] => vregs.DATAB
d[127] => vregs.DATAB
d[127] => vregs.DATAB
d[127] => vregs.DATAB
d[127] => vregs.DATAB
d[127] => vregs.DATAB
addr_a[0] => Mux0.IN2
addr_a[0] => Mux1.IN2
addr_a[0] => Mux2.IN2
addr_a[0] => Mux3.IN2
addr_a[0] => Mux4.IN2
addr_a[0] => Mux5.IN2
addr_a[0] => Mux6.IN2
addr_a[0] => Mux7.IN2
addr_a[0] => Mux8.IN2
addr_a[0] => Mux9.IN2
addr_a[0] => Mux10.IN2
addr_a[0] => Mux11.IN2
addr_a[0] => Mux12.IN2
addr_a[0] => Mux13.IN2
addr_a[0] => Mux14.IN2
addr_a[0] => Mux15.IN2
addr_a[0] => Mux16.IN2
addr_a[0] => Mux17.IN2
addr_a[0] => Mux18.IN2
addr_a[0] => Mux19.IN2
addr_a[0] => Mux20.IN2
addr_a[0] => Mux21.IN2
addr_a[0] => Mux22.IN2
addr_a[0] => Mux23.IN2
addr_a[0] => Mux24.IN2
addr_a[0] => Mux25.IN2
addr_a[0] => Mux26.IN2
addr_a[0] => Mux27.IN2
addr_a[0] => Mux28.IN2
addr_a[0] => Mux29.IN2
addr_a[0] => Mux30.IN2
addr_a[0] => Mux31.IN2
addr_a[0] => Mux32.IN2
addr_a[0] => Mux33.IN2
addr_a[0] => Mux34.IN2
addr_a[0] => Mux35.IN2
addr_a[0] => Mux36.IN2
addr_a[0] => Mux37.IN2
addr_a[0] => Mux38.IN2
addr_a[0] => Mux39.IN2
addr_a[0] => Mux40.IN2
addr_a[0] => Mux41.IN2
addr_a[0] => Mux42.IN2
addr_a[0] => Mux43.IN2
addr_a[0] => Mux44.IN2
addr_a[0] => Mux45.IN2
addr_a[0] => Mux46.IN2
addr_a[0] => Mux47.IN2
addr_a[0] => Mux48.IN2
addr_a[0] => Mux49.IN2
addr_a[0] => Mux50.IN2
addr_a[0] => Mux51.IN2
addr_a[0] => Mux52.IN2
addr_a[0] => Mux53.IN2
addr_a[0] => Mux54.IN2
addr_a[0] => Mux55.IN2
addr_a[0] => Mux56.IN2
addr_a[0] => Mux57.IN2
addr_a[0] => Mux58.IN2
addr_a[0] => Mux59.IN2
addr_a[0] => Mux60.IN2
addr_a[0] => Mux61.IN2
addr_a[0] => Mux62.IN2
addr_a[0] => Mux63.IN2
addr_a[0] => Mux64.IN2
addr_a[0] => Mux65.IN2
addr_a[0] => Mux66.IN2
addr_a[0] => Mux67.IN2
addr_a[0] => Mux68.IN2
addr_a[0] => Mux69.IN2
addr_a[0] => Mux70.IN2
addr_a[0] => Mux71.IN2
addr_a[0] => Mux72.IN2
addr_a[0] => Mux73.IN2
addr_a[0] => Mux74.IN2
addr_a[0] => Mux75.IN2
addr_a[0] => Mux76.IN2
addr_a[0] => Mux77.IN2
addr_a[0] => Mux78.IN2
addr_a[0] => Mux79.IN2
addr_a[0] => Mux80.IN2
addr_a[0] => Mux81.IN2
addr_a[0] => Mux82.IN2
addr_a[0] => Mux83.IN2
addr_a[0] => Mux84.IN2
addr_a[0] => Mux85.IN2
addr_a[0] => Mux86.IN2
addr_a[0] => Mux87.IN2
addr_a[0] => Mux88.IN2
addr_a[0] => Mux89.IN2
addr_a[0] => Mux90.IN2
addr_a[0] => Mux91.IN2
addr_a[0] => Mux92.IN2
addr_a[0] => Mux93.IN2
addr_a[0] => Mux94.IN2
addr_a[0] => Mux95.IN2
addr_a[0] => Mux96.IN2
addr_a[0] => Mux97.IN2
addr_a[0] => Mux98.IN2
addr_a[0] => Mux99.IN2
addr_a[0] => Mux100.IN2
addr_a[0] => Mux101.IN2
addr_a[0] => Mux102.IN2
addr_a[0] => Mux103.IN2
addr_a[0] => Mux104.IN2
addr_a[0] => Mux105.IN2
addr_a[0] => Mux106.IN2
addr_a[0] => Mux107.IN2
addr_a[0] => Mux108.IN2
addr_a[0] => Mux109.IN2
addr_a[0] => Mux110.IN2
addr_a[0] => Mux111.IN2
addr_a[0] => Mux112.IN2
addr_a[0] => Mux113.IN2
addr_a[0] => Mux114.IN2
addr_a[0] => Mux115.IN2
addr_a[0] => Mux116.IN2
addr_a[0] => Mux117.IN2
addr_a[0] => Mux118.IN2
addr_a[0] => Mux119.IN2
addr_a[0] => Mux120.IN2
addr_a[0] => Mux121.IN2
addr_a[0] => Mux122.IN2
addr_a[0] => Mux123.IN2
addr_a[0] => Mux124.IN2
addr_a[0] => Mux125.IN2
addr_a[0] => Mux126.IN2
addr_a[0] => Mux127.IN2
addr_a[1] => Mux0.IN1
addr_a[1] => Mux1.IN1
addr_a[1] => Mux2.IN1
addr_a[1] => Mux3.IN1
addr_a[1] => Mux4.IN1
addr_a[1] => Mux5.IN1
addr_a[1] => Mux6.IN1
addr_a[1] => Mux7.IN1
addr_a[1] => Mux8.IN1
addr_a[1] => Mux9.IN1
addr_a[1] => Mux10.IN1
addr_a[1] => Mux11.IN1
addr_a[1] => Mux12.IN1
addr_a[1] => Mux13.IN1
addr_a[1] => Mux14.IN1
addr_a[1] => Mux15.IN1
addr_a[1] => Mux16.IN1
addr_a[1] => Mux17.IN1
addr_a[1] => Mux18.IN1
addr_a[1] => Mux19.IN1
addr_a[1] => Mux20.IN1
addr_a[1] => Mux21.IN1
addr_a[1] => Mux22.IN1
addr_a[1] => Mux23.IN1
addr_a[1] => Mux24.IN1
addr_a[1] => Mux25.IN1
addr_a[1] => Mux26.IN1
addr_a[1] => Mux27.IN1
addr_a[1] => Mux28.IN1
addr_a[1] => Mux29.IN1
addr_a[1] => Mux30.IN1
addr_a[1] => Mux31.IN1
addr_a[1] => Mux32.IN1
addr_a[1] => Mux33.IN1
addr_a[1] => Mux34.IN1
addr_a[1] => Mux35.IN1
addr_a[1] => Mux36.IN1
addr_a[1] => Mux37.IN1
addr_a[1] => Mux38.IN1
addr_a[1] => Mux39.IN1
addr_a[1] => Mux40.IN1
addr_a[1] => Mux41.IN1
addr_a[1] => Mux42.IN1
addr_a[1] => Mux43.IN1
addr_a[1] => Mux44.IN1
addr_a[1] => Mux45.IN1
addr_a[1] => Mux46.IN1
addr_a[1] => Mux47.IN1
addr_a[1] => Mux48.IN1
addr_a[1] => Mux49.IN1
addr_a[1] => Mux50.IN1
addr_a[1] => Mux51.IN1
addr_a[1] => Mux52.IN1
addr_a[1] => Mux53.IN1
addr_a[1] => Mux54.IN1
addr_a[1] => Mux55.IN1
addr_a[1] => Mux56.IN1
addr_a[1] => Mux57.IN1
addr_a[1] => Mux58.IN1
addr_a[1] => Mux59.IN1
addr_a[1] => Mux60.IN1
addr_a[1] => Mux61.IN1
addr_a[1] => Mux62.IN1
addr_a[1] => Mux63.IN1
addr_a[1] => Mux64.IN1
addr_a[1] => Mux65.IN1
addr_a[1] => Mux66.IN1
addr_a[1] => Mux67.IN1
addr_a[1] => Mux68.IN1
addr_a[1] => Mux69.IN1
addr_a[1] => Mux70.IN1
addr_a[1] => Mux71.IN1
addr_a[1] => Mux72.IN1
addr_a[1] => Mux73.IN1
addr_a[1] => Mux74.IN1
addr_a[1] => Mux75.IN1
addr_a[1] => Mux76.IN1
addr_a[1] => Mux77.IN1
addr_a[1] => Mux78.IN1
addr_a[1] => Mux79.IN1
addr_a[1] => Mux80.IN1
addr_a[1] => Mux81.IN1
addr_a[1] => Mux82.IN1
addr_a[1] => Mux83.IN1
addr_a[1] => Mux84.IN1
addr_a[1] => Mux85.IN1
addr_a[1] => Mux86.IN1
addr_a[1] => Mux87.IN1
addr_a[1] => Mux88.IN1
addr_a[1] => Mux89.IN1
addr_a[1] => Mux90.IN1
addr_a[1] => Mux91.IN1
addr_a[1] => Mux92.IN1
addr_a[1] => Mux93.IN1
addr_a[1] => Mux94.IN1
addr_a[1] => Mux95.IN1
addr_a[1] => Mux96.IN1
addr_a[1] => Mux97.IN1
addr_a[1] => Mux98.IN1
addr_a[1] => Mux99.IN1
addr_a[1] => Mux100.IN1
addr_a[1] => Mux101.IN1
addr_a[1] => Mux102.IN1
addr_a[1] => Mux103.IN1
addr_a[1] => Mux104.IN1
addr_a[1] => Mux105.IN1
addr_a[1] => Mux106.IN1
addr_a[1] => Mux107.IN1
addr_a[1] => Mux108.IN1
addr_a[1] => Mux109.IN1
addr_a[1] => Mux110.IN1
addr_a[1] => Mux111.IN1
addr_a[1] => Mux112.IN1
addr_a[1] => Mux113.IN1
addr_a[1] => Mux114.IN1
addr_a[1] => Mux115.IN1
addr_a[1] => Mux116.IN1
addr_a[1] => Mux117.IN1
addr_a[1] => Mux118.IN1
addr_a[1] => Mux119.IN1
addr_a[1] => Mux120.IN1
addr_a[1] => Mux121.IN1
addr_a[1] => Mux122.IN1
addr_a[1] => Mux123.IN1
addr_a[1] => Mux124.IN1
addr_a[1] => Mux125.IN1
addr_a[1] => Mux126.IN1
addr_a[1] => Mux127.IN1
addr_a[2] => Mux0.IN0
addr_a[2] => Mux1.IN0
addr_a[2] => Mux2.IN0
addr_a[2] => Mux3.IN0
addr_a[2] => Mux4.IN0
addr_a[2] => Mux5.IN0
addr_a[2] => Mux6.IN0
addr_a[2] => Mux7.IN0
addr_a[2] => Mux8.IN0
addr_a[2] => Mux9.IN0
addr_a[2] => Mux10.IN0
addr_a[2] => Mux11.IN0
addr_a[2] => Mux12.IN0
addr_a[2] => Mux13.IN0
addr_a[2] => Mux14.IN0
addr_a[2] => Mux15.IN0
addr_a[2] => Mux16.IN0
addr_a[2] => Mux17.IN0
addr_a[2] => Mux18.IN0
addr_a[2] => Mux19.IN0
addr_a[2] => Mux20.IN0
addr_a[2] => Mux21.IN0
addr_a[2] => Mux22.IN0
addr_a[2] => Mux23.IN0
addr_a[2] => Mux24.IN0
addr_a[2] => Mux25.IN0
addr_a[2] => Mux26.IN0
addr_a[2] => Mux27.IN0
addr_a[2] => Mux28.IN0
addr_a[2] => Mux29.IN0
addr_a[2] => Mux30.IN0
addr_a[2] => Mux31.IN0
addr_a[2] => Mux32.IN0
addr_a[2] => Mux33.IN0
addr_a[2] => Mux34.IN0
addr_a[2] => Mux35.IN0
addr_a[2] => Mux36.IN0
addr_a[2] => Mux37.IN0
addr_a[2] => Mux38.IN0
addr_a[2] => Mux39.IN0
addr_a[2] => Mux40.IN0
addr_a[2] => Mux41.IN0
addr_a[2] => Mux42.IN0
addr_a[2] => Mux43.IN0
addr_a[2] => Mux44.IN0
addr_a[2] => Mux45.IN0
addr_a[2] => Mux46.IN0
addr_a[2] => Mux47.IN0
addr_a[2] => Mux48.IN0
addr_a[2] => Mux49.IN0
addr_a[2] => Mux50.IN0
addr_a[2] => Mux51.IN0
addr_a[2] => Mux52.IN0
addr_a[2] => Mux53.IN0
addr_a[2] => Mux54.IN0
addr_a[2] => Mux55.IN0
addr_a[2] => Mux56.IN0
addr_a[2] => Mux57.IN0
addr_a[2] => Mux58.IN0
addr_a[2] => Mux59.IN0
addr_a[2] => Mux60.IN0
addr_a[2] => Mux61.IN0
addr_a[2] => Mux62.IN0
addr_a[2] => Mux63.IN0
addr_a[2] => Mux64.IN0
addr_a[2] => Mux65.IN0
addr_a[2] => Mux66.IN0
addr_a[2] => Mux67.IN0
addr_a[2] => Mux68.IN0
addr_a[2] => Mux69.IN0
addr_a[2] => Mux70.IN0
addr_a[2] => Mux71.IN0
addr_a[2] => Mux72.IN0
addr_a[2] => Mux73.IN0
addr_a[2] => Mux74.IN0
addr_a[2] => Mux75.IN0
addr_a[2] => Mux76.IN0
addr_a[2] => Mux77.IN0
addr_a[2] => Mux78.IN0
addr_a[2] => Mux79.IN0
addr_a[2] => Mux80.IN0
addr_a[2] => Mux81.IN0
addr_a[2] => Mux82.IN0
addr_a[2] => Mux83.IN0
addr_a[2] => Mux84.IN0
addr_a[2] => Mux85.IN0
addr_a[2] => Mux86.IN0
addr_a[2] => Mux87.IN0
addr_a[2] => Mux88.IN0
addr_a[2] => Mux89.IN0
addr_a[2] => Mux90.IN0
addr_a[2] => Mux91.IN0
addr_a[2] => Mux92.IN0
addr_a[2] => Mux93.IN0
addr_a[2] => Mux94.IN0
addr_a[2] => Mux95.IN0
addr_a[2] => Mux96.IN0
addr_a[2] => Mux97.IN0
addr_a[2] => Mux98.IN0
addr_a[2] => Mux99.IN0
addr_a[2] => Mux100.IN0
addr_a[2] => Mux101.IN0
addr_a[2] => Mux102.IN0
addr_a[2] => Mux103.IN0
addr_a[2] => Mux104.IN0
addr_a[2] => Mux105.IN0
addr_a[2] => Mux106.IN0
addr_a[2] => Mux107.IN0
addr_a[2] => Mux108.IN0
addr_a[2] => Mux109.IN0
addr_a[2] => Mux110.IN0
addr_a[2] => Mux111.IN0
addr_a[2] => Mux112.IN0
addr_a[2] => Mux113.IN0
addr_a[2] => Mux114.IN0
addr_a[2] => Mux115.IN0
addr_a[2] => Mux116.IN0
addr_a[2] => Mux117.IN0
addr_a[2] => Mux118.IN0
addr_a[2] => Mux119.IN0
addr_a[2] => Mux120.IN0
addr_a[2] => Mux121.IN0
addr_a[2] => Mux122.IN0
addr_a[2] => Mux123.IN0
addr_a[2] => Mux124.IN0
addr_a[2] => Mux125.IN0
addr_a[2] => Mux126.IN0
addr_a[2] => Mux127.IN0
addr_b[0] => Mux128.IN2
addr_b[0] => Mux129.IN2
addr_b[0] => Mux130.IN2
addr_b[0] => Mux131.IN2
addr_b[0] => Mux132.IN2
addr_b[0] => Mux133.IN2
addr_b[0] => Mux134.IN2
addr_b[0] => Mux135.IN2
addr_b[0] => Mux136.IN2
addr_b[0] => Mux137.IN2
addr_b[0] => Mux138.IN2
addr_b[0] => Mux139.IN2
addr_b[0] => Mux140.IN2
addr_b[0] => Mux141.IN2
addr_b[0] => Mux142.IN2
addr_b[0] => Mux143.IN2
addr_b[0] => Mux144.IN2
addr_b[0] => Mux145.IN2
addr_b[0] => Mux146.IN2
addr_b[0] => Mux147.IN2
addr_b[0] => Mux148.IN2
addr_b[0] => Mux149.IN2
addr_b[0] => Mux150.IN2
addr_b[0] => Mux151.IN2
addr_b[0] => Mux152.IN2
addr_b[0] => Mux153.IN2
addr_b[0] => Mux154.IN2
addr_b[0] => Mux155.IN2
addr_b[0] => Mux156.IN2
addr_b[0] => Mux157.IN2
addr_b[0] => Mux158.IN2
addr_b[0] => Mux159.IN2
addr_b[0] => Mux160.IN2
addr_b[0] => Mux161.IN2
addr_b[0] => Mux162.IN2
addr_b[0] => Mux163.IN2
addr_b[0] => Mux164.IN2
addr_b[0] => Mux165.IN2
addr_b[0] => Mux166.IN2
addr_b[0] => Mux167.IN2
addr_b[0] => Mux168.IN2
addr_b[0] => Mux169.IN2
addr_b[0] => Mux170.IN2
addr_b[0] => Mux171.IN2
addr_b[0] => Mux172.IN2
addr_b[0] => Mux173.IN2
addr_b[0] => Mux174.IN2
addr_b[0] => Mux175.IN2
addr_b[0] => Mux176.IN2
addr_b[0] => Mux177.IN2
addr_b[0] => Mux178.IN2
addr_b[0] => Mux179.IN2
addr_b[0] => Mux180.IN2
addr_b[0] => Mux181.IN2
addr_b[0] => Mux182.IN2
addr_b[0] => Mux183.IN2
addr_b[0] => Mux184.IN2
addr_b[0] => Mux185.IN2
addr_b[0] => Mux186.IN2
addr_b[0] => Mux187.IN2
addr_b[0] => Mux188.IN2
addr_b[0] => Mux189.IN2
addr_b[0] => Mux190.IN2
addr_b[0] => Mux191.IN2
addr_b[0] => Mux192.IN2
addr_b[0] => Mux193.IN2
addr_b[0] => Mux194.IN2
addr_b[0] => Mux195.IN2
addr_b[0] => Mux196.IN2
addr_b[0] => Mux197.IN2
addr_b[0] => Mux198.IN2
addr_b[0] => Mux199.IN2
addr_b[0] => Mux200.IN2
addr_b[0] => Mux201.IN2
addr_b[0] => Mux202.IN2
addr_b[0] => Mux203.IN2
addr_b[0] => Mux204.IN2
addr_b[0] => Mux205.IN2
addr_b[0] => Mux206.IN2
addr_b[0] => Mux207.IN2
addr_b[0] => Mux208.IN2
addr_b[0] => Mux209.IN2
addr_b[0] => Mux210.IN2
addr_b[0] => Mux211.IN2
addr_b[0] => Mux212.IN2
addr_b[0] => Mux213.IN2
addr_b[0] => Mux214.IN2
addr_b[0] => Mux215.IN2
addr_b[0] => Mux216.IN2
addr_b[0] => Mux217.IN2
addr_b[0] => Mux218.IN2
addr_b[0] => Mux219.IN2
addr_b[0] => Mux220.IN2
addr_b[0] => Mux221.IN2
addr_b[0] => Mux222.IN2
addr_b[0] => Mux223.IN2
addr_b[0] => Mux224.IN2
addr_b[0] => Mux225.IN2
addr_b[0] => Mux226.IN2
addr_b[0] => Mux227.IN2
addr_b[0] => Mux228.IN2
addr_b[0] => Mux229.IN2
addr_b[0] => Mux230.IN2
addr_b[0] => Mux231.IN2
addr_b[0] => Mux232.IN2
addr_b[0] => Mux233.IN2
addr_b[0] => Mux234.IN2
addr_b[0] => Mux235.IN2
addr_b[0] => Mux236.IN2
addr_b[0] => Mux237.IN2
addr_b[0] => Mux238.IN2
addr_b[0] => Mux239.IN2
addr_b[0] => Mux240.IN2
addr_b[0] => Mux241.IN2
addr_b[0] => Mux242.IN2
addr_b[0] => Mux243.IN2
addr_b[0] => Mux244.IN2
addr_b[0] => Mux245.IN2
addr_b[0] => Mux246.IN2
addr_b[0] => Mux247.IN2
addr_b[0] => Mux248.IN2
addr_b[0] => Mux249.IN2
addr_b[0] => Mux250.IN2
addr_b[0] => Mux251.IN2
addr_b[0] => Mux252.IN2
addr_b[0] => Mux253.IN2
addr_b[0] => Mux254.IN2
addr_b[0] => Mux255.IN2
addr_b[1] => Mux128.IN1
addr_b[1] => Mux129.IN1
addr_b[1] => Mux130.IN1
addr_b[1] => Mux131.IN1
addr_b[1] => Mux132.IN1
addr_b[1] => Mux133.IN1
addr_b[1] => Mux134.IN1
addr_b[1] => Mux135.IN1
addr_b[1] => Mux136.IN1
addr_b[1] => Mux137.IN1
addr_b[1] => Mux138.IN1
addr_b[1] => Mux139.IN1
addr_b[1] => Mux140.IN1
addr_b[1] => Mux141.IN1
addr_b[1] => Mux142.IN1
addr_b[1] => Mux143.IN1
addr_b[1] => Mux144.IN1
addr_b[1] => Mux145.IN1
addr_b[1] => Mux146.IN1
addr_b[1] => Mux147.IN1
addr_b[1] => Mux148.IN1
addr_b[1] => Mux149.IN1
addr_b[1] => Mux150.IN1
addr_b[1] => Mux151.IN1
addr_b[1] => Mux152.IN1
addr_b[1] => Mux153.IN1
addr_b[1] => Mux154.IN1
addr_b[1] => Mux155.IN1
addr_b[1] => Mux156.IN1
addr_b[1] => Mux157.IN1
addr_b[1] => Mux158.IN1
addr_b[1] => Mux159.IN1
addr_b[1] => Mux160.IN1
addr_b[1] => Mux161.IN1
addr_b[1] => Mux162.IN1
addr_b[1] => Mux163.IN1
addr_b[1] => Mux164.IN1
addr_b[1] => Mux165.IN1
addr_b[1] => Mux166.IN1
addr_b[1] => Mux167.IN1
addr_b[1] => Mux168.IN1
addr_b[1] => Mux169.IN1
addr_b[1] => Mux170.IN1
addr_b[1] => Mux171.IN1
addr_b[1] => Mux172.IN1
addr_b[1] => Mux173.IN1
addr_b[1] => Mux174.IN1
addr_b[1] => Mux175.IN1
addr_b[1] => Mux176.IN1
addr_b[1] => Mux177.IN1
addr_b[1] => Mux178.IN1
addr_b[1] => Mux179.IN1
addr_b[1] => Mux180.IN1
addr_b[1] => Mux181.IN1
addr_b[1] => Mux182.IN1
addr_b[1] => Mux183.IN1
addr_b[1] => Mux184.IN1
addr_b[1] => Mux185.IN1
addr_b[1] => Mux186.IN1
addr_b[1] => Mux187.IN1
addr_b[1] => Mux188.IN1
addr_b[1] => Mux189.IN1
addr_b[1] => Mux190.IN1
addr_b[1] => Mux191.IN1
addr_b[1] => Mux192.IN1
addr_b[1] => Mux193.IN1
addr_b[1] => Mux194.IN1
addr_b[1] => Mux195.IN1
addr_b[1] => Mux196.IN1
addr_b[1] => Mux197.IN1
addr_b[1] => Mux198.IN1
addr_b[1] => Mux199.IN1
addr_b[1] => Mux200.IN1
addr_b[1] => Mux201.IN1
addr_b[1] => Mux202.IN1
addr_b[1] => Mux203.IN1
addr_b[1] => Mux204.IN1
addr_b[1] => Mux205.IN1
addr_b[1] => Mux206.IN1
addr_b[1] => Mux207.IN1
addr_b[1] => Mux208.IN1
addr_b[1] => Mux209.IN1
addr_b[1] => Mux210.IN1
addr_b[1] => Mux211.IN1
addr_b[1] => Mux212.IN1
addr_b[1] => Mux213.IN1
addr_b[1] => Mux214.IN1
addr_b[1] => Mux215.IN1
addr_b[1] => Mux216.IN1
addr_b[1] => Mux217.IN1
addr_b[1] => Mux218.IN1
addr_b[1] => Mux219.IN1
addr_b[1] => Mux220.IN1
addr_b[1] => Mux221.IN1
addr_b[1] => Mux222.IN1
addr_b[1] => Mux223.IN1
addr_b[1] => Mux224.IN1
addr_b[1] => Mux225.IN1
addr_b[1] => Mux226.IN1
addr_b[1] => Mux227.IN1
addr_b[1] => Mux228.IN1
addr_b[1] => Mux229.IN1
addr_b[1] => Mux230.IN1
addr_b[1] => Mux231.IN1
addr_b[1] => Mux232.IN1
addr_b[1] => Mux233.IN1
addr_b[1] => Mux234.IN1
addr_b[1] => Mux235.IN1
addr_b[1] => Mux236.IN1
addr_b[1] => Mux237.IN1
addr_b[1] => Mux238.IN1
addr_b[1] => Mux239.IN1
addr_b[1] => Mux240.IN1
addr_b[1] => Mux241.IN1
addr_b[1] => Mux242.IN1
addr_b[1] => Mux243.IN1
addr_b[1] => Mux244.IN1
addr_b[1] => Mux245.IN1
addr_b[1] => Mux246.IN1
addr_b[1] => Mux247.IN1
addr_b[1] => Mux248.IN1
addr_b[1] => Mux249.IN1
addr_b[1] => Mux250.IN1
addr_b[1] => Mux251.IN1
addr_b[1] => Mux252.IN1
addr_b[1] => Mux253.IN1
addr_b[1] => Mux254.IN1
addr_b[1] => Mux255.IN1
addr_b[2] => Mux128.IN0
addr_b[2] => Mux129.IN0
addr_b[2] => Mux130.IN0
addr_b[2] => Mux131.IN0
addr_b[2] => Mux132.IN0
addr_b[2] => Mux133.IN0
addr_b[2] => Mux134.IN0
addr_b[2] => Mux135.IN0
addr_b[2] => Mux136.IN0
addr_b[2] => Mux137.IN0
addr_b[2] => Mux138.IN0
addr_b[2] => Mux139.IN0
addr_b[2] => Mux140.IN0
addr_b[2] => Mux141.IN0
addr_b[2] => Mux142.IN0
addr_b[2] => Mux143.IN0
addr_b[2] => Mux144.IN0
addr_b[2] => Mux145.IN0
addr_b[2] => Mux146.IN0
addr_b[2] => Mux147.IN0
addr_b[2] => Mux148.IN0
addr_b[2] => Mux149.IN0
addr_b[2] => Mux150.IN0
addr_b[2] => Mux151.IN0
addr_b[2] => Mux152.IN0
addr_b[2] => Mux153.IN0
addr_b[2] => Mux154.IN0
addr_b[2] => Mux155.IN0
addr_b[2] => Mux156.IN0
addr_b[2] => Mux157.IN0
addr_b[2] => Mux158.IN0
addr_b[2] => Mux159.IN0
addr_b[2] => Mux160.IN0
addr_b[2] => Mux161.IN0
addr_b[2] => Mux162.IN0
addr_b[2] => Mux163.IN0
addr_b[2] => Mux164.IN0
addr_b[2] => Mux165.IN0
addr_b[2] => Mux166.IN0
addr_b[2] => Mux167.IN0
addr_b[2] => Mux168.IN0
addr_b[2] => Mux169.IN0
addr_b[2] => Mux170.IN0
addr_b[2] => Mux171.IN0
addr_b[2] => Mux172.IN0
addr_b[2] => Mux173.IN0
addr_b[2] => Mux174.IN0
addr_b[2] => Mux175.IN0
addr_b[2] => Mux176.IN0
addr_b[2] => Mux177.IN0
addr_b[2] => Mux178.IN0
addr_b[2] => Mux179.IN0
addr_b[2] => Mux180.IN0
addr_b[2] => Mux181.IN0
addr_b[2] => Mux182.IN0
addr_b[2] => Mux183.IN0
addr_b[2] => Mux184.IN0
addr_b[2] => Mux185.IN0
addr_b[2] => Mux186.IN0
addr_b[2] => Mux187.IN0
addr_b[2] => Mux188.IN0
addr_b[2] => Mux189.IN0
addr_b[2] => Mux190.IN0
addr_b[2] => Mux191.IN0
addr_b[2] => Mux192.IN0
addr_b[2] => Mux193.IN0
addr_b[2] => Mux194.IN0
addr_b[2] => Mux195.IN0
addr_b[2] => Mux196.IN0
addr_b[2] => Mux197.IN0
addr_b[2] => Mux198.IN0
addr_b[2] => Mux199.IN0
addr_b[2] => Mux200.IN0
addr_b[2] => Mux201.IN0
addr_b[2] => Mux202.IN0
addr_b[2] => Mux203.IN0
addr_b[2] => Mux204.IN0
addr_b[2] => Mux205.IN0
addr_b[2] => Mux206.IN0
addr_b[2] => Mux207.IN0
addr_b[2] => Mux208.IN0
addr_b[2] => Mux209.IN0
addr_b[2] => Mux210.IN0
addr_b[2] => Mux211.IN0
addr_b[2] => Mux212.IN0
addr_b[2] => Mux213.IN0
addr_b[2] => Mux214.IN0
addr_b[2] => Mux215.IN0
addr_b[2] => Mux216.IN0
addr_b[2] => Mux217.IN0
addr_b[2] => Mux218.IN0
addr_b[2] => Mux219.IN0
addr_b[2] => Mux220.IN0
addr_b[2] => Mux221.IN0
addr_b[2] => Mux222.IN0
addr_b[2] => Mux223.IN0
addr_b[2] => Mux224.IN0
addr_b[2] => Mux225.IN0
addr_b[2] => Mux226.IN0
addr_b[2] => Mux227.IN0
addr_b[2] => Mux228.IN0
addr_b[2] => Mux229.IN0
addr_b[2] => Mux230.IN0
addr_b[2] => Mux231.IN0
addr_b[2] => Mux232.IN0
addr_b[2] => Mux233.IN0
addr_b[2] => Mux234.IN0
addr_b[2] => Mux235.IN0
addr_b[2] => Mux236.IN0
addr_b[2] => Mux237.IN0
addr_b[2] => Mux238.IN0
addr_b[2] => Mux239.IN0
addr_b[2] => Mux240.IN0
addr_b[2] => Mux241.IN0
addr_b[2] => Mux242.IN0
addr_b[2] => Mux243.IN0
addr_b[2] => Mux244.IN0
addr_b[2] => Mux245.IN0
addr_b[2] => Mux246.IN0
addr_b[2] => Mux247.IN0
addr_b[2] => Mux248.IN0
addr_b[2] => Mux249.IN0
addr_b[2] => Mux250.IN0
addr_b[2] => Mux251.IN0
addr_b[2] => Mux252.IN0
addr_b[2] => Mux253.IN0
addr_b[2] => Mux254.IN0
addr_b[2] => Mux255.IN0
addr_d[0] => Decoder0.IN2
addr_d[0] => Mux256.IN2
addr_d[0] => Mux257.IN2
addr_d[0] => Mux258.IN2
addr_d[0] => Mux259.IN2
addr_d[0] => Mux260.IN2
addr_d[0] => Mux261.IN2
addr_d[0] => Mux262.IN2
addr_d[0] => Mux263.IN2
addr_d[0] => Mux264.IN2
addr_d[0] => Mux265.IN2
addr_d[0] => Mux266.IN2
addr_d[0] => Mux267.IN2
addr_d[0] => Mux268.IN2
addr_d[0] => Mux269.IN2
addr_d[0] => Mux270.IN2
addr_d[0] => Mux271.IN2
addr_d[0] => Mux272.IN2
addr_d[0] => Mux273.IN2
addr_d[0] => Mux274.IN2
addr_d[0] => Mux275.IN2
addr_d[0] => Mux276.IN2
addr_d[0] => Mux277.IN2
addr_d[0] => Mux278.IN2
addr_d[0] => Mux279.IN2
addr_d[0] => Mux280.IN2
addr_d[0] => Mux281.IN2
addr_d[0] => Mux282.IN2
addr_d[0] => Mux283.IN2
addr_d[0] => Mux284.IN2
addr_d[0] => Mux285.IN2
addr_d[0] => Mux286.IN2
addr_d[0] => Mux287.IN2
addr_d[0] => Mux288.IN2
addr_d[0] => Mux289.IN2
addr_d[0] => Mux290.IN2
addr_d[0] => Mux291.IN2
addr_d[0] => Mux292.IN2
addr_d[0] => Mux293.IN2
addr_d[0] => Mux294.IN2
addr_d[0] => Mux295.IN2
addr_d[0] => Mux296.IN2
addr_d[0] => Mux297.IN2
addr_d[0] => Mux298.IN2
addr_d[0] => Mux299.IN2
addr_d[0] => Mux300.IN2
addr_d[0] => Mux301.IN2
addr_d[0] => Mux302.IN2
addr_d[0] => Mux303.IN2
addr_d[0] => Mux304.IN2
addr_d[0] => Mux305.IN2
addr_d[0] => Mux306.IN2
addr_d[0] => Mux307.IN2
addr_d[0] => Mux308.IN2
addr_d[0] => Mux309.IN2
addr_d[0] => Mux310.IN2
addr_d[0] => Mux311.IN2
addr_d[0] => Mux312.IN2
addr_d[0] => Mux313.IN2
addr_d[0] => Mux314.IN2
addr_d[0] => Mux315.IN2
addr_d[0] => Mux316.IN2
addr_d[0] => Mux317.IN2
addr_d[0] => Mux318.IN2
addr_d[0] => Mux319.IN2
addr_d[0] => Mux320.IN2
addr_d[0] => Mux321.IN2
addr_d[0] => Mux322.IN2
addr_d[0] => Mux323.IN2
addr_d[0] => Mux324.IN2
addr_d[0] => Mux325.IN2
addr_d[0] => Mux326.IN2
addr_d[0] => Mux327.IN2
addr_d[0] => Mux328.IN2
addr_d[0] => Mux329.IN2
addr_d[0] => Mux330.IN2
addr_d[0] => Mux331.IN2
addr_d[0] => Mux332.IN2
addr_d[0] => Mux333.IN2
addr_d[0] => Mux334.IN2
addr_d[0] => Mux335.IN2
addr_d[0] => Mux336.IN2
addr_d[0] => Mux337.IN2
addr_d[0] => Mux338.IN2
addr_d[0] => Mux339.IN2
addr_d[0] => Mux340.IN2
addr_d[0] => Mux341.IN2
addr_d[0] => Mux342.IN2
addr_d[0] => Mux343.IN2
addr_d[0] => Mux344.IN2
addr_d[0] => Mux345.IN2
addr_d[0] => Mux346.IN2
addr_d[0] => Mux347.IN2
addr_d[0] => Mux348.IN2
addr_d[0] => Mux349.IN2
addr_d[0] => Mux350.IN2
addr_d[0] => Mux351.IN2
addr_d[0] => Mux352.IN2
addr_d[0] => Mux353.IN2
addr_d[0] => Mux354.IN2
addr_d[0] => Mux355.IN2
addr_d[0] => Mux356.IN2
addr_d[0] => Mux357.IN2
addr_d[0] => Mux358.IN2
addr_d[0] => Mux359.IN2
addr_d[0] => Mux360.IN2
addr_d[0] => Mux361.IN2
addr_d[0] => Mux362.IN2
addr_d[0] => Mux363.IN2
addr_d[0] => Mux364.IN2
addr_d[0] => Mux365.IN2
addr_d[0] => Mux366.IN2
addr_d[0] => Mux367.IN2
addr_d[0] => Mux368.IN2
addr_d[0] => Mux369.IN2
addr_d[0] => Mux370.IN2
addr_d[0] => Mux371.IN2
addr_d[0] => Mux372.IN2
addr_d[0] => Mux373.IN2
addr_d[0] => Mux374.IN2
addr_d[0] => Mux375.IN2
addr_d[0] => Mux376.IN2
addr_d[0] => Mux377.IN2
addr_d[0] => Mux378.IN2
addr_d[0] => Mux379.IN2
addr_d[0] => Mux380.IN2
addr_d[0] => Mux381.IN2
addr_d[0] => Mux382.IN2
addr_d[0] => Mux383.IN2
addr_d[1] => Decoder0.IN1
addr_d[1] => Mux256.IN1
addr_d[1] => Mux257.IN1
addr_d[1] => Mux258.IN1
addr_d[1] => Mux259.IN1
addr_d[1] => Mux260.IN1
addr_d[1] => Mux261.IN1
addr_d[1] => Mux262.IN1
addr_d[1] => Mux263.IN1
addr_d[1] => Mux264.IN1
addr_d[1] => Mux265.IN1
addr_d[1] => Mux266.IN1
addr_d[1] => Mux267.IN1
addr_d[1] => Mux268.IN1
addr_d[1] => Mux269.IN1
addr_d[1] => Mux270.IN1
addr_d[1] => Mux271.IN1
addr_d[1] => Mux272.IN1
addr_d[1] => Mux273.IN1
addr_d[1] => Mux274.IN1
addr_d[1] => Mux275.IN1
addr_d[1] => Mux276.IN1
addr_d[1] => Mux277.IN1
addr_d[1] => Mux278.IN1
addr_d[1] => Mux279.IN1
addr_d[1] => Mux280.IN1
addr_d[1] => Mux281.IN1
addr_d[1] => Mux282.IN1
addr_d[1] => Mux283.IN1
addr_d[1] => Mux284.IN1
addr_d[1] => Mux285.IN1
addr_d[1] => Mux286.IN1
addr_d[1] => Mux287.IN1
addr_d[1] => Mux288.IN1
addr_d[1] => Mux289.IN1
addr_d[1] => Mux290.IN1
addr_d[1] => Mux291.IN1
addr_d[1] => Mux292.IN1
addr_d[1] => Mux293.IN1
addr_d[1] => Mux294.IN1
addr_d[1] => Mux295.IN1
addr_d[1] => Mux296.IN1
addr_d[1] => Mux297.IN1
addr_d[1] => Mux298.IN1
addr_d[1] => Mux299.IN1
addr_d[1] => Mux300.IN1
addr_d[1] => Mux301.IN1
addr_d[1] => Mux302.IN1
addr_d[1] => Mux303.IN1
addr_d[1] => Mux304.IN1
addr_d[1] => Mux305.IN1
addr_d[1] => Mux306.IN1
addr_d[1] => Mux307.IN1
addr_d[1] => Mux308.IN1
addr_d[1] => Mux309.IN1
addr_d[1] => Mux310.IN1
addr_d[1] => Mux311.IN1
addr_d[1] => Mux312.IN1
addr_d[1] => Mux313.IN1
addr_d[1] => Mux314.IN1
addr_d[1] => Mux315.IN1
addr_d[1] => Mux316.IN1
addr_d[1] => Mux317.IN1
addr_d[1] => Mux318.IN1
addr_d[1] => Mux319.IN1
addr_d[1] => Mux320.IN1
addr_d[1] => Mux321.IN1
addr_d[1] => Mux322.IN1
addr_d[1] => Mux323.IN1
addr_d[1] => Mux324.IN1
addr_d[1] => Mux325.IN1
addr_d[1] => Mux326.IN1
addr_d[1] => Mux327.IN1
addr_d[1] => Mux328.IN1
addr_d[1] => Mux329.IN1
addr_d[1] => Mux330.IN1
addr_d[1] => Mux331.IN1
addr_d[1] => Mux332.IN1
addr_d[1] => Mux333.IN1
addr_d[1] => Mux334.IN1
addr_d[1] => Mux335.IN1
addr_d[1] => Mux336.IN1
addr_d[1] => Mux337.IN1
addr_d[1] => Mux338.IN1
addr_d[1] => Mux339.IN1
addr_d[1] => Mux340.IN1
addr_d[1] => Mux341.IN1
addr_d[1] => Mux342.IN1
addr_d[1] => Mux343.IN1
addr_d[1] => Mux344.IN1
addr_d[1] => Mux345.IN1
addr_d[1] => Mux346.IN1
addr_d[1] => Mux347.IN1
addr_d[1] => Mux348.IN1
addr_d[1] => Mux349.IN1
addr_d[1] => Mux350.IN1
addr_d[1] => Mux351.IN1
addr_d[1] => Mux352.IN1
addr_d[1] => Mux353.IN1
addr_d[1] => Mux354.IN1
addr_d[1] => Mux355.IN1
addr_d[1] => Mux356.IN1
addr_d[1] => Mux357.IN1
addr_d[1] => Mux358.IN1
addr_d[1] => Mux359.IN1
addr_d[1] => Mux360.IN1
addr_d[1] => Mux361.IN1
addr_d[1] => Mux362.IN1
addr_d[1] => Mux363.IN1
addr_d[1] => Mux364.IN1
addr_d[1] => Mux365.IN1
addr_d[1] => Mux366.IN1
addr_d[1] => Mux367.IN1
addr_d[1] => Mux368.IN1
addr_d[1] => Mux369.IN1
addr_d[1] => Mux370.IN1
addr_d[1] => Mux371.IN1
addr_d[1] => Mux372.IN1
addr_d[1] => Mux373.IN1
addr_d[1] => Mux374.IN1
addr_d[1] => Mux375.IN1
addr_d[1] => Mux376.IN1
addr_d[1] => Mux377.IN1
addr_d[1] => Mux378.IN1
addr_d[1] => Mux379.IN1
addr_d[1] => Mux380.IN1
addr_d[1] => Mux381.IN1
addr_d[1] => Mux382.IN1
addr_d[1] => Mux383.IN1
addr_d[2] => Decoder0.IN0
addr_d[2] => Mux256.IN0
addr_d[2] => Mux257.IN0
addr_d[2] => Mux258.IN0
addr_d[2] => Mux259.IN0
addr_d[2] => Mux260.IN0
addr_d[2] => Mux261.IN0
addr_d[2] => Mux262.IN0
addr_d[2] => Mux263.IN0
addr_d[2] => Mux264.IN0
addr_d[2] => Mux265.IN0
addr_d[2] => Mux266.IN0
addr_d[2] => Mux267.IN0
addr_d[2] => Mux268.IN0
addr_d[2] => Mux269.IN0
addr_d[2] => Mux270.IN0
addr_d[2] => Mux271.IN0
addr_d[2] => Mux272.IN0
addr_d[2] => Mux273.IN0
addr_d[2] => Mux274.IN0
addr_d[2] => Mux275.IN0
addr_d[2] => Mux276.IN0
addr_d[2] => Mux277.IN0
addr_d[2] => Mux278.IN0
addr_d[2] => Mux279.IN0
addr_d[2] => Mux280.IN0
addr_d[2] => Mux281.IN0
addr_d[2] => Mux282.IN0
addr_d[2] => Mux283.IN0
addr_d[2] => Mux284.IN0
addr_d[2] => Mux285.IN0
addr_d[2] => Mux286.IN0
addr_d[2] => Mux287.IN0
addr_d[2] => Mux288.IN0
addr_d[2] => Mux289.IN0
addr_d[2] => Mux290.IN0
addr_d[2] => Mux291.IN0
addr_d[2] => Mux292.IN0
addr_d[2] => Mux293.IN0
addr_d[2] => Mux294.IN0
addr_d[2] => Mux295.IN0
addr_d[2] => Mux296.IN0
addr_d[2] => Mux297.IN0
addr_d[2] => Mux298.IN0
addr_d[2] => Mux299.IN0
addr_d[2] => Mux300.IN0
addr_d[2] => Mux301.IN0
addr_d[2] => Mux302.IN0
addr_d[2] => Mux303.IN0
addr_d[2] => Mux304.IN0
addr_d[2] => Mux305.IN0
addr_d[2] => Mux306.IN0
addr_d[2] => Mux307.IN0
addr_d[2] => Mux308.IN0
addr_d[2] => Mux309.IN0
addr_d[2] => Mux310.IN0
addr_d[2] => Mux311.IN0
addr_d[2] => Mux312.IN0
addr_d[2] => Mux313.IN0
addr_d[2] => Mux314.IN0
addr_d[2] => Mux315.IN0
addr_d[2] => Mux316.IN0
addr_d[2] => Mux317.IN0
addr_d[2] => Mux318.IN0
addr_d[2] => Mux319.IN0
addr_d[2] => Mux320.IN0
addr_d[2] => Mux321.IN0
addr_d[2] => Mux322.IN0
addr_d[2] => Mux323.IN0
addr_d[2] => Mux324.IN0
addr_d[2] => Mux325.IN0
addr_d[2] => Mux326.IN0
addr_d[2] => Mux327.IN0
addr_d[2] => Mux328.IN0
addr_d[2] => Mux329.IN0
addr_d[2] => Mux330.IN0
addr_d[2] => Mux331.IN0
addr_d[2] => Mux332.IN0
addr_d[2] => Mux333.IN0
addr_d[2] => Mux334.IN0
addr_d[2] => Mux335.IN0
addr_d[2] => Mux336.IN0
addr_d[2] => Mux337.IN0
addr_d[2] => Mux338.IN0
addr_d[2] => Mux339.IN0
addr_d[2] => Mux340.IN0
addr_d[2] => Mux341.IN0
addr_d[2] => Mux342.IN0
addr_d[2] => Mux343.IN0
addr_d[2] => Mux344.IN0
addr_d[2] => Mux345.IN0
addr_d[2] => Mux346.IN0
addr_d[2] => Mux347.IN0
addr_d[2] => Mux348.IN0
addr_d[2] => Mux349.IN0
addr_d[2] => Mux350.IN0
addr_d[2] => Mux351.IN0
addr_d[2] => Mux352.IN0
addr_d[2] => Mux353.IN0
addr_d[2] => Mux354.IN0
addr_d[2] => Mux355.IN0
addr_d[2] => Mux356.IN0
addr_d[2] => Mux357.IN0
addr_d[2] => Mux358.IN0
addr_d[2] => Mux359.IN0
addr_d[2] => Mux360.IN0
addr_d[2] => Mux361.IN0
addr_d[2] => Mux362.IN0
addr_d[2] => Mux363.IN0
addr_d[2] => Mux364.IN0
addr_d[2] => Mux365.IN0
addr_d[2] => Mux366.IN0
addr_d[2] => Mux367.IN0
addr_d[2] => Mux368.IN0
addr_d[2] => Mux369.IN0
addr_d[2] => Mux370.IN0
addr_d[2] => Mux371.IN0
addr_d[2] => Mux372.IN0
addr_d[2] => Mux373.IN0
addr_d[2] => Mux374.IN0
addr_d[2] => Mux375.IN0
addr_d[2] => Mux376.IN0
addr_d[2] => Mux377.IN0
addr_d[2] => Mux378.IN0
addr_d[2] => Mux379.IN0
addr_d[2] => Mux380.IN0
addr_d[2] => Mux381.IN0
addr_d[2] => Mux382.IN0
addr_d[2] => Mux383.IN0
a[0] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
a[32] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
a[33] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
a[34] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
a[35] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
a[36] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
a[37] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
a[38] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
a[39] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
a[40] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
a[41] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
a[42] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
a[43] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
a[44] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
a[45] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
a[46] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
a[47] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
a[48] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
a[49] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
a[50] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
a[51] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
a[52] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
a[53] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
a[54] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
a[55] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
a[56] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
a[57] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
a[58] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
a[59] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
a[60] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
a[61] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
a[62] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
a[63] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
a[64] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
a[65] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
a[66] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
a[67] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
a[68] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
a[69] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
a[70] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
a[71] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
a[72] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
a[73] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
a[74] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
a[75] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
a[76] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
a[77] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
a[78] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
a[79] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
a[80] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
a[81] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
a[82] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
a[83] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
a[84] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
a[85] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
a[86] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
a[87] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
a[88] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
a[89] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
a[90] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
a[91] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
a[92] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
a[93] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
a[94] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
a[95] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
a[96] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
a[97] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
a[98] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
a[99] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
a[100] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
a[101] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
a[102] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
a[103] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
a[104] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
a[105] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
a[106] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
a[107] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
a[108] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
a[109] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
a[110] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
a[111] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
a[112] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
a[113] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
a[114] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
a[115] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
a[116] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
a[117] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
a[118] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
a[119] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
a[120] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
a[121] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
a[122] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
a[123] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
a[124] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
a[125] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
a[126] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
a[127] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= Mux255.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= Mux254.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= Mux253.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= Mux250.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= Mux249.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= Mux248.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= Mux247.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= Mux246.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= Mux245.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= Mux244.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= Mux243.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= Mux242.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= Mux241.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= Mux240.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= Mux239.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= Mux238.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= Mux237.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= Mux236.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
b[32] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
b[33] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
b[34] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
b[35] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
b[36] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
b[37] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
b[38] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
b[39] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
b[40] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
b[41] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
b[42] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
b[43] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
b[44] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
b[45] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
b[46] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
b[47] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
b[48] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
b[49] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
b[50] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
b[51] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
b[52] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
b[53] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
b[54] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
b[55] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
b[56] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
b[57] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
b[58] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
b[59] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
b[60] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
b[61] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
b[62] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
b[63] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
b[64] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
b[65] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
b[66] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
b[67] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
b[68] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
b[69] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
b[70] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
b[71] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
b[72] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
b[73] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
b[74] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
b[75] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
b[76] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
b[77] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
b[78] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
b[79] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
b[80] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
b[81] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
b[82] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
b[83] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
b[84] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
b[85] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
b[86] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
b[87] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
b[88] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
b[89] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
b[90] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
b[91] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
b[92] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
b[93] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
b[94] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
b[95] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
b[96] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
b[97] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
b[98] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
b[99] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
b[100] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
b[101] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
b[102] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
b[103] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
b[104] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
b[105] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
b[106] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
b[107] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
b[108] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
b[109] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
b[110] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
b[111] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
b[112] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
b[113] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
b[114] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
b[115] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
b[116] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
b[117] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
b[118] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
b[119] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
b[120] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
b[121] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
b[122] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
b[123] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
b[124] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
b[125] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
b[126] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
b[127] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
old_d[0] <= Mux383.DB_MAX_OUTPUT_PORT_TYPE
old_d[1] <= Mux382.DB_MAX_OUTPUT_PORT_TYPE
old_d[2] <= Mux381.DB_MAX_OUTPUT_PORT_TYPE
old_d[3] <= Mux380.DB_MAX_OUTPUT_PORT_TYPE
old_d[4] <= Mux379.DB_MAX_OUTPUT_PORT_TYPE
old_d[5] <= Mux378.DB_MAX_OUTPUT_PORT_TYPE
old_d[6] <= Mux377.DB_MAX_OUTPUT_PORT_TYPE
old_d[7] <= Mux376.DB_MAX_OUTPUT_PORT_TYPE
old_d[8] <= Mux375.DB_MAX_OUTPUT_PORT_TYPE
old_d[9] <= Mux374.DB_MAX_OUTPUT_PORT_TYPE
old_d[10] <= Mux373.DB_MAX_OUTPUT_PORT_TYPE
old_d[11] <= Mux372.DB_MAX_OUTPUT_PORT_TYPE
old_d[12] <= Mux371.DB_MAX_OUTPUT_PORT_TYPE
old_d[13] <= Mux370.DB_MAX_OUTPUT_PORT_TYPE
old_d[14] <= Mux369.DB_MAX_OUTPUT_PORT_TYPE
old_d[15] <= Mux368.DB_MAX_OUTPUT_PORT_TYPE
old_d[16] <= Mux367.DB_MAX_OUTPUT_PORT_TYPE
old_d[17] <= Mux366.DB_MAX_OUTPUT_PORT_TYPE
old_d[18] <= Mux365.DB_MAX_OUTPUT_PORT_TYPE
old_d[19] <= Mux364.DB_MAX_OUTPUT_PORT_TYPE
old_d[20] <= Mux363.DB_MAX_OUTPUT_PORT_TYPE
old_d[21] <= Mux362.DB_MAX_OUTPUT_PORT_TYPE
old_d[22] <= Mux361.DB_MAX_OUTPUT_PORT_TYPE
old_d[23] <= Mux360.DB_MAX_OUTPUT_PORT_TYPE
old_d[24] <= Mux359.DB_MAX_OUTPUT_PORT_TYPE
old_d[25] <= Mux358.DB_MAX_OUTPUT_PORT_TYPE
old_d[26] <= Mux357.DB_MAX_OUTPUT_PORT_TYPE
old_d[27] <= Mux356.DB_MAX_OUTPUT_PORT_TYPE
old_d[28] <= Mux355.DB_MAX_OUTPUT_PORT_TYPE
old_d[29] <= Mux354.DB_MAX_OUTPUT_PORT_TYPE
old_d[30] <= Mux353.DB_MAX_OUTPUT_PORT_TYPE
old_d[31] <= Mux352.DB_MAX_OUTPUT_PORT_TYPE
old_d[32] <= Mux351.DB_MAX_OUTPUT_PORT_TYPE
old_d[33] <= Mux350.DB_MAX_OUTPUT_PORT_TYPE
old_d[34] <= Mux349.DB_MAX_OUTPUT_PORT_TYPE
old_d[35] <= Mux348.DB_MAX_OUTPUT_PORT_TYPE
old_d[36] <= Mux347.DB_MAX_OUTPUT_PORT_TYPE
old_d[37] <= Mux346.DB_MAX_OUTPUT_PORT_TYPE
old_d[38] <= Mux345.DB_MAX_OUTPUT_PORT_TYPE
old_d[39] <= Mux344.DB_MAX_OUTPUT_PORT_TYPE
old_d[40] <= Mux343.DB_MAX_OUTPUT_PORT_TYPE
old_d[41] <= Mux342.DB_MAX_OUTPUT_PORT_TYPE
old_d[42] <= Mux341.DB_MAX_OUTPUT_PORT_TYPE
old_d[43] <= Mux340.DB_MAX_OUTPUT_PORT_TYPE
old_d[44] <= Mux339.DB_MAX_OUTPUT_PORT_TYPE
old_d[45] <= Mux338.DB_MAX_OUTPUT_PORT_TYPE
old_d[46] <= Mux337.DB_MAX_OUTPUT_PORT_TYPE
old_d[47] <= Mux336.DB_MAX_OUTPUT_PORT_TYPE
old_d[48] <= Mux335.DB_MAX_OUTPUT_PORT_TYPE
old_d[49] <= Mux334.DB_MAX_OUTPUT_PORT_TYPE
old_d[50] <= Mux333.DB_MAX_OUTPUT_PORT_TYPE
old_d[51] <= Mux332.DB_MAX_OUTPUT_PORT_TYPE
old_d[52] <= Mux331.DB_MAX_OUTPUT_PORT_TYPE
old_d[53] <= Mux330.DB_MAX_OUTPUT_PORT_TYPE
old_d[54] <= Mux329.DB_MAX_OUTPUT_PORT_TYPE
old_d[55] <= Mux328.DB_MAX_OUTPUT_PORT_TYPE
old_d[56] <= Mux327.DB_MAX_OUTPUT_PORT_TYPE
old_d[57] <= Mux326.DB_MAX_OUTPUT_PORT_TYPE
old_d[58] <= Mux325.DB_MAX_OUTPUT_PORT_TYPE
old_d[59] <= Mux324.DB_MAX_OUTPUT_PORT_TYPE
old_d[60] <= Mux323.DB_MAX_OUTPUT_PORT_TYPE
old_d[61] <= Mux322.DB_MAX_OUTPUT_PORT_TYPE
old_d[62] <= Mux321.DB_MAX_OUTPUT_PORT_TYPE
old_d[63] <= Mux320.DB_MAX_OUTPUT_PORT_TYPE
old_d[64] <= Mux319.DB_MAX_OUTPUT_PORT_TYPE
old_d[65] <= Mux318.DB_MAX_OUTPUT_PORT_TYPE
old_d[66] <= Mux317.DB_MAX_OUTPUT_PORT_TYPE
old_d[67] <= Mux316.DB_MAX_OUTPUT_PORT_TYPE
old_d[68] <= Mux315.DB_MAX_OUTPUT_PORT_TYPE
old_d[69] <= Mux314.DB_MAX_OUTPUT_PORT_TYPE
old_d[70] <= Mux313.DB_MAX_OUTPUT_PORT_TYPE
old_d[71] <= Mux312.DB_MAX_OUTPUT_PORT_TYPE
old_d[72] <= Mux311.DB_MAX_OUTPUT_PORT_TYPE
old_d[73] <= Mux310.DB_MAX_OUTPUT_PORT_TYPE
old_d[74] <= Mux309.DB_MAX_OUTPUT_PORT_TYPE
old_d[75] <= Mux308.DB_MAX_OUTPUT_PORT_TYPE
old_d[76] <= Mux307.DB_MAX_OUTPUT_PORT_TYPE
old_d[77] <= Mux306.DB_MAX_OUTPUT_PORT_TYPE
old_d[78] <= Mux305.DB_MAX_OUTPUT_PORT_TYPE
old_d[79] <= Mux304.DB_MAX_OUTPUT_PORT_TYPE
old_d[80] <= Mux303.DB_MAX_OUTPUT_PORT_TYPE
old_d[81] <= Mux302.DB_MAX_OUTPUT_PORT_TYPE
old_d[82] <= Mux301.DB_MAX_OUTPUT_PORT_TYPE
old_d[83] <= Mux300.DB_MAX_OUTPUT_PORT_TYPE
old_d[84] <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
old_d[85] <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
old_d[86] <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
old_d[87] <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
old_d[88] <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
old_d[89] <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
old_d[90] <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
old_d[91] <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
old_d[92] <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
old_d[93] <= Mux290.DB_MAX_OUTPUT_PORT_TYPE
old_d[94] <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
old_d[95] <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
old_d[96] <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
old_d[97] <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
old_d[98] <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
old_d[99] <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
old_d[100] <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
old_d[101] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
old_d[102] <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
old_d[103] <= Mux280.DB_MAX_OUTPUT_PORT_TYPE
old_d[104] <= Mux279.DB_MAX_OUTPUT_PORT_TYPE
old_d[105] <= Mux278.DB_MAX_OUTPUT_PORT_TYPE
old_d[106] <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
old_d[107] <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
old_d[108] <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
old_d[109] <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
old_d[110] <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
old_d[111] <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
old_d[112] <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
old_d[113] <= Mux270.DB_MAX_OUTPUT_PORT_TYPE
old_d[114] <= Mux269.DB_MAX_OUTPUT_PORT_TYPE
old_d[115] <= Mux268.DB_MAX_OUTPUT_PORT_TYPE
old_d[116] <= Mux267.DB_MAX_OUTPUT_PORT_TYPE
old_d[117] <= Mux266.DB_MAX_OUTPUT_PORT_TYPE
old_d[118] <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
old_d[119] <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
old_d[120] <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
old_d[121] <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
old_d[122] <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
old_d[123] <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
old_d[124] <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
old_d[125] <= Mux258.DB_MAX_OUTPUT_PORT_TYPE
old_d[126] <= Mux257.DB_MAX_OUTPUT_PORT_TYPE
old_d[127] <= Mux256.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|datapath:e0|alu:alu0
x[0] => w.DATAA
x[0] => w.IN0
x[0] => w.IN0
x[0] => w.IN0
x[0] => w.DATAB
x[0] => addsub:addsub_inst.x[0]
x[0] => cmp:cmp_inst.x[0]
x[0] => div:div_inst.x[0]
x[0] => mul:mul_inst.x[0]
x[0] => shift:shift_inst.x[0]
x[0] => w.DATAB
x[1] => w.DATAA
x[1] => w.IN0
x[1] => w.IN0
x[1] => w.IN0
x[1] => w.DATAB
x[1] => addsub:addsub_inst.x[1]
x[1] => cmp:cmp_inst.x[1]
x[1] => div:div_inst.x[1]
x[1] => mul:mul_inst.x[1]
x[1] => shift:shift_inst.x[1]
x[1] => w.DATAB
x[2] => w.DATAA
x[2] => w.IN0
x[2] => w.IN0
x[2] => w.IN0
x[2] => w.DATAB
x[2] => addsub:addsub_inst.x[2]
x[2] => cmp:cmp_inst.x[2]
x[2] => div:div_inst.x[2]
x[2] => mul:mul_inst.x[2]
x[2] => shift:shift_inst.x[2]
x[2] => w.DATAB
x[3] => w.DATAA
x[3] => w.IN0
x[3] => w.IN0
x[3] => w.IN0
x[3] => w.DATAB
x[3] => addsub:addsub_inst.x[3]
x[3] => cmp:cmp_inst.x[3]
x[3] => div:div_inst.x[3]
x[3] => mul:mul_inst.x[3]
x[3] => shift:shift_inst.x[3]
x[3] => w.DATAB
x[4] => w.DATAA
x[4] => w.IN0
x[4] => w.IN0
x[4] => w.IN0
x[4] => w.DATAB
x[4] => addsub:addsub_inst.x[4]
x[4] => cmp:cmp_inst.x[4]
x[4] => div:div_inst.x[4]
x[4] => mul:mul_inst.x[4]
x[4] => shift:shift_inst.x[4]
x[4] => w.DATAB
x[5] => w.DATAA
x[5] => w.IN0
x[5] => w.IN0
x[5] => w.IN0
x[5] => w.DATAB
x[5] => addsub:addsub_inst.x[5]
x[5] => cmp:cmp_inst.x[5]
x[5] => div:div_inst.x[5]
x[5] => mul:mul_inst.x[5]
x[5] => shift:shift_inst.x[5]
x[5] => w.DATAB
x[6] => w.DATAA
x[6] => w.IN0
x[6] => w.IN0
x[6] => w.IN0
x[6] => w.DATAB
x[6] => addsub:addsub_inst.x[6]
x[6] => cmp:cmp_inst.x[6]
x[6] => div:div_inst.x[6]
x[6] => mul:mul_inst.x[6]
x[6] => shift:shift_inst.x[6]
x[6] => w.DATAB
x[7] => w.DATAA
x[7] => w.IN0
x[7] => w.IN0
x[7] => w.IN0
x[7] => w.DATAB
x[7] => addsub:addsub_inst.x[7]
x[7] => cmp:cmp_inst.x[7]
x[7] => div:div_inst.x[7]
x[7] => mul:mul_inst.x[7]
x[7] => shift:shift_inst.x[7]
x[7] => w.DATAB
x[8] => w.DATAA
x[8] => w.IN0
x[8] => w.IN0
x[8] => w.IN0
x[8] => addsub:addsub_inst.x[8]
x[8] => cmp:cmp_inst.x[8]
x[8] => div:div_inst.x[8]
x[8] => mul:mul_inst.x[8]
x[8] => shift:shift_inst.x[8]
x[8] => w.DATAB
x[9] => w.DATAA
x[9] => w.IN0
x[9] => w.IN0
x[9] => w.IN0
x[9] => addsub:addsub_inst.x[9]
x[9] => cmp:cmp_inst.x[9]
x[9] => div:div_inst.x[9]
x[9] => mul:mul_inst.x[9]
x[9] => shift:shift_inst.x[9]
x[9] => w.DATAB
x[10] => w.DATAA
x[10] => w.IN0
x[10] => w.IN0
x[10] => w.IN0
x[10] => addsub:addsub_inst.x[10]
x[10] => cmp:cmp_inst.x[10]
x[10] => div:div_inst.x[10]
x[10] => mul:mul_inst.x[10]
x[10] => shift:shift_inst.x[10]
x[10] => w.DATAB
x[11] => w.DATAA
x[11] => w.IN0
x[11] => w.IN0
x[11] => w.IN0
x[11] => addsub:addsub_inst.x[11]
x[11] => cmp:cmp_inst.x[11]
x[11] => div:div_inst.x[11]
x[11] => mul:mul_inst.x[11]
x[11] => shift:shift_inst.x[11]
x[11] => w.DATAB
x[12] => w.DATAA
x[12] => w.IN0
x[12] => w.IN0
x[12] => w.IN0
x[12] => addsub:addsub_inst.x[12]
x[12] => cmp:cmp_inst.x[12]
x[12] => div:div_inst.x[12]
x[12] => mul:mul_inst.x[12]
x[12] => shift:shift_inst.x[12]
x[12] => w.DATAB
x[13] => w.DATAA
x[13] => w.IN0
x[13] => w.IN0
x[13] => w.IN0
x[13] => addsub:addsub_inst.x[13]
x[13] => cmp:cmp_inst.x[13]
x[13] => div:div_inst.x[13]
x[13] => mul:mul_inst.x[13]
x[13] => shift:shift_inst.x[13]
x[13] => w.DATAB
x[14] => w.DATAA
x[14] => w.IN0
x[14] => w.IN0
x[14] => w.IN0
x[14] => addsub:addsub_inst.x[14]
x[14] => cmp:cmp_inst.x[14]
x[14] => div:div_inst.x[14]
x[14] => mul:mul_inst.x[14]
x[14] => shift:shift_inst.x[14]
x[14] => w.DATAB
x[15] => w.DATAA
x[15] => w.IN0
x[15] => w.IN0
x[15] => w.IN0
x[15] => addsub:addsub_inst.x[15]
x[15] => cmp:cmp_inst.x[15]
x[15] => div:div_inst.x[15]
x[15] => mul:mul_inst.x[15]
x[15] => shift:shift_inst.x[15]
x[15] => w.DATAB
y[0] => w.IN1
y[0] => w.IN1
y[0] => w.IN1
y[0] => w.DATAB
y[0] => w.DATAB
y[0] => addsub:addsub_inst.y[0]
y[0] => cmp:cmp_inst.y[0]
y[0] => div:div_inst.y[0]
y[0] => mul:mul_inst.y[0]
y[0] => shift:shift_inst.y[0]
y[0] => Equal0.IN15
y[1] => w.IN1
y[1] => w.IN1
y[1] => w.IN1
y[1] => w.DATAB
y[1] => w.DATAB
y[1] => addsub:addsub_inst.y[1]
y[1] => cmp:cmp_inst.y[1]
y[1] => div:div_inst.y[1]
y[1] => mul:mul_inst.y[1]
y[1] => shift:shift_inst.y[1]
y[1] => Equal0.IN14
y[2] => w.IN1
y[2] => w.IN1
y[2] => w.IN1
y[2] => w.DATAB
y[2] => w.DATAB
y[2] => addsub:addsub_inst.y[2]
y[2] => cmp:cmp_inst.y[2]
y[2] => div:div_inst.y[2]
y[2] => mul:mul_inst.y[2]
y[2] => shift:shift_inst.y[2]
y[2] => Equal0.IN13
y[3] => w.IN1
y[3] => w.IN1
y[3] => w.IN1
y[3] => w.DATAB
y[3] => w.DATAB
y[3] => addsub:addsub_inst.y[3]
y[3] => cmp:cmp_inst.y[3]
y[3] => div:div_inst.y[3]
y[3] => mul:mul_inst.y[3]
y[3] => shift:shift_inst.y[3]
y[3] => Equal0.IN12
y[4] => w.IN1
y[4] => w.IN1
y[4] => w.IN1
y[4] => w.DATAB
y[4] => w.DATAB
y[4] => addsub:addsub_inst.y[4]
y[4] => cmp:cmp_inst.y[4]
y[4] => div:div_inst.y[4]
y[4] => mul:mul_inst.y[4]
y[4] => shift:shift_inst.y[4]
y[4] => Equal0.IN11
y[5] => w.IN1
y[5] => w.IN1
y[5] => w.IN1
y[5] => w.DATAB
y[5] => w.DATAB
y[5] => addsub:addsub_inst.y[5]
y[5] => cmp:cmp_inst.y[5]
y[5] => div:div_inst.y[5]
y[5] => mul:mul_inst.y[5]
y[5] => shift:shift_inst.y[5]
y[5] => Equal0.IN10
y[6] => w.IN1
y[6] => w.IN1
y[6] => w.IN1
y[6] => w.DATAB
y[6] => w.DATAB
y[6] => addsub:addsub_inst.y[6]
y[6] => cmp:cmp_inst.y[6]
y[6] => div:div_inst.y[6]
y[6] => mul:mul_inst.y[6]
y[6] => shift:shift_inst.y[6]
y[6] => Equal0.IN9
y[7] => w.IN1
y[7] => w.IN1
y[7] => w.IN1
y[7] => w.DATAB
y[7] => w.DATAB
y[7] => addsub:addsub_inst.y[7]
y[7] => cmp:cmp_inst.y[7]
y[7] => div:div_inst.y[7]
y[7] => mul:mul_inst.y[7]
y[7] => shift:shift_inst.y[7]
y[7] => Equal0.IN8
y[8] => w.IN1
y[8] => w.IN1
y[8] => w.IN1
y[8] => w.DATAB
y[8] => addsub:addsub_inst.y[8]
y[8] => cmp:cmp_inst.y[8]
y[8] => div:div_inst.y[8]
y[8] => mul:mul_inst.y[8]
y[8] => shift:shift_inst.y[8]
y[8] => Equal0.IN7
y[9] => w.IN1
y[9] => w.IN1
y[9] => w.IN1
y[9] => w.DATAB
y[9] => addsub:addsub_inst.y[9]
y[9] => cmp:cmp_inst.y[9]
y[9] => div:div_inst.y[9]
y[9] => mul:mul_inst.y[9]
y[9] => shift:shift_inst.y[9]
y[9] => Equal0.IN6
y[10] => w.IN1
y[10] => w.IN1
y[10] => w.IN1
y[10] => w.DATAB
y[10] => addsub:addsub_inst.y[10]
y[10] => cmp:cmp_inst.y[10]
y[10] => div:div_inst.y[10]
y[10] => mul:mul_inst.y[10]
y[10] => shift:shift_inst.y[10]
y[10] => Equal0.IN5
y[11] => w.IN1
y[11] => w.IN1
y[11] => w.IN1
y[11] => w.DATAB
y[11] => addsub:addsub_inst.y[11]
y[11] => cmp:cmp_inst.y[11]
y[11] => div:div_inst.y[11]
y[11] => mul:mul_inst.y[11]
y[11] => shift:shift_inst.y[11]
y[11] => Equal0.IN4
y[12] => w.IN1
y[12] => w.IN1
y[12] => w.IN1
y[12] => w.DATAB
y[12] => addsub:addsub_inst.y[12]
y[12] => cmp:cmp_inst.y[12]
y[12] => div:div_inst.y[12]
y[12] => mul:mul_inst.y[12]
y[12] => shift:shift_inst.y[12]
y[12] => Equal0.IN3
y[13] => w.IN1
y[13] => w.IN1
y[13] => w.IN1
y[13] => w.DATAB
y[13] => addsub:addsub_inst.y[13]
y[13] => cmp:cmp_inst.y[13]
y[13] => div:div_inst.y[13]
y[13] => mul:mul_inst.y[13]
y[13] => shift:shift_inst.y[13]
y[13] => Equal0.IN2
y[14] => w.IN1
y[14] => w.IN1
y[14] => w.IN1
y[14] => w.DATAB
y[14] => addsub:addsub_inst.y[14]
y[14] => cmp:cmp_inst.y[14]
y[14] => div:div_inst.y[14]
y[14] => mul:mul_inst.y[14]
y[14] => shift:shift_inst.y[14]
y[14] => Equal0.IN1
y[15] => w.IN1
y[15] => w.IN1
y[15] => w.IN1
y[15] => w.DATAB
y[15] => addsub:addsub_inst.y[15]
y[15] => cmp:cmp_inst.y[15]
y[15] => div:div_inst.y[15]
y[15] => mul:mul_inst.y[15]
y[15] => shift:shift_inst.y[15]
y[15] => Equal0.IN0
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => w.OUTPUTSELECT
op.AND_I => addsub:addsub_inst.op.AND_I
op.AND_I => cmp:cmp_inst.op.AND_I
op.AND_I => div:div_inst.op.AND_I
op.AND_I => mul:mul_inst.op.AND_I
op.AND_I => shift:shift_inst.op.AND_I
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => w.OUTPUTSELECT
op.OR_I => addsub:addsub_inst.op.OR_I
op.OR_I => cmp:cmp_inst.op.OR_I
op.OR_I => div:div_inst.op.OR_I
op.OR_I => mul:mul_inst.op.OR_I
op.OR_I => shift:shift_inst.op.OR_I
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => w.OUTPUTSELECT
op.XOR_I => addsub:addsub_inst.op.XOR_I
op.XOR_I => cmp:cmp_inst.op.XOR_I
op.XOR_I => div:div_inst.op.XOR_I
op.XOR_I => mul:mul_inst.op.XOR_I
op.XOR_I => shift:shift_inst.op.XOR_I
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => w.OUTPUTSELECT
op.NOT_I => addsub:addsub_inst.op.NOT_I
op.NOT_I => cmp:cmp_inst.op.NOT_I
op.NOT_I => div:div_inst.op.NOT_I
op.NOT_I => mul:mul_inst.op.NOT_I
op.NOT_I => shift:shift_inst.op.NOT_I
op.ADD_I => w.IN0
op.ADD_I => addsub:addsub_inst.op.ADD_I
op.ADD_I => cmp:cmp_inst.op.ADD_I
op.ADD_I => div:div_inst.op.ADD_I
op.ADD_I => mul:mul_inst.op.ADD_I
op.ADD_I => shift:shift_inst.op.ADD_I
op.SUB_I => w.IN1
op.SUB_I => addsub:addsub_inst.op.SUB_I
op.SUB_I => cmp:cmp_inst.op.SUB_I
op.SUB_I => div:div_inst.op.SUB_I
op.SUB_I => mul:mul_inst.op.SUB_I
op.SUB_I => shift:shift_inst.op.SUB_I
op.SHA_I => w.IN0
op.SHA_I => addsub:addsub_inst.op.SHA_I
op.SHA_I => cmp:cmp_inst.op.SHA_I
op.SHA_I => div:div_inst.op.SHA_I
op.SHA_I => mul:mul_inst.op.SHA_I
op.SHA_I => shift:shift_inst.op.SHA_I
op.SHL_I => w.IN1
op.SHL_I => addsub:addsub_inst.op.SHL_I
op.SHL_I => cmp:cmp_inst.op.SHL_I
op.SHL_I => div:div_inst.op.SHL_I
op.SHL_I => mul:mul_inst.op.SHL_I
op.SHL_I => shift:shift_inst.op.SHL_I
op.CMPLT_I => w.IN0
op.CMPLT_I => addsub:addsub_inst.op.CMPLT_I
op.CMPLT_I => cmp:cmp_inst.op.CMPLT_I
op.CMPLT_I => div:div_inst.op.CMPLT_I
op.CMPLT_I => mul:mul_inst.op.CMPLT_I
op.CMPLT_I => shift:shift_inst.op.CMPLT_I
op.CMPLE_I => w.IN1
op.CMPLE_I => addsub:addsub_inst.op.CMPLE_I
op.CMPLE_I => cmp:cmp_inst.op.CMPLE_I
op.CMPLE_I => div:div_inst.op.CMPLE_I
op.CMPLE_I => mul:mul_inst.op.CMPLE_I
op.CMPLE_I => shift:shift_inst.op.CMPLE_I
op.CMPEQ_I => w.IN1
op.CMPEQ_I => addsub:addsub_inst.op.CMPEQ_I
op.CMPEQ_I => cmp:cmp_inst.op.CMPEQ_I
op.CMPEQ_I => div:div_inst.op.CMPEQ_I
op.CMPEQ_I => mul:mul_inst.op.CMPEQ_I
op.CMPEQ_I => shift:shift_inst.op.CMPEQ_I
op.CMPLTU_I => w.IN1
op.CMPLTU_I => addsub:addsub_inst.op.CMPLTU_I
op.CMPLTU_I => cmp:cmp_inst.op.CMPLTU_I
op.CMPLTU_I => div:div_inst.op.CMPLTU_I
op.CMPLTU_I => mul:mul_inst.op.CMPLTU_I
op.CMPLTU_I => shift:shift_inst.op.CMPLTU_I
op.CMPLEU_I => w.IN1
op.CMPLEU_I => addsub:addsub_inst.op.CMPLEU_I
op.CMPLEU_I => cmp:cmp_inst.op.CMPLEU_I
op.CMPLEU_I => div:div_inst.op.CMPLEU_I
op.CMPLEU_I => mul:mul_inst.op.CMPLEU_I
op.CMPLEU_I => shift:shift_inst.op.CMPLEU_I
op.ADDI_I => w.IN1
op.ADDI_I => addsub:addsub_inst.op.ADDI_I
op.ADDI_I => cmp:cmp_inst.op.ADDI_I
op.ADDI_I => div:div_inst.op.ADDI_I
op.ADDI_I => mul:mul_inst.op.ADDI_I
op.ADDI_I => shift:shift_inst.op.ADDI_I
op.LD_I => w.IN1
op.LD_I => addsub:addsub_inst.op.LD_I
op.LD_I => cmp:cmp_inst.op.LD_I
op.LD_I => div:div_inst.op.LD_I
op.LD_I => mul:mul_inst.op.LD_I
op.LD_I => shift:shift_inst.op.LD_I
op.ST_I => w.IN1
op.ST_I => addsub:addsub_inst.op.ST_I
op.ST_I => cmp:cmp_inst.op.ST_I
op.ST_I => div:div_inst.op.ST_I
op.ST_I => mul:mul_inst.op.ST_I
op.ST_I => shift:shift_inst.op.ST_I
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => w.OUTPUTSELECT
op.MOVI_I => addsub:addsub_inst.op.MOVI_I
op.MOVI_I => cmp:cmp_inst.op.MOVI_I
op.MOVI_I => div:div_inst.op.MOVI_I
op.MOVI_I => mul:mul_inst.op.MOVI_I
op.MOVI_I => shift:shift_inst.op.MOVI_I
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => w.OUTPUTSELECT
op.MOVHI_I => addsub:addsub_inst.op.MOVHI_I
op.MOVHI_I => cmp:cmp_inst.op.MOVHI_I
op.MOVHI_I => div:div_inst.op.MOVHI_I
op.MOVHI_I => mul:mul_inst.op.MOVHI_I
op.MOVHI_I => shift:shift_inst.op.MOVHI_I
op.BZ_I => addsub:addsub_inst.op.BZ_I
op.BZ_I => cmp:cmp_inst.op.BZ_I
op.BZ_I => div:div_inst.op.BZ_I
op.BZ_I => mul:mul_inst.op.BZ_I
op.BZ_I => shift:shift_inst.op.BZ_I
op.BNZ_I => addsub:addsub_inst.op.BNZ_I
op.BNZ_I => cmp:cmp_inst.op.BNZ_I
op.BNZ_I => div:div_inst.op.BNZ_I
op.BNZ_I => mul:mul_inst.op.BNZ_I
op.BNZ_I => shift:shift_inst.op.BNZ_I
op.IN_I => addsub:addsub_inst.op.IN_I
op.IN_I => cmp:cmp_inst.op.IN_I
op.IN_I => div:div_inst.op.IN_I
op.IN_I => mul:mul_inst.op.IN_I
op.IN_I => shift:shift_inst.op.IN_I
op.OUT_I => addsub:addsub_inst.op.OUT_I
op.OUT_I => cmp:cmp_inst.op.OUT_I
op.OUT_I => div:div_inst.op.OUT_I
op.OUT_I => mul:mul_inst.op.OUT_I
op.OUT_I => shift:shift_inst.op.OUT_I
op.MUL_I => w.IN0
op.MUL_I => addsub:addsub_inst.op.MUL_I
op.MUL_I => cmp:cmp_inst.op.MUL_I
op.MUL_I => div:div_inst.op.MUL_I
op.MUL_I => mul:mul_inst.op.MUL_I
op.MUL_I => shift:shift_inst.op.MUL_I
op.MULH_I => w.IN1
op.MULH_I => addsub:addsub_inst.op.MULH_I
op.MULH_I => cmp:cmp_inst.op.MULH_I
op.MULH_I => div:div_inst.op.MULH_I
op.MULH_I => mul:mul_inst.op.MULH_I
op.MULH_I => shift:shift_inst.op.MULH_I
op.MULHU_I => w.IN1
op.MULHU_I => addsub:addsub_inst.op.MULHU_I
op.MULHU_I => cmp:cmp_inst.op.MULHU_I
op.MULHU_I => div:div_inst.op.MULHU_I
op.MULHU_I => mul:mul_inst.op.MULHU_I
op.MULHU_I => shift:shift_inst.op.MULHU_I
op.DIV_I => w.IN0
op.DIV_I => addsub:addsub_inst.op.DIV_I
op.DIV_I => cmp:cmp_inst.op.DIV_I
op.DIV_I => div:div_inst.op.DIV_I
op.DIV_I => mul:mul_inst.op.DIV_I
op.DIV_I => shift:shift_inst.op.DIV_I
op.DIVU_I => w.IN1
op.DIVU_I => addsub:addsub_inst.op.DIVU_I
op.DIVU_I => cmp:cmp_inst.op.DIVU_I
op.DIVU_I => div:div_inst.op.DIVU_I
op.DIVU_I => mul:mul_inst.op.DIVU_I
op.DIVU_I => shift:shift_inst.op.DIVU_I
op.JZ_I => addsub:addsub_inst.op.JZ_I
op.JZ_I => cmp:cmp_inst.op.JZ_I
op.JZ_I => div:div_inst.op.JZ_I
op.JZ_I => mul:mul_inst.op.JZ_I
op.JZ_I => shift:shift_inst.op.JZ_I
op.JNZ_I => addsub:addsub_inst.op.JNZ_I
op.JNZ_I => cmp:cmp_inst.op.JNZ_I
op.JNZ_I => div:div_inst.op.JNZ_I
op.JNZ_I => mul:mul_inst.op.JNZ_I
op.JNZ_I => shift:shift_inst.op.JNZ_I
op.JMP_I => addsub:addsub_inst.op.JMP_I
op.JMP_I => cmp:cmp_inst.op.JMP_I
op.JMP_I => div:div_inst.op.JMP_I
op.JMP_I => mul:mul_inst.op.JMP_I
op.JMP_I => shift:shift_inst.op.JMP_I
op.JAL_I => addsub:addsub_inst.op.JAL_I
op.JAL_I => cmp:cmp_inst.op.JAL_I
op.JAL_I => div:div_inst.op.JAL_I
op.JAL_I => mul:mul_inst.op.JAL_I
op.JAL_I => shift:shift_inst.op.JAL_I
op.CALL_I => addsub:addsub_inst.op.CALL_I
op.CALL_I => cmp:cmp_inst.op.CALL_I
op.CALL_I => div:div_inst.op.CALL_I
op.CALL_I => mul:mul_inst.op.CALL_I
op.CALL_I => shift:shift_inst.op.CALL_I
op.LDB_I => w.IN1
op.LDB_I => addsub:addsub_inst.op.LDB_I
op.LDB_I => cmp:cmp_inst.op.LDB_I
op.LDB_I => div:div_inst.op.LDB_I
op.LDB_I => mul:mul_inst.op.LDB_I
op.LDB_I => shift:shift_inst.op.LDB_I
op.STB_I => w.IN1
op.STB_I => addsub:addsub_inst.op.STB_I
op.STB_I => cmp:cmp_inst.op.STB_I
op.STB_I => div:div_inst.op.STB_I
op.STB_I => mul:mul_inst.op.STB_I
op.STB_I => shift:shift_inst.op.STB_I
op.LDV_I => w.IN1
op.LDV_I => addsub:addsub_inst.op.LDV_I
op.LDV_I => cmp:cmp_inst.op.LDV_I
op.LDV_I => div:div_inst.op.LDV_I
op.LDV_I => mul:mul_inst.op.LDV_I
op.LDV_I => shift:shift_inst.op.LDV_I
op.STV_I => w.IN1
op.STV_I => addsub:addsub_inst.op.STV_I
op.STV_I => cmp:cmp_inst.op.STV_I
op.STV_I => div:div_inst.op.STV_I
op.STV_I => mul:mul_inst.op.STV_I
op.STV_I => shift:shift_inst.op.STV_I
op.MVVR_I => addsub:addsub_inst.op.MVVR_I
op.MVVR_I => cmp:cmp_inst.op.MVVR_I
op.MVVR_I => div:div_inst.op.MVVR_I
op.MVVR_I => mul:mul_inst.op.MVVR_I
op.MVVR_I => shift:shift_inst.op.MVVR_I
op.MVRV_I => addsub:addsub_inst.op.MVRV_I
op.MVRV_I => cmp:cmp_inst.op.MVRV_I
op.MVRV_I => div:div_inst.op.MVRV_I
op.MVRV_I => mul:mul_inst.op.MVRV_I
op.MVRV_I => shift:shift_inst.op.MVRV_I
op.ADD_V => addsub:addsub_inst.op.ADD_V
op.ADD_V => cmp:cmp_inst.op.ADD_V
op.ADD_V => div:div_inst.op.ADD_V
op.ADD_V => mul:mul_inst.op.ADD_V
op.ADD_V => shift:shift_inst.op.ADD_V
op.SUB_V => addsub:addsub_inst.op.SUB_V
op.SUB_V => cmp:cmp_inst.op.SUB_V
op.SUB_V => div:div_inst.op.SUB_V
op.SUB_V => mul:mul_inst.op.SUB_V
op.SUB_V => shift:shift_inst.op.SUB_V
op.MUL_V => addsub:addsub_inst.op.MUL_V
op.MUL_V => cmp:cmp_inst.op.MUL_V
op.MUL_V => div:div_inst.op.MUL_V
op.MUL_V => mul:mul_inst.op.MUL_V
op.MUL_V => shift:shift_inst.op.MUL_V
op.DIV_V => addsub:addsub_inst.op.DIV_V
op.DIV_V => cmp:cmp_inst.op.DIV_V
op.DIV_V => div:div_inst.op.DIV_V
op.DIV_V => mul:mul_inst.op.DIV_V
op.DIV_V => shift:shift_inst.op.DIV_V
op.EI_I => addsub:addsub_inst.op.EI_I
op.EI_I => cmp:cmp_inst.op.EI_I
op.EI_I => div:div_inst.op.EI_I
op.EI_I => mul:mul_inst.op.EI_I
op.EI_I => shift:shift_inst.op.EI_I
op.DI_I => addsub:addsub_inst.op.DI_I
op.DI_I => cmp:cmp_inst.op.DI_I
op.DI_I => div:div_inst.op.DI_I
op.DI_I => mul:mul_inst.op.DI_I
op.DI_I => shift:shift_inst.op.DI_I
op.RETI_I => addsub:addsub_inst.op.RETI_I
op.RETI_I => cmp:cmp_inst.op.RETI_I
op.RETI_I => div:div_inst.op.RETI_I
op.RETI_I => mul:mul_inst.op.RETI_I
op.RETI_I => shift:shift_inst.op.RETI_I
op.GETIID_I => addsub:addsub_inst.op.GETIID_I
op.GETIID_I => cmp:cmp_inst.op.GETIID_I
op.GETIID_I => div:div_inst.op.GETIID_I
op.GETIID_I => mul:mul_inst.op.GETIID_I
op.GETIID_I => shift:shift_inst.op.GETIID_I
op.RDS_I => addsub:addsub_inst.op.RDS_I
op.RDS_I => cmp:cmp_inst.op.RDS_I
op.RDS_I => div:div_inst.op.RDS_I
op.RDS_I => mul:mul_inst.op.RDS_I
op.RDS_I => shift:shift_inst.op.RDS_I
op.WRS_I => addsub:addsub_inst.op.WRS_I
op.WRS_I => cmp:cmp_inst.op.WRS_I
op.WRS_I => div:div_inst.op.WRS_I
op.WRS_I => mul:mul_inst.op.WRS_I
op.WRS_I => shift:shift_inst.op.WRS_I
op.HALT_I => addsub:addsub_inst.op.HALT_I
op.HALT_I => cmp:cmp_inst.op.HALT_I
op.HALT_I => div:div_inst.op.HALT_I
op.HALT_I => mul:mul_inst.op.HALT_I
op.HALT_I => shift:shift_inst.op.HALT_I
op.NOP_I => addsub:addsub_inst.op.NOP_I
op.NOP_I => cmp:cmp_inst.op.NOP_I
op.NOP_I => div:div_inst.op.NOP_I
op.NOP_I => mul:mul_inst.op.NOP_I
op.NOP_I => shift:shift_inst.op.NOP_I
op.ILLEGAL_I => addsub:addsub_inst.op.ILLEGAL_I
op.ILLEGAL_I => cmp:cmp_inst.op.ILLEGAL_I
op.ILLEGAL_I => div:div_inst.op.ILLEGAL_I
op.ILLEGAL_I => mul:mul_inst.op.ILLEGAL_I
op.ILLEGAL_I => shift:shift_inst.op.ILLEGAL_I
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= w.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
div_zero <= div_zero.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|datapath:e0|alu:alu0|addsub:addsub_inst
x[0] => Add0.IN16
x[1] => Add0.IN15
x[2] => Add0.IN14
x[3] => Add0.IN13
x[4] => Add0.IN12
x[5] => Add0.IN11
x[6] => Add0.IN10
x[7] => Add0.IN9
x[8] => Add0.IN8
x[9] => Add0.IN7
x[10] => Add0.IN6
x[11] => Add0.IN5
x[12] => Add0.IN4
x[13] => Add0.IN3
x[14] => Add0.IN2
x[15] => Add0.IN1
y[0] => y_op[0].DATAA
y[0] => y_op[0].DATAB
y[1] => y_op[1].DATAA
y[1] => y_op[1].DATAB
y[2] => y_op[2].DATAA
y[2] => y_op[2].DATAB
y[3] => y_op[3].DATAA
y[3] => y_op[3].DATAB
y[4] => y_op[4].DATAA
y[4] => y_op[4].DATAB
y[5] => y_op[5].DATAA
y[5] => y_op[5].DATAB
y[6] => y_op[6].DATAA
y[6] => y_op[6].DATAB
y[7] => y_op[7].DATAA
y[7] => y_op[7].DATAB
y[8] => y_op[8].DATAA
y[8] => y_op[8].DATAB
y[9] => y_op[9].DATAA
y[9] => y_op[9].DATAB
y[10] => y_op[10].DATAA
y[10] => y_op[10].DATAB
y[11] => y_op[11].DATAA
y[11] => y_op[11].DATAB
y[12] => y_op[12].DATAA
y[12] => y_op[12].DATAB
y[13] => y_op[13].DATAA
y[13] => y_op[13].DATAB
y[14] => y_op[14].DATAA
y[14] => y_op[14].DATAB
y[15] => y_op[15].DATAA
y[15] => y_op[15].DATAB
op.AND_I => ~NO_FANOUT~
op.OR_I => ~NO_FANOUT~
op.XOR_I => ~NO_FANOUT~
op.NOT_I => ~NO_FANOUT~
op.ADD_I => ~NO_FANOUT~
op.SUB_I => y_op[15].OUTPUTSELECT
op.SUB_I => y_op[14].OUTPUTSELECT
op.SUB_I => y_op[13].OUTPUTSELECT
op.SUB_I => y_op[12].OUTPUTSELECT
op.SUB_I => y_op[11].OUTPUTSELECT
op.SUB_I => y_op[10].OUTPUTSELECT
op.SUB_I => y_op[9].OUTPUTSELECT
op.SUB_I => y_op[8].OUTPUTSELECT
op.SUB_I => y_op[7].OUTPUTSELECT
op.SUB_I => y_op[6].OUTPUTSELECT
op.SUB_I => y_op[5].OUTPUTSELECT
op.SUB_I => y_op[4].OUTPUTSELECT
op.SUB_I => y_op[3].OUTPUTSELECT
op.SUB_I => y_op[2].OUTPUTSELECT
op.SUB_I => y_op[1].OUTPUTSELECT
op.SUB_I => y_op[0].OUTPUTSELECT
op.SUB_I => cin[0].IN0
op.SHA_I => ~NO_FANOUT~
op.SHL_I => ~NO_FANOUT~
op.CMPLT_I => ~NO_FANOUT~
op.CMPLE_I => ~NO_FANOUT~
op.CMPEQ_I => ~NO_FANOUT~
op.CMPLTU_I => ~NO_FANOUT~
op.CMPLEU_I => ~NO_FANOUT~
op.ADDI_I => ~NO_FANOUT~
op.LD_I => ~NO_FANOUT~
op.ST_I => ~NO_FANOUT~
op.MOVI_I => ~NO_FANOUT~
op.MOVHI_I => ~NO_FANOUT~
op.BZ_I => ~NO_FANOUT~
op.BNZ_I => ~NO_FANOUT~
op.IN_I => ~NO_FANOUT~
op.OUT_I => ~NO_FANOUT~
op.MUL_I => ~NO_FANOUT~
op.MULH_I => ~NO_FANOUT~
op.MULHU_I => ~NO_FANOUT~
op.DIV_I => ~NO_FANOUT~
op.DIVU_I => ~NO_FANOUT~
op.JZ_I => ~NO_FANOUT~
op.JNZ_I => ~NO_FANOUT~
op.JMP_I => ~NO_FANOUT~
op.JAL_I => ~NO_FANOUT~
op.CALL_I => ~NO_FANOUT~
op.LDB_I => ~NO_FANOUT~
op.STB_I => ~NO_FANOUT~
op.LDV_I => ~NO_FANOUT~
op.STV_I => ~NO_FANOUT~
op.MVVR_I => ~NO_FANOUT~
op.MVRV_I => ~NO_FANOUT~
op.ADD_V => ~NO_FANOUT~
op.SUB_V => ~NO_FANOUT~
op.MUL_V => ~NO_FANOUT~
op.DIV_V => ~NO_FANOUT~
op.EI_I => ~NO_FANOUT~
op.DI_I => ~NO_FANOUT~
op.RETI_I => ~NO_FANOUT~
op.GETIID_I => ~NO_FANOUT~
op.RDS_I => ~NO_FANOUT~
op.WRS_I => ~NO_FANOUT~
op.HALT_I => ~NO_FANOUT~
op.NOP_I => ~NO_FANOUT~
op.ILLEGAL_I => ~NO_FANOUT~
w[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|datapath:e0|alu:alu0|cmp:cmp_inst
x[0] => LessThan0.IN16
x[0] => LessThan1.IN16
x[0] => Equal0.IN15
x[1] => LessThan0.IN15
x[1] => LessThan1.IN15
x[1] => Equal0.IN14
x[2] => LessThan0.IN14
x[2] => LessThan1.IN14
x[2] => Equal0.IN13
x[3] => LessThan0.IN13
x[3] => LessThan1.IN13
x[3] => Equal0.IN12
x[4] => LessThan0.IN12
x[4] => LessThan1.IN12
x[4] => Equal0.IN11
x[5] => LessThan0.IN11
x[5] => LessThan1.IN11
x[5] => Equal0.IN10
x[6] => LessThan0.IN10
x[6] => LessThan1.IN10
x[6] => Equal0.IN9
x[7] => LessThan0.IN9
x[7] => LessThan1.IN9
x[7] => Equal0.IN8
x[8] => LessThan0.IN8
x[8] => LessThan1.IN8
x[8] => Equal0.IN7
x[9] => LessThan0.IN7
x[9] => LessThan1.IN7
x[9] => Equal0.IN6
x[10] => LessThan0.IN6
x[10] => LessThan1.IN6
x[10] => Equal0.IN5
x[11] => LessThan0.IN5
x[11] => LessThan1.IN5
x[11] => Equal0.IN4
x[12] => LessThan0.IN4
x[12] => LessThan1.IN4
x[12] => Equal0.IN3
x[13] => LessThan0.IN3
x[13] => LessThan1.IN3
x[13] => Equal0.IN2
x[14] => LessThan0.IN2
x[14] => LessThan1.IN2
x[14] => Equal0.IN1
x[15] => LessThan0.IN1
x[15] => LessThan1.IN1
x[15] => Equal0.IN0
y[0] => LessThan0.IN32
y[0] => LessThan1.IN32
y[0] => Equal0.IN31
y[1] => LessThan0.IN31
y[1] => LessThan1.IN31
y[1] => Equal0.IN30
y[2] => LessThan0.IN30
y[2] => LessThan1.IN30
y[2] => Equal0.IN29
y[3] => LessThan0.IN29
y[3] => LessThan1.IN29
y[3] => Equal0.IN28
y[4] => LessThan0.IN28
y[4] => LessThan1.IN28
y[4] => Equal0.IN27
y[5] => LessThan0.IN27
y[5] => LessThan1.IN27
y[5] => Equal0.IN26
y[6] => LessThan0.IN26
y[6] => LessThan1.IN26
y[6] => Equal0.IN25
y[7] => LessThan0.IN25
y[7] => LessThan1.IN25
y[7] => Equal0.IN24
y[8] => LessThan0.IN24
y[8] => LessThan1.IN24
y[8] => Equal0.IN23
y[9] => LessThan0.IN23
y[9] => LessThan1.IN23
y[9] => Equal0.IN22
y[10] => LessThan0.IN22
y[10] => LessThan1.IN22
y[10] => Equal0.IN21
y[11] => LessThan0.IN21
y[11] => LessThan1.IN21
y[11] => Equal0.IN20
y[12] => LessThan0.IN20
y[12] => LessThan1.IN20
y[12] => Equal0.IN19
y[13] => LessThan0.IN19
y[13] => LessThan1.IN19
y[13] => Equal0.IN18
y[14] => LessThan0.IN18
y[14] => LessThan1.IN18
y[14] => Equal0.IN17
y[15] => LessThan0.IN17
y[15] => LessThan1.IN17
y[15] => Equal0.IN16
op.AND_I => ~NO_FANOUT~
op.OR_I => ~NO_FANOUT~
op.XOR_I => ~NO_FANOUT~
op.NOT_I => ~NO_FANOUT~
op.ADD_I => ~NO_FANOUT~
op.SUB_I => ~NO_FANOUT~
op.SHA_I => ~NO_FANOUT~
op.SHL_I => ~NO_FANOUT~
op.CMPLT_I => less.IN0
op.CMPLT_I => w.IN0
op.CMPLE_I => less.IN1
op.CMPLE_I => w.IN0
op.CMPEQ_I => w.OUTPUTSELECT
op.CMPLTU_I => less.IN0
op.CMPLTU_I => w.IN1
op.CMPLEU_I => less.IN1
op.CMPLEU_I => w.IN1
op.ADDI_I => ~NO_FANOUT~
op.LD_I => ~NO_FANOUT~
op.ST_I => ~NO_FANOUT~
op.MOVI_I => ~NO_FANOUT~
op.MOVHI_I => ~NO_FANOUT~
op.BZ_I => ~NO_FANOUT~
op.BNZ_I => ~NO_FANOUT~
op.IN_I => ~NO_FANOUT~
op.OUT_I => ~NO_FANOUT~
op.MUL_I => ~NO_FANOUT~
op.MULH_I => ~NO_FANOUT~
op.MULHU_I => ~NO_FANOUT~
op.DIV_I => ~NO_FANOUT~
op.DIVU_I => ~NO_FANOUT~
op.JZ_I => ~NO_FANOUT~
op.JNZ_I => ~NO_FANOUT~
op.JMP_I => ~NO_FANOUT~
op.JAL_I => ~NO_FANOUT~
op.CALL_I => ~NO_FANOUT~
op.LDB_I => ~NO_FANOUT~
op.STB_I => ~NO_FANOUT~
op.LDV_I => ~NO_FANOUT~
op.STV_I => ~NO_FANOUT~
op.MVVR_I => ~NO_FANOUT~
op.MVRV_I => ~NO_FANOUT~
op.ADD_V => ~NO_FANOUT~
op.SUB_V => ~NO_FANOUT~
op.MUL_V => ~NO_FANOUT~
op.DIV_V => ~NO_FANOUT~
op.EI_I => ~NO_FANOUT~
op.DI_I => ~NO_FANOUT~
op.RETI_I => ~NO_FANOUT~
op.GETIID_I => ~NO_FANOUT~
op.RDS_I => ~NO_FANOUT~
op.WRS_I => ~NO_FANOUT~
op.HALT_I => ~NO_FANOUT~
op.NOP_I => ~NO_FANOUT~
op.ILLEGAL_I => ~NO_FANOUT~
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= <GND>
w[2] <= <GND>
w[3] <= <GND>
w[4] <= <GND>
w[5] <= <GND>
w[6] <= <GND>
w[7] <= <GND>
w[8] <= <GND>
w[9] <= <GND>
w[10] <= <GND>
w[11] <= <GND>
w[12] <= <GND>
w[13] <= <GND>
w[14] <= <GND>
w[15] <= <GND>


|sisa|proc:pro0|datapath:e0|alu:alu0|div:div_inst
x[0] => Div0.IN15
x[0] => Div1.IN15
x[1] => Div0.IN14
x[1] => Div1.IN14
x[2] => Div0.IN13
x[2] => Div1.IN13
x[3] => Div0.IN12
x[3] => Div1.IN12
x[4] => Div0.IN11
x[4] => Div1.IN11
x[5] => Div0.IN10
x[5] => Div1.IN10
x[6] => Div0.IN9
x[6] => Div1.IN9
x[7] => Div0.IN8
x[7] => Div1.IN8
x[8] => Div0.IN7
x[8] => Div1.IN7
x[9] => Div0.IN6
x[9] => Div1.IN6
x[10] => Div0.IN5
x[10] => Div1.IN5
x[11] => Div0.IN4
x[11] => Div1.IN4
x[12] => Div0.IN3
x[12] => Div1.IN3
x[13] => Div0.IN2
x[13] => Div1.IN2
x[14] => Div0.IN1
x[14] => Div1.IN1
x[15] => Div0.IN0
x[15] => Div1.IN0
y[0] => Div0.IN31
y[0] => Div1.IN31
y[1] => Div0.IN30
y[1] => Div1.IN30
y[2] => Div0.IN29
y[2] => Div1.IN29
y[3] => Div0.IN28
y[3] => Div1.IN28
y[4] => Div0.IN27
y[4] => Div1.IN27
y[5] => Div0.IN26
y[5] => Div1.IN26
y[6] => Div0.IN25
y[6] => Div1.IN25
y[7] => Div0.IN24
y[7] => Div1.IN24
y[8] => Div0.IN23
y[8] => Div1.IN23
y[9] => Div0.IN22
y[9] => Div1.IN22
y[10] => Div0.IN21
y[10] => Div1.IN21
y[11] => Div0.IN20
y[11] => Div1.IN20
y[12] => Div0.IN19
y[12] => Div1.IN19
y[13] => Div0.IN18
y[13] => Div1.IN18
y[14] => Div0.IN17
y[14] => Div1.IN17
y[15] => Div0.IN16
y[15] => Div1.IN16
op.AND_I => ~NO_FANOUT~
op.OR_I => ~NO_FANOUT~
op.XOR_I => ~NO_FANOUT~
op.NOT_I => ~NO_FANOUT~
op.ADD_I => ~NO_FANOUT~
op.SUB_I => ~NO_FANOUT~
op.SHA_I => ~NO_FANOUT~
op.SHL_I => ~NO_FANOUT~
op.CMPLT_I => ~NO_FANOUT~
op.CMPLE_I => ~NO_FANOUT~
op.CMPEQ_I => ~NO_FANOUT~
op.CMPLTU_I => ~NO_FANOUT~
op.CMPLEU_I => ~NO_FANOUT~
op.ADDI_I => ~NO_FANOUT~
op.LD_I => ~NO_FANOUT~
op.ST_I => ~NO_FANOUT~
op.MOVI_I => ~NO_FANOUT~
op.MOVHI_I => ~NO_FANOUT~
op.BZ_I => ~NO_FANOUT~
op.BNZ_I => ~NO_FANOUT~
op.IN_I => ~NO_FANOUT~
op.OUT_I => ~NO_FANOUT~
op.MUL_I => ~NO_FANOUT~
op.MULH_I => ~NO_FANOUT~
op.MULHU_I => ~NO_FANOUT~
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIV_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.DIVU_I => w.OUTPUTSELECT
op.JZ_I => ~NO_FANOUT~
op.JNZ_I => ~NO_FANOUT~
op.JMP_I => ~NO_FANOUT~
op.JAL_I => ~NO_FANOUT~
op.CALL_I => ~NO_FANOUT~
op.LDB_I => ~NO_FANOUT~
op.STB_I => ~NO_FANOUT~
op.LDV_I => ~NO_FANOUT~
op.STV_I => ~NO_FANOUT~
op.MVVR_I => ~NO_FANOUT~
op.MVRV_I => ~NO_FANOUT~
op.ADD_V => ~NO_FANOUT~
op.SUB_V => ~NO_FANOUT~
op.MUL_V => ~NO_FANOUT~
op.DIV_V => ~NO_FANOUT~
op.EI_I => ~NO_FANOUT~
op.DI_I => ~NO_FANOUT~
op.RETI_I => ~NO_FANOUT~
op.GETIID_I => ~NO_FANOUT~
op.RDS_I => ~NO_FANOUT~
op.WRS_I => ~NO_FANOUT~
op.HALT_I => ~NO_FANOUT~
op.NOP_I => ~NO_FANOUT~
op.ILLEGAL_I => ~NO_FANOUT~
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= w.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|datapath:e0|alu:alu0|mul:mul_inst
x[0] => Mult0.IN15
x[0] => Mult1.IN15
x[1] => Mult0.IN14
x[1] => Mult1.IN14
x[2] => Mult0.IN13
x[2] => Mult1.IN13
x[3] => Mult0.IN12
x[3] => Mult1.IN12
x[4] => Mult0.IN11
x[4] => Mult1.IN11
x[5] => Mult0.IN10
x[5] => Mult1.IN10
x[6] => Mult0.IN9
x[6] => Mult1.IN9
x[7] => Mult0.IN8
x[7] => Mult1.IN8
x[8] => Mult0.IN7
x[8] => Mult1.IN7
x[9] => Mult0.IN6
x[9] => Mult1.IN6
x[10] => Mult0.IN5
x[10] => Mult1.IN5
x[11] => Mult0.IN4
x[11] => Mult1.IN4
x[12] => Mult0.IN3
x[12] => Mult1.IN3
x[13] => Mult0.IN2
x[13] => Mult1.IN2
x[14] => Mult0.IN1
x[14] => Mult1.IN1
x[15] => Mult0.IN0
x[15] => Mult1.IN0
y[0] => Mult0.IN31
y[0] => Mult1.IN31
y[1] => Mult0.IN30
y[1] => Mult1.IN30
y[2] => Mult0.IN29
y[2] => Mult1.IN29
y[3] => Mult0.IN28
y[3] => Mult1.IN28
y[4] => Mult0.IN27
y[4] => Mult1.IN27
y[5] => Mult0.IN26
y[5] => Mult1.IN26
y[6] => Mult0.IN25
y[6] => Mult1.IN25
y[7] => Mult0.IN24
y[7] => Mult1.IN24
y[8] => Mult0.IN23
y[8] => Mult1.IN23
y[9] => Mult0.IN22
y[9] => Mult1.IN22
y[10] => Mult0.IN21
y[10] => Mult1.IN21
y[11] => Mult0.IN20
y[11] => Mult1.IN20
y[12] => Mult0.IN19
y[12] => Mult1.IN19
y[13] => Mult0.IN18
y[13] => Mult1.IN18
y[14] => Mult0.IN17
y[14] => Mult1.IN17
y[15] => Mult0.IN16
y[15] => Mult1.IN16
op.AND_I => ~NO_FANOUT~
op.OR_I => ~NO_FANOUT~
op.XOR_I => ~NO_FANOUT~
op.NOT_I => ~NO_FANOUT~
op.ADD_I => ~NO_FANOUT~
op.SUB_I => ~NO_FANOUT~
op.SHA_I => ~NO_FANOUT~
op.SHL_I => ~NO_FANOUT~
op.CMPLT_I => ~NO_FANOUT~
op.CMPLE_I => ~NO_FANOUT~
op.CMPEQ_I => ~NO_FANOUT~
op.CMPLTU_I => ~NO_FANOUT~
op.CMPLEU_I => ~NO_FANOUT~
op.ADDI_I => ~NO_FANOUT~
op.LD_I => ~NO_FANOUT~
op.ST_I => ~NO_FANOUT~
op.MOVI_I => ~NO_FANOUT~
op.MOVHI_I => ~NO_FANOUT~
op.BZ_I => ~NO_FANOUT~
op.BNZ_I => ~NO_FANOUT~
op.IN_I => ~NO_FANOUT~
op.OUT_I => ~NO_FANOUT~
op.MUL_I => mult_result.IN0
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MUL_I => w.OUTPUTSELECT
op.MULH_I => mult_result.IN1
op.MULH_I => w.IN0
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => mult_result.OUTPUTSELECT
op.MULHU_I => w.IN1
op.DIV_I => ~NO_FANOUT~
op.DIVU_I => ~NO_FANOUT~
op.JZ_I => ~NO_FANOUT~
op.JNZ_I => ~NO_FANOUT~
op.JMP_I => ~NO_FANOUT~
op.JAL_I => ~NO_FANOUT~
op.CALL_I => ~NO_FANOUT~
op.LDB_I => ~NO_FANOUT~
op.STB_I => ~NO_FANOUT~
op.LDV_I => ~NO_FANOUT~
op.STV_I => ~NO_FANOUT~
op.MVVR_I => ~NO_FANOUT~
op.MVRV_I => ~NO_FANOUT~
op.ADD_V => ~NO_FANOUT~
op.SUB_V => ~NO_FANOUT~
op.MUL_V => ~NO_FANOUT~
op.DIV_V => ~NO_FANOUT~
op.EI_I => ~NO_FANOUT~
op.DI_I => ~NO_FANOUT~
op.RETI_I => ~NO_FANOUT~
op.GETIID_I => ~NO_FANOUT~
op.RDS_I => ~NO_FANOUT~
op.WRS_I => ~NO_FANOUT~
op.HALT_I => ~NO_FANOUT~
op.NOP_I => ~NO_FANOUT~
op.ILLEGAL_I => ~NO_FANOUT~
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= w.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|datapath:e0|alu:alu0|shift:shift_inst
x[0] => ShiftRight0.IN21
x[0] => ShiftLeft0.IN16
x[0] => ShiftRight1.IN21
x[1] => ShiftRight0.IN20
x[1] => ShiftLeft0.IN15
x[1] => ShiftRight1.IN20
x[2] => ShiftRight0.IN19
x[2] => ShiftLeft0.IN14
x[2] => ShiftRight1.IN19
x[3] => ShiftRight0.IN18
x[3] => ShiftLeft0.IN13
x[3] => ShiftRight1.IN18
x[4] => ShiftRight0.IN17
x[4] => ShiftLeft0.IN12
x[4] => ShiftRight1.IN17
x[5] => ShiftRight0.IN16
x[5] => ShiftLeft0.IN11
x[5] => ShiftRight1.IN16
x[6] => ShiftRight0.IN15
x[6] => ShiftLeft0.IN10
x[6] => ShiftRight1.IN15
x[7] => ShiftRight0.IN14
x[7] => ShiftLeft0.IN9
x[7] => ShiftRight1.IN14
x[8] => ShiftRight0.IN13
x[8] => ShiftLeft0.IN8
x[8] => ShiftRight1.IN13
x[9] => ShiftRight0.IN12
x[9] => ShiftLeft0.IN7
x[9] => ShiftRight1.IN12
x[10] => ShiftRight0.IN11
x[10] => ShiftLeft0.IN6
x[10] => ShiftRight1.IN11
x[11] => ShiftRight0.IN10
x[11] => ShiftLeft0.IN5
x[11] => ShiftRight1.IN10
x[12] => ShiftRight0.IN9
x[12] => ShiftLeft0.IN4
x[12] => ShiftRight1.IN9
x[13] => ShiftRight0.IN8
x[13] => ShiftLeft0.IN3
x[13] => ShiftRight1.IN8
x[14] => ShiftRight0.IN7
x[14] => ShiftLeft0.IN2
x[14] => ShiftRight1.IN7
x[15] => ShiftRight0.IN6
x[15] => ShiftLeft0.IN1
x[15] => ShiftRight1.IN5
x[15] => ShiftRight1.IN6
y[0] => ShiftLeft0.IN21
y[0] => Add0.IN10
y[0] => Add1.IN10
y[1] => ShiftLeft0.IN20
y[1] => Add0.IN9
y[1] => Add1.IN9
y[2] => ShiftLeft0.IN19
y[2] => Add0.IN8
y[2] => Add1.IN8
y[3] => ShiftLeft0.IN18
y[3] => Add0.IN7
y[3] => Add1.IN7
y[4] => ShiftLeft0.IN17
y[4] => shl[15].OUTPUTSELECT
y[4] => shl[14].OUTPUTSELECT
y[4] => shl[13].OUTPUTSELECT
y[4] => shl[12].OUTPUTSELECT
y[4] => shl[11].OUTPUTSELECT
y[4] => shl[10].OUTPUTSELECT
y[4] => shl[9].OUTPUTSELECT
y[4] => shl[8].OUTPUTSELECT
y[4] => shl[7].OUTPUTSELECT
y[4] => shl[6].OUTPUTSELECT
y[4] => shl[5].OUTPUTSELECT
y[4] => shl[4].OUTPUTSELECT
y[4] => shl[3].OUTPUTSELECT
y[4] => shl[2].OUTPUTSELECT
y[4] => shl[1].OUTPUTSELECT
y[4] => shl[0].OUTPUTSELECT
y[4] => Add0.IN11
y[4] => Add0.IN12
y[4] => Add1.IN11
y[4] => Add1.IN12
y[4] => sha[15].OUTPUTSELECT
y[4] => sha[14].OUTPUTSELECT
y[4] => sha[13].OUTPUTSELECT
y[4] => sha[12].OUTPUTSELECT
y[4] => sha[11].OUTPUTSELECT
y[4] => sha[10].OUTPUTSELECT
y[4] => sha[9].OUTPUTSELECT
y[4] => sha[8].OUTPUTSELECT
y[4] => sha[7].OUTPUTSELECT
y[4] => sha[6].OUTPUTSELECT
y[4] => sha[5].OUTPUTSELECT
y[4] => sha[4].OUTPUTSELECT
y[4] => sha[3].OUTPUTSELECT
y[4] => sha[2].OUTPUTSELECT
y[4] => sha[1].OUTPUTSELECT
y[4] => sha[0].OUTPUTSELECT
y[5] => ~NO_FANOUT~
y[6] => ~NO_FANOUT~
y[7] => ~NO_FANOUT~
y[8] => ~NO_FANOUT~
y[9] => ~NO_FANOUT~
y[10] => ~NO_FANOUT~
y[11] => ~NO_FANOUT~
y[12] => ~NO_FANOUT~
y[13] => ~NO_FANOUT~
y[14] => ~NO_FANOUT~
y[15] => ~NO_FANOUT~
op.AND_I => ~NO_FANOUT~
op.OR_I => ~NO_FANOUT~
op.XOR_I => ~NO_FANOUT~
op.NOT_I => ~NO_FANOUT~
op.ADD_I => ~NO_FANOUT~
op.SUB_I => ~NO_FANOUT~
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHA_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.SHL_I => w.OUTPUTSELECT
op.CMPLT_I => ~NO_FANOUT~
op.CMPLE_I => ~NO_FANOUT~
op.CMPEQ_I => ~NO_FANOUT~
op.CMPLTU_I => ~NO_FANOUT~
op.CMPLEU_I => ~NO_FANOUT~
op.ADDI_I => ~NO_FANOUT~
op.LD_I => ~NO_FANOUT~
op.ST_I => ~NO_FANOUT~
op.MOVI_I => ~NO_FANOUT~
op.MOVHI_I => ~NO_FANOUT~
op.BZ_I => ~NO_FANOUT~
op.BNZ_I => ~NO_FANOUT~
op.IN_I => ~NO_FANOUT~
op.OUT_I => ~NO_FANOUT~
op.MUL_I => ~NO_FANOUT~
op.MULH_I => ~NO_FANOUT~
op.MULHU_I => ~NO_FANOUT~
op.DIV_I => ~NO_FANOUT~
op.DIVU_I => ~NO_FANOUT~
op.JZ_I => ~NO_FANOUT~
op.JNZ_I => ~NO_FANOUT~
op.JMP_I => ~NO_FANOUT~
op.JAL_I => ~NO_FANOUT~
op.CALL_I => ~NO_FANOUT~
op.LDB_I => ~NO_FANOUT~
op.STB_I => ~NO_FANOUT~
op.LDV_I => ~NO_FANOUT~
op.STV_I => ~NO_FANOUT~
op.MVVR_I => ~NO_FANOUT~
op.MVRV_I => ~NO_FANOUT~
op.ADD_V => ~NO_FANOUT~
op.SUB_V => ~NO_FANOUT~
op.MUL_V => ~NO_FANOUT~
op.DIV_V => ~NO_FANOUT~
op.EI_I => ~NO_FANOUT~
op.DI_I => ~NO_FANOUT~
op.RETI_I => ~NO_FANOUT~
op.GETIID_I => ~NO_FANOUT~
op.RDS_I => ~NO_FANOUT~
op.WRS_I => ~NO_FANOUT~
op.HALT_I => ~NO_FANOUT~
op.NOP_I => ~NO_FANOUT~
op.ILLEGAL_I => ~NO_FANOUT~
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= w.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|datapath:e0|valu:valu0
x_vec[0] => Mux127.IN0
x_vec[0] => Mux127.IN1
x_vec[0] => Mux127.IN2
x_vec[0] => Mux127.IN3
x_vec[0] => Mux127.IN4
x_vec[0] => Mux127.IN5
x_vec[0] => Mux127.IN6
x_vec[0] => Mux143.IN7
x_vec[1] => Mux126.IN0
x_vec[1] => Mux126.IN1
x_vec[1] => Mux126.IN2
x_vec[1] => Mux126.IN3
x_vec[1] => Mux126.IN4
x_vec[1] => Mux126.IN5
x_vec[1] => Mux126.IN6
x_vec[1] => Mux142.IN7
x_vec[2] => Mux125.IN0
x_vec[2] => Mux125.IN1
x_vec[2] => Mux125.IN2
x_vec[2] => Mux125.IN3
x_vec[2] => Mux125.IN4
x_vec[2] => Mux125.IN5
x_vec[2] => Mux125.IN6
x_vec[2] => Mux141.IN7
x_vec[3] => Mux124.IN0
x_vec[3] => Mux124.IN1
x_vec[3] => Mux124.IN2
x_vec[3] => Mux124.IN3
x_vec[3] => Mux124.IN4
x_vec[3] => Mux124.IN5
x_vec[3] => Mux124.IN6
x_vec[3] => Mux140.IN7
x_vec[4] => Mux123.IN0
x_vec[4] => Mux123.IN1
x_vec[4] => Mux123.IN2
x_vec[4] => Mux123.IN3
x_vec[4] => Mux123.IN4
x_vec[4] => Mux123.IN5
x_vec[4] => Mux123.IN6
x_vec[4] => Mux139.IN7
x_vec[5] => Mux122.IN0
x_vec[5] => Mux122.IN1
x_vec[5] => Mux122.IN2
x_vec[5] => Mux122.IN3
x_vec[5] => Mux122.IN4
x_vec[5] => Mux122.IN5
x_vec[5] => Mux122.IN6
x_vec[5] => Mux138.IN7
x_vec[6] => Mux121.IN0
x_vec[6] => Mux121.IN1
x_vec[6] => Mux121.IN2
x_vec[6] => Mux121.IN3
x_vec[6] => Mux121.IN4
x_vec[6] => Mux121.IN5
x_vec[6] => Mux121.IN6
x_vec[6] => Mux137.IN7
x_vec[7] => Mux120.IN0
x_vec[7] => Mux120.IN1
x_vec[7] => Mux120.IN2
x_vec[7] => Mux120.IN3
x_vec[7] => Mux120.IN4
x_vec[7] => Mux120.IN5
x_vec[7] => Mux120.IN6
x_vec[7] => Mux136.IN7
x_vec[8] => Mux119.IN0
x_vec[8] => Mux119.IN1
x_vec[8] => Mux119.IN2
x_vec[8] => Mux119.IN3
x_vec[8] => Mux119.IN4
x_vec[8] => Mux119.IN5
x_vec[8] => Mux119.IN6
x_vec[8] => Mux135.IN7
x_vec[9] => Mux118.IN0
x_vec[9] => Mux118.IN1
x_vec[9] => Mux118.IN2
x_vec[9] => Mux118.IN3
x_vec[9] => Mux118.IN4
x_vec[9] => Mux118.IN5
x_vec[9] => Mux118.IN6
x_vec[9] => Mux134.IN7
x_vec[10] => Mux117.IN0
x_vec[10] => Mux117.IN1
x_vec[10] => Mux117.IN2
x_vec[10] => Mux117.IN3
x_vec[10] => Mux117.IN4
x_vec[10] => Mux117.IN5
x_vec[10] => Mux117.IN6
x_vec[10] => Mux133.IN7
x_vec[11] => Mux116.IN0
x_vec[11] => Mux116.IN1
x_vec[11] => Mux116.IN2
x_vec[11] => Mux116.IN3
x_vec[11] => Mux116.IN4
x_vec[11] => Mux116.IN5
x_vec[11] => Mux116.IN6
x_vec[11] => Mux132.IN7
x_vec[12] => Mux115.IN0
x_vec[12] => Mux115.IN1
x_vec[12] => Mux115.IN2
x_vec[12] => Mux115.IN3
x_vec[12] => Mux115.IN4
x_vec[12] => Mux115.IN5
x_vec[12] => Mux115.IN6
x_vec[12] => Mux131.IN7
x_vec[13] => Mux114.IN0
x_vec[13] => Mux114.IN1
x_vec[13] => Mux114.IN2
x_vec[13] => Mux114.IN3
x_vec[13] => Mux114.IN4
x_vec[13] => Mux114.IN5
x_vec[13] => Mux114.IN6
x_vec[13] => Mux130.IN7
x_vec[14] => Mux113.IN0
x_vec[14] => Mux113.IN1
x_vec[14] => Mux113.IN2
x_vec[14] => Mux113.IN3
x_vec[14] => Mux113.IN4
x_vec[14] => Mux113.IN5
x_vec[14] => Mux113.IN6
x_vec[14] => Mux129.IN7
x_vec[15] => Mux112.IN0
x_vec[15] => Mux112.IN1
x_vec[15] => Mux112.IN2
x_vec[15] => Mux112.IN3
x_vec[15] => Mux112.IN4
x_vec[15] => Mux112.IN5
x_vec[15] => Mux112.IN6
x_vec[15] => Mux128.IN7
x_vec[16] => Mux111.IN0
x_vec[16] => Mux111.IN1
x_vec[16] => Mux111.IN2
x_vec[16] => Mux111.IN3
x_vec[16] => Mux111.IN4
x_vec[16] => Mux111.IN5
x_vec[16] => Mux111.IN6
x_vec[16] => Mux143.IN6
x_vec[17] => Mux110.IN0
x_vec[17] => Mux110.IN1
x_vec[17] => Mux110.IN2
x_vec[17] => Mux110.IN3
x_vec[17] => Mux110.IN4
x_vec[17] => Mux110.IN5
x_vec[17] => Mux110.IN6
x_vec[17] => Mux142.IN6
x_vec[18] => Mux109.IN0
x_vec[18] => Mux109.IN1
x_vec[18] => Mux109.IN2
x_vec[18] => Mux109.IN3
x_vec[18] => Mux109.IN4
x_vec[18] => Mux109.IN5
x_vec[18] => Mux109.IN6
x_vec[18] => Mux141.IN6
x_vec[19] => Mux108.IN0
x_vec[19] => Mux108.IN1
x_vec[19] => Mux108.IN2
x_vec[19] => Mux108.IN3
x_vec[19] => Mux108.IN4
x_vec[19] => Mux108.IN5
x_vec[19] => Mux108.IN6
x_vec[19] => Mux140.IN6
x_vec[20] => Mux107.IN0
x_vec[20] => Mux107.IN1
x_vec[20] => Mux107.IN2
x_vec[20] => Mux107.IN3
x_vec[20] => Mux107.IN4
x_vec[20] => Mux107.IN5
x_vec[20] => Mux107.IN6
x_vec[20] => Mux139.IN6
x_vec[21] => Mux106.IN0
x_vec[21] => Mux106.IN1
x_vec[21] => Mux106.IN2
x_vec[21] => Mux106.IN3
x_vec[21] => Mux106.IN4
x_vec[21] => Mux106.IN5
x_vec[21] => Mux106.IN6
x_vec[21] => Mux138.IN6
x_vec[22] => Mux105.IN0
x_vec[22] => Mux105.IN1
x_vec[22] => Mux105.IN2
x_vec[22] => Mux105.IN3
x_vec[22] => Mux105.IN4
x_vec[22] => Mux105.IN5
x_vec[22] => Mux105.IN6
x_vec[22] => Mux137.IN6
x_vec[23] => Mux104.IN0
x_vec[23] => Mux104.IN1
x_vec[23] => Mux104.IN2
x_vec[23] => Mux104.IN3
x_vec[23] => Mux104.IN4
x_vec[23] => Mux104.IN5
x_vec[23] => Mux104.IN6
x_vec[23] => Mux136.IN6
x_vec[24] => Mux103.IN0
x_vec[24] => Mux103.IN1
x_vec[24] => Mux103.IN2
x_vec[24] => Mux103.IN3
x_vec[24] => Mux103.IN4
x_vec[24] => Mux103.IN5
x_vec[24] => Mux103.IN6
x_vec[24] => Mux135.IN6
x_vec[25] => Mux102.IN0
x_vec[25] => Mux102.IN1
x_vec[25] => Mux102.IN2
x_vec[25] => Mux102.IN3
x_vec[25] => Mux102.IN4
x_vec[25] => Mux102.IN5
x_vec[25] => Mux102.IN6
x_vec[25] => Mux134.IN6
x_vec[26] => Mux101.IN0
x_vec[26] => Mux101.IN1
x_vec[26] => Mux101.IN2
x_vec[26] => Mux101.IN3
x_vec[26] => Mux101.IN4
x_vec[26] => Mux101.IN5
x_vec[26] => Mux101.IN6
x_vec[26] => Mux133.IN6
x_vec[27] => Mux100.IN0
x_vec[27] => Mux100.IN1
x_vec[27] => Mux100.IN2
x_vec[27] => Mux100.IN3
x_vec[27] => Mux100.IN4
x_vec[27] => Mux100.IN5
x_vec[27] => Mux100.IN6
x_vec[27] => Mux132.IN6
x_vec[28] => Mux99.IN0
x_vec[28] => Mux99.IN1
x_vec[28] => Mux99.IN2
x_vec[28] => Mux99.IN3
x_vec[28] => Mux99.IN4
x_vec[28] => Mux99.IN5
x_vec[28] => Mux99.IN6
x_vec[28] => Mux131.IN6
x_vec[29] => Mux98.IN0
x_vec[29] => Mux98.IN1
x_vec[29] => Mux98.IN2
x_vec[29] => Mux98.IN3
x_vec[29] => Mux98.IN4
x_vec[29] => Mux98.IN5
x_vec[29] => Mux98.IN6
x_vec[29] => Mux130.IN6
x_vec[30] => Mux97.IN0
x_vec[30] => Mux97.IN1
x_vec[30] => Mux97.IN2
x_vec[30] => Mux97.IN3
x_vec[30] => Mux97.IN4
x_vec[30] => Mux97.IN5
x_vec[30] => Mux97.IN6
x_vec[30] => Mux129.IN6
x_vec[31] => Mux96.IN0
x_vec[31] => Mux96.IN1
x_vec[31] => Mux96.IN2
x_vec[31] => Mux96.IN3
x_vec[31] => Mux96.IN4
x_vec[31] => Mux96.IN5
x_vec[31] => Mux96.IN6
x_vec[31] => Mux128.IN6
x_vec[32] => Mux95.IN0
x_vec[32] => Mux95.IN1
x_vec[32] => Mux95.IN2
x_vec[32] => Mux95.IN3
x_vec[32] => Mux95.IN4
x_vec[32] => Mux95.IN5
x_vec[32] => Mux95.IN6
x_vec[32] => Mux143.IN5
x_vec[33] => Mux94.IN0
x_vec[33] => Mux94.IN1
x_vec[33] => Mux94.IN2
x_vec[33] => Mux94.IN3
x_vec[33] => Mux94.IN4
x_vec[33] => Mux94.IN5
x_vec[33] => Mux94.IN6
x_vec[33] => Mux142.IN5
x_vec[34] => Mux93.IN0
x_vec[34] => Mux93.IN1
x_vec[34] => Mux93.IN2
x_vec[34] => Mux93.IN3
x_vec[34] => Mux93.IN4
x_vec[34] => Mux93.IN5
x_vec[34] => Mux93.IN6
x_vec[34] => Mux141.IN5
x_vec[35] => Mux92.IN0
x_vec[35] => Mux92.IN1
x_vec[35] => Mux92.IN2
x_vec[35] => Mux92.IN3
x_vec[35] => Mux92.IN4
x_vec[35] => Mux92.IN5
x_vec[35] => Mux92.IN6
x_vec[35] => Mux140.IN5
x_vec[36] => Mux91.IN0
x_vec[36] => Mux91.IN1
x_vec[36] => Mux91.IN2
x_vec[36] => Mux91.IN3
x_vec[36] => Mux91.IN4
x_vec[36] => Mux91.IN5
x_vec[36] => Mux91.IN6
x_vec[36] => Mux139.IN5
x_vec[37] => Mux90.IN0
x_vec[37] => Mux90.IN1
x_vec[37] => Mux90.IN2
x_vec[37] => Mux90.IN3
x_vec[37] => Mux90.IN4
x_vec[37] => Mux90.IN5
x_vec[37] => Mux90.IN6
x_vec[37] => Mux138.IN5
x_vec[38] => Mux89.IN0
x_vec[38] => Mux89.IN1
x_vec[38] => Mux89.IN2
x_vec[38] => Mux89.IN3
x_vec[38] => Mux89.IN4
x_vec[38] => Mux89.IN5
x_vec[38] => Mux89.IN6
x_vec[38] => Mux137.IN5
x_vec[39] => Mux88.IN0
x_vec[39] => Mux88.IN1
x_vec[39] => Mux88.IN2
x_vec[39] => Mux88.IN3
x_vec[39] => Mux88.IN4
x_vec[39] => Mux88.IN5
x_vec[39] => Mux88.IN6
x_vec[39] => Mux136.IN5
x_vec[40] => Mux87.IN0
x_vec[40] => Mux87.IN1
x_vec[40] => Mux87.IN2
x_vec[40] => Mux87.IN3
x_vec[40] => Mux87.IN4
x_vec[40] => Mux87.IN5
x_vec[40] => Mux87.IN6
x_vec[40] => Mux135.IN5
x_vec[41] => Mux86.IN0
x_vec[41] => Mux86.IN1
x_vec[41] => Mux86.IN2
x_vec[41] => Mux86.IN3
x_vec[41] => Mux86.IN4
x_vec[41] => Mux86.IN5
x_vec[41] => Mux86.IN6
x_vec[41] => Mux134.IN5
x_vec[42] => Mux85.IN0
x_vec[42] => Mux85.IN1
x_vec[42] => Mux85.IN2
x_vec[42] => Mux85.IN3
x_vec[42] => Mux85.IN4
x_vec[42] => Mux85.IN5
x_vec[42] => Mux85.IN6
x_vec[42] => Mux133.IN5
x_vec[43] => Mux84.IN0
x_vec[43] => Mux84.IN1
x_vec[43] => Mux84.IN2
x_vec[43] => Mux84.IN3
x_vec[43] => Mux84.IN4
x_vec[43] => Mux84.IN5
x_vec[43] => Mux84.IN6
x_vec[43] => Mux132.IN5
x_vec[44] => Mux83.IN0
x_vec[44] => Mux83.IN1
x_vec[44] => Mux83.IN2
x_vec[44] => Mux83.IN3
x_vec[44] => Mux83.IN4
x_vec[44] => Mux83.IN5
x_vec[44] => Mux83.IN6
x_vec[44] => Mux131.IN5
x_vec[45] => Mux82.IN0
x_vec[45] => Mux82.IN1
x_vec[45] => Mux82.IN2
x_vec[45] => Mux82.IN3
x_vec[45] => Mux82.IN4
x_vec[45] => Mux82.IN5
x_vec[45] => Mux82.IN6
x_vec[45] => Mux130.IN5
x_vec[46] => Mux81.IN0
x_vec[46] => Mux81.IN1
x_vec[46] => Mux81.IN2
x_vec[46] => Mux81.IN3
x_vec[46] => Mux81.IN4
x_vec[46] => Mux81.IN5
x_vec[46] => Mux81.IN6
x_vec[46] => Mux129.IN5
x_vec[47] => Mux80.IN0
x_vec[47] => Mux80.IN1
x_vec[47] => Mux80.IN2
x_vec[47] => Mux80.IN3
x_vec[47] => Mux80.IN4
x_vec[47] => Mux80.IN5
x_vec[47] => Mux80.IN6
x_vec[47] => Mux128.IN5
x_vec[48] => Mux79.IN0
x_vec[48] => Mux79.IN1
x_vec[48] => Mux79.IN2
x_vec[48] => Mux79.IN3
x_vec[48] => Mux79.IN4
x_vec[48] => Mux79.IN5
x_vec[48] => Mux79.IN6
x_vec[48] => Mux143.IN4
x_vec[49] => Mux78.IN0
x_vec[49] => Mux78.IN1
x_vec[49] => Mux78.IN2
x_vec[49] => Mux78.IN3
x_vec[49] => Mux78.IN4
x_vec[49] => Mux78.IN5
x_vec[49] => Mux78.IN6
x_vec[49] => Mux142.IN4
x_vec[50] => Mux77.IN0
x_vec[50] => Mux77.IN1
x_vec[50] => Mux77.IN2
x_vec[50] => Mux77.IN3
x_vec[50] => Mux77.IN4
x_vec[50] => Mux77.IN5
x_vec[50] => Mux77.IN6
x_vec[50] => Mux141.IN4
x_vec[51] => Mux76.IN0
x_vec[51] => Mux76.IN1
x_vec[51] => Mux76.IN2
x_vec[51] => Mux76.IN3
x_vec[51] => Mux76.IN4
x_vec[51] => Mux76.IN5
x_vec[51] => Mux76.IN6
x_vec[51] => Mux140.IN4
x_vec[52] => Mux75.IN0
x_vec[52] => Mux75.IN1
x_vec[52] => Mux75.IN2
x_vec[52] => Mux75.IN3
x_vec[52] => Mux75.IN4
x_vec[52] => Mux75.IN5
x_vec[52] => Mux75.IN6
x_vec[52] => Mux139.IN4
x_vec[53] => Mux74.IN0
x_vec[53] => Mux74.IN1
x_vec[53] => Mux74.IN2
x_vec[53] => Mux74.IN3
x_vec[53] => Mux74.IN4
x_vec[53] => Mux74.IN5
x_vec[53] => Mux74.IN6
x_vec[53] => Mux138.IN4
x_vec[54] => Mux73.IN0
x_vec[54] => Mux73.IN1
x_vec[54] => Mux73.IN2
x_vec[54] => Mux73.IN3
x_vec[54] => Mux73.IN4
x_vec[54] => Mux73.IN5
x_vec[54] => Mux73.IN6
x_vec[54] => Mux137.IN4
x_vec[55] => Mux72.IN0
x_vec[55] => Mux72.IN1
x_vec[55] => Mux72.IN2
x_vec[55] => Mux72.IN3
x_vec[55] => Mux72.IN4
x_vec[55] => Mux72.IN5
x_vec[55] => Mux72.IN6
x_vec[55] => Mux136.IN4
x_vec[56] => Mux71.IN0
x_vec[56] => Mux71.IN1
x_vec[56] => Mux71.IN2
x_vec[56] => Mux71.IN3
x_vec[56] => Mux71.IN4
x_vec[56] => Mux71.IN5
x_vec[56] => Mux71.IN6
x_vec[56] => Mux135.IN4
x_vec[57] => Mux70.IN0
x_vec[57] => Mux70.IN1
x_vec[57] => Mux70.IN2
x_vec[57] => Mux70.IN3
x_vec[57] => Mux70.IN4
x_vec[57] => Mux70.IN5
x_vec[57] => Mux70.IN6
x_vec[57] => Mux134.IN4
x_vec[58] => Mux69.IN0
x_vec[58] => Mux69.IN1
x_vec[58] => Mux69.IN2
x_vec[58] => Mux69.IN3
x_vec[58] => Mux69.IN4
x_vec[58] => Mux69.IN5
x_vec[58] => Mux69.IN6
x_vec[58] => Mux133.IN4
x_vec[59] => Mux68.IN0
x_vec[59] => Mux68.IN1
x_vec[59] => Mux68.IN2
x_vec[59] => Mux68.IN3
x_vec[59] => Mux68.IN4
x_vec[59] => Mux68.IN5
x_vec[59] => Mux68.IN6
x_vec[59] => Mux132.IN4
x_vec[60] => Mux67.IN0
x_vec[60] => Mux67.IN1
x_vec[60] => Mux67.IN2
x_vec[60] => Mux67.IN3
x_vec[60] => Mux67.IN4
x_vec[60] => Mux67.IN5
x_vec[60] => Mux67.IN6
x_vec[60] => Mux131.IN4
x_vec[61] => Mux66.IN0
x_vec[61] => Mux66.IN1
x_vec[61] => Mux66.IN2
x_vec[61] => Mux66.IN3
x_vec[61] => Mux66.IN4
x_vec[61] => Mux66.IN5
x_vec[61] => Mux66.IN6
x_vec[61] => Mux130.IN4
x_vec[62] => Mux65.IN0
x_vec[62] => Mux65.IN1
x_vec[62] => Mux65.IN2
x_vec[62] => Mux65.IN3
x_vec[62] => Mux65.IN4
x_vec[62] => Mux65.IN5
x_vec[62] => Mux65.IN6
x_vec[62] => Mux129.IN4
x_vec[63] => Mux64.IN0
x_vec[63] => Mux64.IN1
x_vec[63] => Mux64.IN2
x_vec[63] => Mux64.IN3
x_vec[63] => Mux64.IN4
x_vec[63] => Mux64.IN5
x_vec[63] => Mux64.IN6
x_vec[63] => Mux128.IN4
x_vec[64] => Mux63.IN0
x_vec[64] => Mux63.IN1
x_vec[64] => Mux63.IN2
x_vec[64] => Mux63.IN3
x_vec[64] => Mux63.IN4
x_vec[64] => Mux63.IN5
x_vec[64] => Mux63.IN6
x_vec[64] => Mux143.IN3
x_vec[65] => Mux62.IN0
x_vec[65] => Mux62.IN1
x_vec[65] => Mux62.IN2
x_vec[65] => Mux62.IN3
x_vec[65] => Mux62.IN4
x_vec[65] => Mux62.IN5
x_vec[65] => Mux62.IN6
x_vec[65] => Mux142.IN3
x_vec[66] => Mux61.IN0
x_vec[66] => Mux61.IN1
x_vec[66] => Mux61.IN2
x_vec[66] => Mux61.IN3
x_vec[66] => Mux61.IN4
x_vec[66] => Mux61.IN5
x_vec[66] => Mux61.IN6
x_vec[66] => Mux141.IN3
x_vec[67] => Mux60.IN0
x_vec[67] => Mux60.IN1
x_vec[67] => Mux60.IN2
x_vec[67] => Mux60.IN3
x_vec[67] => Mux60.IN4
x_vec[67] => Mux60.IN5
x_vec[67] => Mux60.IN6
x_vec[67] => Mux140.IN3
x_vec[68] => Mux59.IN0
x_vec[68] => Mux59.IN1
x_vec[68] => Mux59.IN2
x_vec[68] => Mux59.IN3
x_vec[68] => Mux59.IN4
x_vec[68] => Mux59.IN5
x_vec[68] => Mux59.IN6
x_vec[68] => Mux139.IN3
x_vec[69] => Mux58.IN0
x_vec[69] => Mux58.IN1
x_vec[69] => Mux58.IN2
x_vec[69] => Mux58.IN3
x_vec[69] => Mux58.IN4
x_vec[69] => Mux58.IN5
x_vec[69] => Mux58.IN6
x_vec[69] => Mux138.IN3
x_vec[70] => Mux57.IN0
x_vec[70] => Mux57.IN1
x_vec[70] => Mux57.IN2
x_vec[70] => Mux57.IN3
x_vec[70] => Mux57.IN4
x_vec[70] => Mux57.IN5
x_vec[70] => Mux57.IN6
x_vec[70] => Mux137.IN3
x_vec[71] => Mux56.IN0
x_vec[71] => Mux56.IN1
x_vec[71] => Mux56.IN2
x_vec[71] => Mux56.IN3
x_vec[71] => Mux56.IN4
x_vec[71] => Mux56.IN5
x_vec[71] => Mux56.IN6
x_vec[71] => Mux136.IN3
x_vec[72] => Mux55.IN0
x_vec[72] => Mux55.IN1
x_vec[72] => Mux55.IN2
x_vec[72] => Mux55.IN3
x_vec[72] => Mux55.IN4
x_vec[72] => Mux55.IN5
x_vec[72] => Mux55.IN6
x_vec[72] => Mux135.IN3
x_vec[73] => Mux54.IN0
x_vec[73] => Mux54.IN1
x_vec[73] => Mux54.IN2
x_vec[73] => Mux54.IN3
x_vec[73] => Mux54.IN4
x_vec[73] => Mux54.IN5
x_vec[73] => Mux54.IN6
x_vec[73] => Mux134.IN3
x_vec[74] => Mux53.IN0
x_vec[74] => Mux53.IN1
x_vec[74] => Mux53.IN2
x_vec[74] => Mux53.IN3
x_vec[74] => Mux53.IN4
x_vec[74] => Mux53.IN5
x_vec[74] => Mux53.IN6
x_vec[74] => Mux133.IN3
x_vec[75] => Mux52.IN0
x_vec[75] => Mux52.IN1
x_vec[75] => Mux52.IN2
x_vec[75] => Mux52.IN3
x_vec[75] => Mux52.IN4
x_vec[75] => Mux52.IN5
x_vec[75] => Mux52.IN6
x_vec[75] => Mux132.IN3
x_vec[76] => Mux51.IN0
x_vec[76] => Mux51.IN1
x_vec[76] => Mux51.IN2
x_vec[76] => Mux51.IN3
x_vec[76] => Mux51.IN4
x_vec[76] => Mux51.IN5
x_vec[76] => Mux51.IN6
x_vec[76] => Mux131.IN3
x_vec[77] => Mux50.IN0
x_vec[77] => Mux50.IN1
x_vec[77] => Mux50.IN2
x_vec[77] => Mux50.IN3
x_vec[77] => Mux50.IN4
x_vec[77] => Mux50.IN5
x_vec[77] => Mux50.IN6
x_vec[77] => Mux130.IN3
x_vec[78] => Mux49.IN0
x_vec[78] => Mux49.IN1
x_vec[78] => Mux49.IN2
x_vec[78] => Mux49.IN3
x_vec[78] => Mux49.IN4
x_vec[78] => Mux49.IN5
x_vec[78] => Mux49.IN6
x_vec[78] => Mux129.IN3
x_vec[79] => Mux48.IN0
x_vec[79] => Mux48.IN1
x_vec[79] => Mux48.IN2
x_vec[79] => Mux48.IN3
x_vec[79] => Mux48.IN4
x_vec[79] => Mux48.IN5
x_vec[79] => Mux48.IN6
x_vec[79] => Mux128.IN3
x_vec[80] => Mux47.IN0
x_vec[80] => Mux47.IN1
x_vec[80] => Mux47.IN2
x_vec[80] => Mux47.IN3
x_vec[80] => Mux47.IN4
x_vec[80] => Mux47.IN5
x_vec[80] => Mux47.IN6
x_vec[80] => Mux143.IN2
x_vec[81] => Mux46.IN0
x_vec[81] => Mux46.IN1
x_vec[81] => Mux46.IN2
x_vec[81] => Mux46.IN3
x_vec[81] => Mux46.IN4
x_vec[81] => Mux46.IN5
x_vec[81] => Mux46.IN6
x_vec[81] => Mux142.IN2
x_vec[82] => Mux45.IN0
x_vec[82] => Mux45.IN1
x_vec[82] => Mux45.IN2
x_vec[82] => Mux45.IN3
x_vec[82] => Mux45.IN4
x_vec[82] => Mux45.IN5
x_vec[82] => Mux45.IN6
x_vec[82] => Mux141.IN2
x_vec[83] => Mux44.IN0
x_vec[83] => Mux44.IN1
x_vec[83] => Mux44.IN2
x_vec[83] => Mux44.IN3
x_vec[83] => Mux44.IN4
x_vec[83] => Mux44.IN5
x_vec[83] => Mux44.IN6
x_vec[83] => Mux140.IN2
x_vec[84] => Mux43.IN0
x_vec[84] => Mux43.IN1
x_vec[84] => Mux43.IN2
x_vec[84] => Mux43.IN3
x_vec[84] => Mux43.IN4
x_vec[84] => Mux43.IN5
x_vec[84] => Mux43.IN6
x_vec[84] => Mux139.IN2
x_vec[85] => Mux42.IN0
x_vec[85] => Mux42.IN1
x_vec[85] => Mux42.IN2
x_vec[85] => Mux42.IN3
x_vec[85] => Mux42.IN4
x_vec[85] => Mux42.IN5
x_vec[85] => Mux42.IN6
x_vec[85] => Mux138.IN2
x_vec[86] => Mux41.IN0
x_vec[86] => Mux41.IN1
x_vec[86] => Mux41.IN2
x_vec[86] => Mux41.IN3
x_vec[86] => Mux41.IN4
x_vec[86] => Mux41.IN5
x_vec[86] => Mux41.IN6
x_vec[86] => Mux137.IN2
x_vec[87] => Mux40.IN0
x_vec[87] => Mux40.IN1
x_vec[87] => Mux40.IN2
x_vec[87] => Mux40.IN3
x_vec[87] => Mux40.IN4
x_vec[87] => Mux40.IN5
x_vec[87] => Mux40.IN6
x_vec[87] => Mux136.IN2
x_vec[88] => Mux39.IN0
x_vec[88] => Mux39.IN1
x_vec[88] => Mux39.IN2
x_vec[88] => Mux39.IN3
x_vec[88] => Mux39.IN4
x_vec[88] => Mux39.IN5
x_vec[88] => Mux39.IN6
x_vec[88] => Mux135.IN2
x_vec[89] => Mux38.IN0
x_vec[89] => Mux38.IN1
x_vec[89] => Mux38.IN2
x_vec[89] => Mux38.IN3
x_vec[89] => Mux38.IN4
x_vec[89] => Mux38.IN5
x_vec[89] => Mux38.IN6
x_vec[89] => Mux134.IN2
x_vec[90] => Mux37.IN0
x_vec[90] => Mux37.IN1
x_vec[90] => Mux37.IN2
x_vec[90] => Mux37.IN3
x_vec[90] => Mux37.IN4
x_vec[90] => Mux37.IN5
x_vec[90] => Mux37.IN6
x_vec[90] => Mux133.IN2
x_vec[91] => Mux36.IN0
x_vec[91] => Mux36.IN1
x_vec[91] => Mux36.IN2
x_vec[91] => Mux36.IN3
x_vec[91] => Mux36.IN4
x_vec[91] => Mux36.IN5
x_vec[91] => Mux36.IN6
x_vec[91] => Mux132.IN2
x_vec[92] => Mux35.IN0
x_vec[92] => Mux35.IN1
x_vec[92] => Mux35.IN2
x_vec[92] => Mux35.IN3
x_vec[92] => Mux35.IN4
x_vec[92] => Mux35.IN5
x_vec[92] => Mux35.IN6
x_vec[92] => Mux131.IN2
x_vec[93] => Mux34.IN0
x_vec[93] => Mux34.IN1
x_vec[93] => Mux34.IN2
x_vec[93] => Mux34.IN3
x_vec[93] => Mux34.IN4
x_vec[93] => Mux34.IN5
x_vec[93] => Mux34.IN6
x_vec[93] => Mux130.IN2
x_vec[94] => Mux33.IN0
x_vec[94] => Mux33.IN1
x_vec[94] => Mux33.IN2
x_vec[94] => Mux33.IN3
x_vec[94] => Mux33.IN4
x_vec[94] => Mux33.IN5
x_vec[94] => Mux33.IN6
x_vec[94] => Mux129.IN2
x_vec[95] => Mux32.IN0
x_vec[95] => Mux32.IN1
x_vec[95] => Mux32.IN2
x_vec[95] => Mux32.IN3
x_vec[95] => Mux32.IN4
x_vec[95] => Mux32.IN5
x_vec[95] => Mux32.IN6
x_vec[95] => Mux128.IN2
x_vec[96] => Mux31.IN0
x_vec[96] => Mux31.IN1
x_vec[96] => Mux31.IN2
x_vec[96] => Mux31.IN3
x_vec[96] => Mux31.IN4
x_vec[96] => Mux31.IN5
x_vec[96] => Mux31.IN6
x_vec[96] => Mux143.IN1
x_vec[97] => Mux30.IN0
x_vec[97] => Mux30.IN1
x_vec[97] => Mux30.IN2
x_vec[97] => Mux30.IN3
x_vec[97] => Mux30.IN4
x_vec[97] => Mux30.IN5
x_vec[97] => Mux30.IN6
x_vec[97] => Mux142.IN1
x_vec[98] => Mux29.IN0
x_vec[98] => Mux29.IN1
x_vec[98] => Mux29.IN2
x_vec[98] => Mux29.IN3
x_vec[98] => Mux29.IN4
x_vec[98] => Mux29.IN5
x_vec[98] => Mux29.IN6
x_vec[98] => Mux141.IN1
x_vec[99] => Mux28.IN0
x_vec[99] => Mux28.IN1
x_vec[99] => Mux28.IN2
x_vec[99] => Mux28.IN3
x_vec[99] => Mux28.IN4
x_vec[99] => Mux28.IN5
x_vec[99] => Mux28.IN6
x_vec[99] => Mux140.IN1
x_vec[100] => Mux27.IN0
x_vec[100] => Mux27.IN1
x_vec[100] => Mux27.IN2
x_vec[100] => Mux27.IN3
x_vec[100] => Mux27.IN4
x_vec[100] => Mux27.IN5
x_vec[100] => Mux27.IN6
x_vec[100] => Mux139.IN1
x_vec[101] => Mux26.IN0
x_vec[101] => Mux26.IN1
x_vec[101] => Mux26.IN2
x_vec[101] => Mux26.IN3
x_vec[101] => Mux26.IN4
x_vec[101] => Mux26.IN5
x_vec[101] => Mux26.IN6
x_vec[101] => Mux138.IN1
x_vec[102] => Mux25.IN0
x_vec[102] => Mux25.IN1
x_vec[102] => Mux25.IN2
x_vec[102] => Mux25.IN3
x_vec[102] => Mux25.IN4
x_vec[102] => Mux25.IN5
x_vec[102] => Mux25.IN6
x_vec[102] => Mux137.IN1
x_vec[103] => Mux24.IN0
x_vec[103] => Mux24.IN1
x_vec[103] => Mux24.IN2
x_vec[103] => Mux24.IN3
x_vec[103] => Mux24.IN4
x_vec[103] => Mux24.IN5
x_vec[103] => Mux24.IN6
x_vec[103] => Mux136.IN1
x_vec[104] => Mux23.IN0
x_vec[104] => Mux23.IN1
x_vec[104] => Mux23.IN2
x_vec[104] => Mux23.IN3
x_vec[104] => Mux23.IN4
x_vec[104] => Mux23.IN5
x_vec[104] => Mux23.IN6
x_vec[104] => Mux135.IN1
x_vec[105] => Mux22.IN0
x_vec[105] => Mux22.IN1
x_vec[105] => Mux22.IN2
x_vec[105] => Mux22.IN3
x_vec[105] => Mux22.IN4
x_vec[105] => Mux22.IN5
x_vec[105] => Mux22.IN6
x_vec[105] => Mux134.IN1
x_vec[106] => Mux21.IN0
x_vec[106] => Mux21.IN1
x_vec[106] => Mux21.IN2
x_vec[106] => Mux21.IN3
x_vec[106] => Mux21.IN4
x_vec[106] => Mux21.IN5
x_vec[106] => Mux21.IN6
x_vec[106] => Mux133.IN1
x_vec[107] => Mux20.IN0
x_vec[107] => Mux20.IN1
x_vec[107] => Mux20.IN2
x_vec[107] => Mux20.IN3
x_vec[107] => Mux20.IN4
x_vec[107] => Mux20.IN5
x_vec[107] => Mux20.IN6
x_vec[107] => Mux132.IN1
x_vec[108] => Mux19.IN0
x_vec[108] => Mux19.IN1
x_vec[108] => Mux19.IN2
x_vec[108] => Mux19.IN3
x_vec[108] => Mux19.IN4
x_vec[108] => Mux19.IN5
x_vec[108] => Mux19.IN6
x_vec[108] => Mux131.IN1
x_vec[109] => Mux18.IN0
x_vec[109] => Mux18.IN1
x_vec[109] => Mux18.IN2
x_vec[109] => Mux18.IN3
x_vec[109] => Mux18.IN4
x_vec[109] => Mux18.IN5
x_vec[109] => Mux18.IN6
x_vec[109] => Mux130.IN1
x_vec[110] => Mux17.IN0
x_vec[110] => Mux17.IN1
x_vec[110] => Mux17.IN2
x_vec[110] => Mux17.IN3
x_vec[110] => Mux17.IN4
x_vec[110] => Mux17.IN5
x_vec[110] => Mux17.IN6
x_vec[110] => Mux129.IN1
x_vec[111] => Mux16.IN0
x_vec[111] => Mux16.IN1
x_vec[111] => Mux16.IN2
x_vec[111] => Mux16.IN3
x_vec[111] => Mux16.IN4
x_vec[111] => Mux16.IN5
x_vec[111] => Mux16.IN6
x_vec[111] => Mux128.IN1
x_vec[112] => Mux15.IN0
x_vec[112] => Mux15.IN1
x_vec[112] => Mux15.IN2
x_vec[112] => Mux15.IN3
x_vec[112] => Mux15.IN4
x_vec[112] => Mux15.IN5
x_vec[112] => Mux15.IN6
x_vec[112] => Mux143.IN0
x_vec[113] => Mux14.IN0
x_vec[113] => Mux14.IN1
x_vec[113] => Mux14.IN2
x_vec[113] => Mux14.IN3
x_vec[113] => Mux14.IN4
x_vec[113] => Mux14.IN5
x_vec[113] => Mux14.IN6
x_vec[113] => Mux142.IN0
x_vec[114] => Mux13.IN0
x_vec[114] => Mux13.IN1
x_vec[114] => Mux13.IN2
x_vec[114] => Mux13.IN3
x_vec[114] => Mux13.IN4
x_vec[114] => Mux13.IN5
x_vec[114] => Mux13.IN6
x_vec[114] => Mux141.IN0
x_vec[115] => Mux12.IN0
x_vec[115] => Mux12.IN1
x_vec[115] => Mux12.IN2
x_vec[115] => Mux12.IN3
x_vec[115] => Mux12.IN4
x_vec[115] => Mux12.IN5
x_vec[115] => Mux12.IN6
x_vec[115] => Mux140.IN0
x_vec[116] => Mux11.IN0
x_vec[116] => Mux11.IN1
x_vec[116] => Mux11.IN2
x_vec[116] => Mux11.IN3
x_vec[116] => Mux11.IN4
x_vec[116] => Mux11.IN5
x_vec[116] => Mux11.IN6
x_vec[116] => Mux139.IN0
x_vec[117] => Mux10.IN0
x_vec[117] => Mux10.IN1
x_vec[117] => Mux10.IN2
x_vec[117] => Mux10.IN3
x_vec[117] => Mux10.IN4
x_vec[117] => Mux10.IN5
x_vec[117] => Mux10.IN6
x_vec[117] => Mux138.IN0
x_vec[118] => Mux9.IN0
x_vec[118] => Mux9.IN1
x_vec[118] => Mux9.IN2
x_vec[118] => Mux9.IN3
x_vec[118] => Mux9.IN4
x_vec[118] => Mux9.IN5
x_vec[118] => Mux9.IN6
x_vec[118] => Mux137.IN0
x_vec[119] => Mux8.IN0
x_vec[119] => Mux8.IN1
x_vec[119] => Mux8.IN2
x_vec[119] => Mux8.IN3
x_vec[119] => Mux8.IN4
x_vec[119] => Mux8.IN5
x_vec[119] => Mux8.IN6
x_vec[119] => Mux136.IN0
x_vec[120] => Mux7.IN0
x_vec[120] => Mux7.IN1
x_vec[120] => Mux7.IN2
x_vec[120] => Mux7.IN3
x_vec[120] => Mux7.IN4
x_vec[120] => Mux7.IN5
x_vec[120] => Mux7.IN6
x_vec[120] => Mux135.IN0
x_vec[121] => Mux6.IN0
x_vec[121] => Mux6.IN1
x_vec[121] => Mux6.IN2
x_vec[121] => Mux6.IN3
x_vec[121] => Mux6.IN4
x_vec[121] => Mux6.IN5
x_vec[121] => Mux6.IN6
x_vec[121] => Mux134.IN0
x_vec[122] => Mux5.IN0
x_vec[122] => Mux5.IN1
x_vec[122] => Mux5.IN2
x_vec[122] => Mux5.IN3
x_vec[122] => Mux5.IN4
x_vec[122] => Mux5.IN5
x_vec[122] => Mux5.IN6
x_vec[122] => Mux133.IN0
x_vec[123] => Mux4.IN0
x_vec[123] => Mux4.IN1
x_vec[123] => Mux4.IN2
x_vec[123] => Mux4.IN3
x_vec[123] => Mux4.IN4
x_vec[123] => Mux4.IN5
x_vec[123] => Mux4.IN6
x_vec[123] => Mux132.IN0
x_vec[124] => Mux3.IN0
x_vec[124] => Mux3.IN1
x_vec[124] => Mux3.IN2
x_vec[124] => Mux3.IN3
x_vec[124] => Mux3.IN4
x_vec[124] => Mux3.IN5
x_vec[124] => Mux3.IN6
x_vec[124] => Mux131.IN0
x_vec[125] => Mux2.IN0
x_vec[125] => Mux2.IN1
x_vec[125] => Mux2.IN2
x_vec[125] => Mux2.IN3
x_vec[125] => Mux2.IN4
x_vec[125] => Mux2.IN5
x_vec[125] => Mux2.IN6
x_vec[125] => Mux130.IN0
x_vec[126] => Mux1.IN0
x_vec[126] => Mux1.IN1
x_vec[126] => Mux1.IN2
x_vec[126] => Mux1.IN3
x_vec[126] => Mux1.IN4
x_vec[126] => Mux1.IN5
x_vec[126] => Mux1.IN6
x_vec[126] => Mux129.IN0
x_vec[127] => Mux0.IN0
x_vec[127] => Mux0.IN1
x_vec[127] => Mux0.IN2
x_vec[127] => Mux0.IN3
x_vec[127] => Mux0.IN4
x_vec[127] => Mux0.IN5
x_vec[127] => Mux0.IN6
x_vec[127] => Mux128.IN0
x_sca[0] => Mux15.IN7
x_sca[0] => Mux31.IN7
x_sca[0] => Mux47.IN7
x_sca[0] => Mux63.IN7
x_sca[0] => Mux79.IN7
x_sca[0] => Mux95.IN7
x_sca[0] => Mux111.IN7
x_sca[0] => Mux127.IN7
x_sca[1] => Mux14.IN7
x_sca[1] => Mux30.IN7
x_sca[1] => Mux46.IN7
x_sca[1] => Mux62.IN7
x_sca[1] => Mux78.IN7
x_sca[1] => Mux94.IN7
x_sca[1] => Mux110.IN7
x_sca[1] => Mux126.IN7
x_sca[2] => Mux13.IN7
x_sca[2] => Mux29.IN7
x_sca[2] => Mux45.IN7
x_sca[2] => Mux61.IN7
x_sca[2] => Mux77.IN7
x_sca[2] => Mux93.IN7
x_sca[2] => Mux109.IN7
x_sca[2] => Mux125.IN7
x_sca[3] => Mux12.IN7
x_sca[3] => Mux28.IN7
x_sca[3] => Mux44.IN7
x_sca[3] => Mux60.IN7
x_sca[3] => Mux76.IN7
x_sca[3] => Mux92.IN7
x_sca[3] => Mux108.IN7
x_sca[3] => Mux124.IN7
x_sca[4] => Mux11.IN7
x_sca[4] => Mux27.IN7
x_sca[4] => Mux43.IN7
x_sca[4] => Mux59.IN7
x_sca[4] => Mux75.IN7
x_sca[4] => Mux91.IN7
x_sca[4] => Mux107.IN7
x_sca[4] => Mux123.IN7
x_sca[5] => Mux10.IN7
x_sca[5] => Mux26.IN7
x_sca[5] => Mux42.IN7
x_sca[5] => Mux58.IN7
x_sca[5] => Mux74.IN7
x_sca[5] => Mux90.IN7
x_sca[5] => Mux106.IN7
x_sca[5] => Mux122.IN7
x_sca[6] => Mux9.IN7
x_sca[6] => Mux25.IN7
x_sca[6] => Mux41.IN7
x_sca[6] => Mux57.IN7
x_sca[6] => Mux73.IN7
x_sca[6] => Mux89.IN7
x_sca[6] => Mux105.IN7
x_sca[6] => Mux121.IN7
x_sca[7] => Mux8.IN7
x_sca[7] => Mux24.IN7
x_sca[7] => Mux40.IN7
x_sca[7] => Mux56.IN7
x_sca[7] => Mux72.IN7
x_sca[7] => Mux88.IN7
x_sca[7] => Mux104.IN7
x_sca[7] => Mux120.IN7
x_sca[8] => Mux7.IN7
x_sca[8] => Mux23.IN7
x_sca[8] => Mux39.IN7
x_sca[8] => Mux55.IN7
x_sca[8] => Mux71.IN7
x_sca[8] => Mux87.IN7
x_sca[8] => Mux103.IN7
x_sca[8] => Mux119.IN7
x_sca[9] => Mux6.IN7
x_sca[9] => Mux22.IN7
x_sca[9] => Mux38.IN7
x_sca[9] => Mux54.IN7
x_sca[9] => Mux70.IN7
x_sca[9] => Mux86.IN7
x_sca[9] => Mux102.IN7
x_sca[9] => Mux118.IN7
x_sca[10] => Mux5.IN7
x_sca[10] => Mux21.IN7
x_sca[10] => Mux37.IN7
x_sca[10] => Mux53.IN7
x_sca[10] => Mux69.IN7
x_sca[10] => Mux85.IN7
x_sca[10] => Mux101.IN7
x_sca[10] => Mux117.IN7
x_sca[11] => Mux4.IN7
x_sca[11] => Mux20.IN7
x_sca[11] => Mux36.IN7
x_sca[11] => Mux52.IN7
x_sca[11] => Mux68.IN7
x_sca[11] => Mux84.IN7
x_sca[11] => Mux100.IN7
x_sca[11] => Mux116.IN7
x_sca[12] => Mux3.IN7
x_sca[12] => Mux19.IN7
x_sca[12] => Mux35.IN7
x_sca[12] => Mux51.IN7
x_sca[12] => Mux67.IN7
x_sca[12] => Mux83.IN7
x_sca[12] => Mux99.IN7
x_sca[12] => Mux115.IN7
x_sca[13] => Mux2.IN7
x_sca[13] => Mux18.IN7
x_sca[13] => Mux34.IN7
x_sca[13] => Mux50.IN7
x_sca[13] => Mux66.IN7
x_sca[13] => Mux82.IN7
x_sca[13] => Mux98.IN7
x_sca[13] => Mux114.IN7
x_sca[14] => Mux1.IN7
x_sca[14] => Mux17.IN7
x_sca[14] => Mux33.IN7
x_sca[14] => Mux49.IN7
x_sca[14] => Mux65.IN7
x_sca[14] => Mux81.IN7
x_sca[14] => Mux97.IN7
x_sca[14] => Mux113.IN7
x_sca[15] => Mux0.IN7
x_sca[15] => Mux16.IN7
x_sca[15] => Mux32.IN7
x_sca[15] => Mux48.IN7
x_sca[15] => Mux64.IN7
x_sca[15] => Mux80.IN7
x_sca[15] => Mux96.IN7
x_sca[15] => Mux112.IN7
y[0] => ~NO_FANOUT~
y[1] => ~NO_FANOUT~
y[2] => ~NO_FANOUT~
y[3] => ~NO_FANOUT~
y[4] => ~NO_FANOUT~
y[5] => ~NO_FANOUT~
y[6] => ~NO_FANOUT~
y[7] => ~NO_FANOUT~
y[8] => ~NO_FANOUT~
y[9] => ~NO_FANOUT~
y[10] => ~NO_FANOUT~
y[11] => ~NO_FANOUT~
y[12] => ~NO_FANOUT~
y[13] => ~NO_FANOUT~
y[14] => ~NO_FANOUT~
y[15] => ~NO_FANOUT~
y[16] => ~NO_FANOUT~
y[17] => ~NO_FANOUT~
y[18] => ~NO_FANOUT~
y[19] => ~NO_FANOUT~
y[20] => ~NO_FANOUT~
y[21] => ~NO_FANOUT~
y[22] => ~NO_FANOUT~
y[23] => ~NO_FANOUT~
y[24] => ~NO_FANOUT~
y[25] => ~NO_FANOUT~
y[26] => ~NO_FANOUT~
y[27] => ~NO_FANOUT~
y[28] => ~NO_FANOUT~
y[29] => ~NO_FANOUT~
y[30] => ~NO_FANOUT~
y[31] => ~NO_FANOUT~
y[32] => ~NO_FANOUT~
y[33] => ~NO_FANOUT~
y[34] => ~NO_FANOUT~
y[35] => ~NO_FANOUT~
y[36] => ~NO_FANOUT~
y[37] => ~NO_FANOUT~
y[38] => ~NO_FANOUT~
y[39] => ~NO_FANOUT~
y[40] => ~NO_FANOUT~
y[41] => ~NO_FANOUT~
y[42] => ~NO_FANOUT~
y[43] => ~NO_FANOUT~
y[44] => ~NO_FANOUT~
y[45] => ~NO_FANOUT~
y[46] => ~NO_FANOUT~
y[47] => ~NO_FANOUT~
y[48] => ~NO_FANOUT~
y[49] => ~NO_FANOUT~
y[50] => ~NO_FANOUT~
y[51] => ~NO_FANOUT~
y[52] => ~NO_FANOUT~
y[53] => ~NO_FANOUT~
y[54] => ~NO_FANOUT~
y[55] => ~NO_FANOUT~
y[56] => ~NO_FANOUT~
y[57] => ~NO_FANOUT~
y[58] => ~NO_FANOUT~
y[59] => ~NO_FANOUT~
y[60] => ~NO_FANOUT~
y[61] => ~NO_FANOUT~
y[62] => ~NO_FANOUT~
y[63] => ~NO_FANOUT~
y[64] => ~NO_FANOUT~
y[65] => ~NO_FANOUT~
y[66] => ~NO_FANOUT~
y[67] => ~NO_FANOUT~
y[68] => ~NO_FANOUT~
y[69] => ~NO_FANOUT~
y[70] => ~NO_FANOUT~
y[71] => ~NO_FANOUT~
y[72] => ~NO_FANOUT~
y[73] => ~NO_FANOUT~
y[74] => ~NO_FANOUT~
y[75] => ~NO_FANOUT~
y[76] => ~NO_FANOUT~
y[77] => ~NO_FANOUT~
y[78] => ~NO_FANOUT~
y[79] => ~NO_FANOUT~
y[80] => ~NO_FANOUT~
y[81] => ~NO_FANOUT~
y[82] => ~NO_FANOUT~
y[83] => ~NO_FANOUT~
y[84] => ~NO_FANOUT~
y[85] => ~NO_FANOUT~
y[86] => ~NO_FANOUT~
y[87] => ~NO_FANOUT~
y[88] => ~NO_FANOUT~
y[89] => ~NO_FANOUT~
y[90] => ~NO_FANOUT~
y[91] => ~NO_FANOUT~
y[92] => ~NO_FANOUT~
y[93] => ~NO_FANOUT~
y[94] => ~NO_FANOUT~
y[95] => ~NO_FANOUT~
y[96] => ~NO_FANOUT~
y[97] => ~NO_FANOUT~
y[98] => ~NO_FANOUT~
y[99] => ~NO_FANOUT~
y[100] => ~NO_FANOUT~
y[101] => ~NO_FANOUT~
y[102] => ~NO_FANOUT~
y[103] => ~NO_FANOUT~
y[104] => ~NO_FANOUT~
y[105] => ~NO_FANOUT~
y[106] => ~NO_FANOUT~
y[107] => ~NO_FANOUT~
y[108] => ~NO_FANOUT~
y[109] => ~NO_FANOUT~
y[110] => ~NO_FANOUT~
y[111] => ~NO_FANOUT~
y[112] => ~NO_FANOUT~
y[113] => ~NO_FANOUT~
y[114] => ~NO_FANOUT~
y[115] => ~NO_FANOUT~
y[116] => ~NO_FANOUT~
y[117] => ~NO_FANOUT~
y[118] => ~NO_FANOUT~
y[119] => ~NO_FANOUT~
y[120] => ~NO_FANOUT~
y[121] => ~NO_FANOUT~
y[122] => ~NO_FANOUT~
y[123] => ~NO_FANOUT~
y[124] => ~NO_FANOUT~
y[125] => ~NO_FANOUT~
y[126] => ~NO_FANOUT~
y[127] => ~NO_FANOUT~
immed[0] => Mux0.IN10
immed[0] => Mux1.IN10
immed[0] => Mux2.IN10
immed[0] => Mux3.IN10
immed[0] => Mux4.IN10
immed[0] => Mux5.IN10
immed[0] => Mux6.IN10
immed[0] => Mux7.IN10
immed[0] => Mux8.IN10
immed[0] => Mux9.IN10
immed[0] => Mux10.IN10
immed[0] => Mux11.IN10
immed[0] => Mux12.IN10
immed[0] => Mux13.IN10
immed[0] => Mux14.IN10
immed[0] => Mux15.IN10
immed[0] => Mux16.IN10
immed[0] => Mux17.IN10
immed[0] => Mux18.IN10
immed[0] => Mux19.IN10
immed[0] => Mux20.IN10
immed[0] => Mux21.IN10
immed[0] => Mux22.IN10
immed[0] => Mux23.IN10
immed[0] => Mux24.IN10
immed[0] => Mux25.IN10
immed[0] => Mux26.IN10
immed[0] => Mux27.IN10
immed[0] => Mux28.IN10
immed[0] => Mux29.IN10
immed[0] => Mux30.IN10
immed[0] => Mux31.IN10
immed[0] => Mux32.IN10
immed[0] => Mux33.IN10
immed[0] => Mux34.IN10
immed[0] => Mux35.IN10
immed[0] => Mux36.IN10
immed[0] => Mux37.IN10
immed[0] => Mux38.IN10
immed[0] => Mux39.IN10
immed[0] => Mux40.IN10
immed[0] => Mux41.IN10
immed[0] => Mux42.IN10
immed[0] => Mux43.IN10
immed[0] => Mux44.IN10
immed[0] => Mux45.IN10
immed[0] => Mux46.IN10
immed[0] => Mux47.IN10
immed[0] => Mux48.IN10
immed[0] => Mux49.IN10
immed[0] => Mux50.IN10
immed[0] => Mux51.IN10
immed[0] => Mux52.IN10
immed[0] => Mux53.IN10
immed[0] => Mux54.IN10
immed[0] => Mux55.IN10
immed[0] => Mux56.IN10
immed[0] => Mux57.IN10
immed[0] => Mux58.IN10
immed[0] => Mux59.IN10
immed[0] => Mux60.IN10
immed[0] => Mux61.IN10
immed[0] => Mux62.IN10
immed[0] => Mux63.IN10
immed[0] => Mux64.IN10
immed[0] => Mux65.IN10
immed[0] => Mux66.IN10
immed[0] => Mux67.IN10
immed[0] => Mux68.IN10
immed[0] => Mux69.IN10
immed[0] => Mux70.IN10
immed[0] => Mux71.IN10
immed[0] => Mux72.IN10
immed[0] => Mux73.IN10
immed[0] => Mux74.IN10
immed[0] => Mux75.IN10
immed[0] => Mux76.IN10
immed[0] => Mux77.IN10
immed[0] => Mux78.IN10
immed[0] => Mux79.IN10
immed[0] => Mux80.IN10
immed[0] => Mux81.IN10
immed[0] => Mux82.IN10
immed[0] => Mux83.IN10
immed[0] => Mux84.IN10
immed[0] => Mux85.IN10
immed[0] => Mux86.IN10
immed[0] => Mux87.IN10
immed[0] => Mux88.IN10
immed[0] => Mux89.IN10
immed[0] => Mux90.IN10
immed[0] => Mux91.IN10
immed[0] => Mux92.IN10
immed[0] => Mux93.IN10
immed[0] => Mux94.IN10
immed[0] => Mux95.IN10
immed[0] => Mux96.IN10
immed[0] => Mux97.IN10
immed[0] => Mux98.IN10
immed[0] => Mux99.IN10
immed[0] => Mux100.IN10
immed[0] => Mux101.IN10
immed[0] => Mux102.IN10
immed[0] => Mux103.IN10
immed[0] => Mux104.IN10
immed[0] => Mux105.IN10
immed[0] => Mux106.IN10
immed[0] => Mux107.IN10
immed[0] => Mux108.IN10
immed[0] => Mux109.IN10
immed[0] => Mux110.IN10
immed[0] => Mux111.IN10
immed[0] => Mux112.IN10
immed[0] => Mux113.IN10
immed[0] => Mux114.IN10
immed[0] => Mux115.IN10
immed[0] => Mux116.IN10
immed[0] => Mux117.IN10
immed[0] => Mux118.IN10
immed[0] => Mux119.IN10
immed[0] => Mux120.IN10
immed[0] => Mux121.IN10
immed[0] => Mux122.IN10
immed[0] => Mux123.IN10
immed[0] => Mux124.IN10
immed[0] => Mux125.IN10
immed[0] => Mux126.IN10
immed[0] => Mux127.IN10
immed[0] => Mux128.IN10
immed[0] => Mux129.IN10
immed[0] => Mux130.IN10
immed[0] => Mux131.IN10
immed[0] => Mux132.IN10
immed[0] => Mux133.IN10
immed[0] => Mux134.IN10
immed[0] => Mux135.IN10
immed[0] => Mux136.IN10
immed[0] => Mux137.IN10
immed[0] => Mux138.IN10
immed[0] => Mux139.IN10
immed[0] => Mux140.IN10
immed[0] => Mux141.IN10
immed[0] => Mux142.IN10
immed[0] => Mux143.IN10
immed[1] => Mux0.IN9
immed[1] => Mux1.IN9
immed[1] => Mux2.IN9
immed[1] => Mux3.IN9
immed[1] => Mux4.IN9
immed[1] => Mux5.IN9
immed[1] => Mux6.IN9
immed[1] => Mux7.IN9
immed[1] => Mux8.IN9
immed[1] => Mux9.IN9
immed[1] => Mux10.IN9
immed[1] => Mux11.IN9
immed[1] => Mux12.IN9
immed[1] => Mux13.IN9
immed[1] => Mux14.IN9
immed[1] => Mux15.IN9
immed[1] => Mux16.IN9
immed[1] => Mux17.IN9
immed[1] => Mux18.IN9
immed[1] => Mux19.IN9
immed[1] => Mux20.IN9
immed[1] => Mux21.IN9
immed[1] => Mux22.IN9
immed[1] => Mux23.IN9
immed[1] => Mux24.IN9
immed[1] => Mux25.IN9
immed[1] => Mux26.IN9
immed[1] => Mux27.IN9
immed[1] => Mux28.IN9
immed[1] => Mux29.IN9
immed[1] => Mux30.IN9
immed[1] => Mux31.IN9
immed[1] => Mux32.IN9
immed[1] => Mux33.IN9
immed[1] => Mux34.IN9
immed[1] => Mux35.IN9
immed[1] => Mux36.IN9
immed[1] => Mux37.IN9
immed[1] => Mux38.IN9
immed[1] => Mux39.IN9
immed[1] => Mux40.IN9
immed[1] => Mux41.IN9
immed[1] => Mux42.IN9
immed[1] => Mux43.IN9
immed[1] => Mux44.IN9
immed[1] => Mux45.IN9
immed[1] => Mux46.IN9
immed[1] => Mux47.IN9
immed[1] => Mux48.IN9
immed[1] => Mux49.IN9
immed[1] => Mux50.IN9
immed[1] => Mux51.IN9
immed[1] => Mux52.IN9
immed[1] => Mux53.IN9
immed[1] => Mux54.IN9
immed[1] => Mux55.IN9
immed[1] => Mux56.IN9
immed[1] => Mux57.IN9
immed[1] => Mux58.IN9
immed[1] => Mux59.IN9
immed[1] => Mux60.IN9
immed[1] => Mux61.IN9
immed[1] => Mux62.IN9
immed[1] => Mux63.IN9
immed[1] => Mux64.IN9
immed[1] => Mux65.IN9
immed[1] => Mux66.IN9
immed[1] => Mux67.IN9
immed[1] => Mux68.IN9
immed[1] => Mux69.IN9
immed[1] => Mux70.IN9
immed[1] => Mux71.IN9
immed[1] => Mux72.IN9
immed[1] => Mux73.IN9
immed[1] => Mux74.IN9
immed[1] => Mux75.IN9
immed[1] => Mux76.IN9
immed[1] => Mux77.IN9
immed[1] => Mux78.IN9
immed[1] => Mux79.IN9
immed[1] => Mux80.IN9
immed[1] => Mux81.IN9
immed[1] => Mux82.IN9
immed[1] => Mux83.IN9
immed[1] => Mux84.IN9
immed[1] => Mux85.IN9
immed[1] => Mux86.IN9
immed[1] => Mux87.IN9
immed[1] => Mux88.IN9
immed[1] => Mux89.IN9
immed[1] => Mux90.IN9
immed[1] => Mux91.IN9
immed[1] => Mux92.IN9
immed[1] => Mux93.IN9
immed[1] => Mux94.IN9
immed[1] => Mux95.IN9
immed[1] => Mux96.IN9
immed[1] => Mux97.IN9
immed[1] => Mux98.IN9
immed[1] => Mux99.IN9
immed[1] => Mux100.IN9
immed[1] => Mux101.IN9
immed[1] => Mux102.IN9
immed[1] => Mux103.IN9
immed[1] => Mux104.IN9
immed[1] => Mux105.IN9
immed[1] => Mux106.IN9
immed[1] => Mux107.IN9
immed[1] => Mux108.IN9
immed[1] => Mux109.IN9
immed[1] => Mux110.IN9
immed[1] => Mux111.IN9
immed[1] => Mux112.IN9
immed[1] => Mux113.IN9
immed[1] => Mux114.IN9
immed[1] => Mux115.IN9
immed[1] => Mux116.IN9
immed[1] => Mux117.IN9
immed[1] => Mux118.IN9
immed[1] => Mux119.IN9
immed[1] => Mux120.IN9
immed[1] => Mux121.IN9
immed[1] => Mux122.IN9
immed[1] => Mux123.IN9
immed[1] => Mux124.IN9
immed[1] => Mux125.IN9
immed[1] => Mux126.IN9
immed[1] => Mux127.IN9
immed[1] => Mux128.IN9
immed[1] => Mux129.IN9
immed[1] => Mux130.IN9
immed[1] => Mux131.IN9
immed[1] => Mux132.IN9
immed[1] => Mux133.IN9
immed[1] => Mux134.IN9
immed[1] => Mux135.IN9
immed[1] => Mux136.IN9
immed[1] => Mux137.IN9
immed[1] => Mux138.IN9
immed[1] => Mux139.IN9
immed[1] => Mux140.IN9
immed[1] => Mux141.IN9
immed[1] => Mux142.IN9
immed[1] => Mux143.IN9
immed[2] => Mux0.IN8
immed[2] => Mux1.IN8
immed[2] => Mux2.IN8
immed[2] => Mux3.IN8
immed[2] => Mux4.IN8
immed[2] => Mux5.IN8
immed[2] => Mux6.IN8
immed[2] => Mux7.IN8
immed[2] => Mux8.IN8
immed[2] => Mux9.IN8
immed[2] => Mux10.IN8
immed[2] => Mux11.IN8
immed[2] => Mux12.IN8
immed[2] => Mux13.IN8
immed[2] => Mux14.IN8
immed[2] => Mux15.IN8
immed[2] => Mux16.IN8
immed[2] => Mux17.IN8
immed[2] => Mux18.IN8
immed[2] => Mux19.IN8
immed[2] => Mux20.IN8
immed[2] => Mux21.IN8
immed[2] => Mux22.IN8
immed[2] => Mux23.IN8
immed[2] => Mux24.IN8
immed[2] => Mux25.IN8
immed[2] => Mux26.IN8
immed[2] => Mux27.IN8
immed[2] => Mux28.IN8
immed[2] => Mux29.IN8
immed[2] => Mux30.IN8
immed[2] => Mux31.IN8
immed[2] => Mux32.IN8
immed[2] => Mux33.IN8
immed[2] => Mux34.IN8
immed[2] => Mux35.IN8
immed[2] => Mux36.IN8
immed[2] => Mux37.IN8
immed[2] => Mux38.IN8
immed[2] => Mux39.IN8
immed[2] => Mux40.IN8
immed[2] => Mux41.IN8
immed[2] => Mux42.IN8
immed[2] => Mux43.IN8
immed[2] => Mux44.IN8
immed[2] => Mux45.IN8
immed[2] => Mux46.IN8
immed[2] => Mux47.IN8
immed[2] => Mux48.IN8
immed[2] => Mux49.IN8
immed[2] => Mux50.IN8
immed[2] => Mux51.IN8
immed[2] => Mux52.IN8
immed[2] => Mux53.IN8
immed[2] => Mux54.IN8
immed[2] => Mux55.IN8
immed[2] => Mux56.IN8
immed[2] => Mux57.IN8
immed[2] => Mux58.IN8
immed[2] => Mux59.IN8
immed[2] => Mux60.IN8
immed[2] => Mux61.IN8
immed[2] => Mux62.IN8
immed[2] => Mux63.IN8
immed[2] => Mux64.IN8
immed[2] => Mux65.IN8
immed[2] => Mux66.IN8
immed[2] => Mux67.IN8
immed[2] => Mux68.IN8
immed[2] => Mux69.IN8
immed[2] => Mux70.IN8
immed[2] => Mux71.IN8
immed[2] => Mux72.IN8
immed[2] => Mux73.IN8
immed[2] => Mux74.IN8
immed[2] => Mux75.IN8
immed[2] => Mux76.IN8
immed[2] => Mux77.IN8
immed[2] => Mux78.IN8
immed[2] => Mux79.IN8
immed[2] => Mux80.IN8
immed[2] => Mux81.IN8
immed[2] => Mux82.IN8
immed[2] => Mux83.IN8
immed[2] => Mux84.IN8
immed[2] => Mux85.IN8
immed[2] => Mux86.IN8
immed[2] => Mux87.IN8
immed[2] => Mux88.IN8
immed[2] => Mux89.IN8
immed[2] => Mux90.IN8
immed[2] => Mux91.IN8
immed[2] => Mux92.IN8
immed[2] => Mux93.IN8
immed[2] => Mux94.IN8
immed[2] => Mux95.IN8
immed[2] => Mux96.IN8
immed[2] => Mux97.IN8
immed[2] => Mux98.IN8
immed[2] => Mux99.IN8
immed[2] => Mux100.IN8
immed[2] => Mux101.IN8
immed[2] => Mux102.IN8
immed[2] => Mux103.IN8
immed[2] => Mux104.IN8
immed[2] => Mux105.IN8
immed[2] => Mux106.IN8
immed[2] => Mux107.IN8
immed[2] => Mux108.IN8
immed[2] => Mux109.IN8
immed[2] => Mux110.IN8
immed[2] => Mux111.IN8
immed[2] => Mux112.IN8
immed[2] => Mux113.IN8
immed[2] => Mux114.IN8
immed[2] => Mux115.IN8
immed[2] => Mux116.IN8
immed[2] => Mux117.IN8
immed[2] => Mux118.IN8
immed[2] => Mux119.IN8
immed[2] => Mux120.IN8
immed[2] => Mux121.IN8
immed[2] => Mux122.IN8
immed[2] => Mux123.IN8
immed[2] => Mux124.IN8
immed[2] => Mux125.IN8
immed[2] => Mux126.IN8
immed[2] => Mux127.IN8
immed[2] => Mux128.IN8
immed[2] => Mux129.IN8
immed[2] => Mux130.IN8
immed[2] => Mux131.IN8
immed[2] => Mux132.IN8
immed[2] => Mux133.IN8
immed[2] => Mux134.IN8
immed[2] => Mux135.IN8
immed[2] => Mux136.IN8
immed[2] => Mux137.IN8
immed[2] => Mux138.IN8
immed[2] => Mux139.IN8
immed[2] => Mux140.IN8
immed[2] => Mux141.IN8
immed[2] => Mux142.IN8
immed[2] => Mux143.IN8
op.AND_I => ~NO_FANOUT~
op.OR_I => ~NO_FANOUT~
op.XOR_I => ~NO_FANOUT~
op.NOT_I => ~NO_FANOUT~
op.ADD_I => ~NO_FANOUT~
op.SUB_I => ~NO_FANOUT~
op.SHA_I => ~NO_FANOUT~
op.SHL_I => ~NO_FANOUT~
op.CMPLT_I => ~NO_FANOUT~
op.CMPLE_I => ~NO_FANOUT~
op.CMPEQ_I => ~NO_FANOUT~
op.CMPLTU_I => ~NO_FANOUT~
op.CMPLEU_I => ~NO_FANOUT~
op.ADDI_I => ~NO_FANOUT~
op.LD_I => ~NO_FANOUT~
op.ST_I => ~NO_FANOUT~
op.MOVI_I => ~NO_FANOUT~
op.MOVHI_I => ~NO_FANOUT~
op.BZ_I => ~NO_FANOUT~
op.BNZ_I => ~NO_FANOUT~
op.IN_I => ~NO_FANOUT~
op.OUT_I => ~NO_FANOUT~
op.MUL_I => ~NO_FANOUT~
op.MULH_I => ~NO_FANOUT~
op.MULHU_I => ~NO_FANOUT~
op.DIV_I => ~NO_FANOUT~
op.DIVU_I => ~NO_FANOUT~
op.JZ_I => ~NO_FANOUT~
op.JNZ_I => ~NO_FANOUT~
op.JMP_I => ~NO_FANOUT~
op.JAL_I => ~NO_FANOUT~
op.CALL_I => ~NO_FANOUT~
op.LDB_I => ~NO_FANOUT~
op.STB_I => ~NO_FANOUT~
op.LDV_I => ~NO_FANOUT~
op.STV_I => ~NO_FANOUT~
op.MVVR_I => ~NO_FANOUT~
op.MVRV_I => ~NO_FANOUT~
op.ADD_V => ~NO_FANOUT~
op.SUB_V => ~NO_FANOUT~
op.MUL_V => ~NO_FANOUT~
op.DIV_V => ~NO_FANOUT~
op.EI_I => ~NO_FANOUT~
op.DI_I => ~NO_FANOUT~
op.RETI_I => ~NO_FANOUT~
op.GETIID_I => ~NO_FANOUT~
op.RDS_I => ~NO_FANOUT~
op.WRS_I => ~NO_FANOUT~
op.HALT_I => ~NO_FANOUT~
op.NOP_I => ~NO_FANOUT~
op.ILLEGAL_I => ~NO_FANOUT~
w_vec[0] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
w_vec[1] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
w_vec[2] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
w_vec[3] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
w_vec[4] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
w_vec[5] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
w_vec[6] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
w_vec[7] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
w_vec[8] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
w_vec[9] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
w_vec[10] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
w_vec[11] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
w_vec[12] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
w_vec[13] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
w_vec[14] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
w_vec[15] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
w_vec[16] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
w_vec[17] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
w_vec[18] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
w_vec[19] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
w_vec[20] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
w_vec[21] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
w_vec[22] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
w_vec[23] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
w_vec[24] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
w_vec[25] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
w_vec[26] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
w_vec[27] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
w_vec[28] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
w_vec[29] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
w_vec[30] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
w_vec[31] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
w_vec[32] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
w_vec[33] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
w_vec[34] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
w_vec[35] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
w_vec[36] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
w_vec[37] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
w_vec[38] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
w_vec[39] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
w_vec[40] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
w_vec[41] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
w_vec[42] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
w_vec[43] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
w_vec[44] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
w_vec[45] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
w_vec[46] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
w_vec[47] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
w_vec[48] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
w_vec[49] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
w_vec[50] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
w_vec[51] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
w_vec[52] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
w_vec[53] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
w_vec[54] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
w_vec[55] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
w_vec[56] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
w_vec[57] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
w_vec[58] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
w_vec[59] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
w_vec[60] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
w_vec[61] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
w_vec[62] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
w_vec[63] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
w_vec[64] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
w_vec[65] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
w_vec[66] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
w_vec[67] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
w_vec[68] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
w_vec[69] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
w_vec[70] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
w_vec[71] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
w_vec[72] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
w_vec[73] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
w_vec[74] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
w_vec[75] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
w_vec[76] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
w_vec[77] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
w_vec[78] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
w_vec[79] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
w_vec[80] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
w_vec[81] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
w_vec[82] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
w_vec[83] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
w_vec[84] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
w_vec[85] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
w_vec[86] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
w_vec[87] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
w_vec[88] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
w_vec[89] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
w_vec[90] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
w_vec[91] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
w_vec[92] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
w_vec[93] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
w_vec[94] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
w_vec[95] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
w_vec[96] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
w_vec[97] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
w_vec[98] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
w_vec[99] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
w_vec[100] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
w_vec[101] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
w_vec[102] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
w_vec[103] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
w_vec[104] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
w_vec[105] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
w_vec[106] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
w_vec[107] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
w_vec[108] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
w_vec[109] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
w_vec[110] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
w_vec[111] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
w_vec[112] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
w_vec[113] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
w_vec[114] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
w_vec[115] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
w_vec[116] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
w_vec[117] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
w_vec[118] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
w_vec[119] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
w_vec[120] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
w_vec[121] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
w_vec[122] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
w_vec[123] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
w_vec[124] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
w_vec[125] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
w_vec[126] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
w_vec[127] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
w_sca[0] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
w_sca[1] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
w_sca[2] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
w_sca[3] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
w_sca[4] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
w_sca[5] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
w_sca[6] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
w_sca[7] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
w_sca[8] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
w_sca[9] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
w_sca[10] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
w_sca[11] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
w_sca[12] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
w_sca[13] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
w_sca[14] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
w_sca[15] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
div_zero <= <GND>


|sisa|MemoryController:mem0
CLOCK_50 => SRAMController:sram_c.clk
CLOCK_50 => rd_state~4.DATAIN
CLOCK_50 => wr_state~4.DATAIN
addr[0] => LessThan0.IN32
addr[0] => LessThan1.IN32
addr[0] => LessThan2.IN32
addr[0] => mem_except.IN0
addr[0] => addr_s[0].DATAB
addr[0] => addr_rd[0].DATAIN
addr[0] => addr_wr[0].DATAIN
addr[0] => addr_VGA.DATAB
addr[1] => LessThan0.IN31
addr[1] => LessThan1.IN31
addr[1] => LessThan2.IN31
addr[1] => addr_s[1].DATAB
addr[1] => addr_VGA.DATAB
addr[1] => Selector19.IN1
addr[1] => Selector20.IN1
addr[2] => LessThan0.IN30
addr[2] => LessThan1.IN30
addr[2] => LessThan2.IN30
addr[2] => addr_s[2].DATAB
addr[2] => addr_VGA.DATAB
addr[2] => Selector18.IN1
addr[2] => Selector22.IN1
addr[3] => LessThan0.IN29
addr[3] => LessThan1.IN29
addr[3] => LessThan2.IN29
addr[3] => addr_s[3].DATAB
addr[3] => addr_VGA.DATAB
addr[3] => Selector17.IN1
addr[3] => Selector23.IN1
addr[4] => LessThan0.IN28
addr[4] => LessThan1.IN28
addr[4] => LessThan2.IN28
addr[4] => addr_s[4].DATAB
addr[4] => Add2.IN24
addr[4] => addr_VGA.DATAB
addr[4] => Selector24.IN1
addr[5] => LessThan0.IN27
addr[5] => LessThan1.IN27
addr[5] => LessThan2.IN27
addr[5] => addr_s[5].DATAB
addr[5] => Add2.IN23
addr[5] => addr_VGA.DATAB
addr[5] => Selector25.IN1
addr[6] => LessThan0.IN26
addr[6] => LessThan1.IN26
addr[6] => LessThan2.IN26
addr[6] => addr_s[6].DATAB
addr[6] => Add2.IN22
addr[6] => addr_VGA.DATAB
addr[6] => Selector26.IN1
addr[7] => LessThan0.IN25
addr[7] => LessThan1.IN25
addr[7] => LessThan2.IN25
addr[7] => addr_s[7].DATAB
addr[7] => Add2.IN21
addr[7] => addr_VGA.DATAB
addr[7] => Selector27.IN1
addr[8] => LessThan0.IN24
addr[8] => LessThan1.IN24
addr[8] => LessThan2.IN24
addr[8] => addr_s[8].DATAB
addr[8] => Add2.IN20
addr[8] => addr_VGA.DATAB
addr[8] => Selector28.IN1
addr[9] => LessThan0.IN23
addr[9] => LessThan1.IN23
addr[9] => LessThan2.IN23
addr[9] => addr_s[9].DATAB
addr[9] => Add2.IN19
addr[9] => addr_VGA.DATAB
addr[9] => Selector29.IN1
addr[10] => LessThan0.IN22
addr[10] => LessThan1.IN22
addr[10] => LessThan2.IN22
addr[10] => addr_s[10].DATAB
addr[10] => Add2.IN18
addr[10] => addr_VGA.DATAB
addr[10] => Selector30.IN1
addr[11] => LessThan0.IN21
addr[11] => LessThan1.IN21
addr[11] => LessThan2.IN21
addr[11] => addr_s[11].DATAB
addr[11] => Add2.IN17
addr[11] => addr_VGA.DATAB
addr[11] => Selector31.IN1
addr[12] => LessThan0.IN20
addr[12] => LessThan1.IN20
addr[12] => LessThan2.IN20
addr[12] => addr_s[12].DATAB
addr[12] => Add2.IN16
addr[12] => addr_VGA.DATAB
addr[12] => Selector32.IN1
addr[13] => LessThan0.IN19
addr[13] => LessThan1.IN19
addr[13] => LessThan2.IN19
addr[13] => addr_s[13].DATAB
addr[13] => Add2.IN15
addr[13] => Selector33.IN1
addr[14] => LessThan0.IN18
addr[14] => LessThan1.IN18
addr[14] => LessThan2.IN18
addr[14] => addr_s[14].DATAB
addr[14] => Add2.IN14
addr[14] => Selector34.IN1
addr[15] => LessThan0.IN17
addr[15] => LessThan1.IN17
addr[15] => LessThan2.IN17
addr[15] => addr_s[15].DATAB
addr[15] => Add2.IN13
addr[15] => Selector35.IN1
wr_data[0] => wr_data_s[0].DATAB
wr_data[0] => wr_data_VGA[0].DATAIN
wr_data[1] => wr_data_s[1].DATAB
wr_data[1] => wr_data_VGA[1].DATAIN
wr_data[2] => wr_data_s[2].DATAB
wr_data[2] => wr_data_VGA[2].DATAIN
wr_data[3] => wr_data_s[3].DATAB
wr_data[3] => wr_data_VGA[3].DATAIN
wr_data[4] => wr_data_s[4].DATAB
wr_data[4] => wr_data_VGA[4].DATAIN
wr_data[5] => wr_data_s[5].DATAB
wr_data[5] => wr_data_VGA[5].DATAIN
wr_data[6] => wr_data_s[6].DATAB
wr_data[6] => wr_data_VGA[6].DATAIN
wr_data[7] => wr_data_s[7].DATAB
wr_data[7] => wr_data_VGA[7].DATAIN
wr_data[8] => wr_data_s[8].DATAB
wr_data[8] => wr_data_VGA[8].DATAIN
wr_data[9] => wr_data_s[9].DATAB
wr_data[9] => wr_data_VGA[9].DATAIN
wr_data[10] => wr_data_s[10].DATAB
wr_data[10] => wr_data_VGA[10].DATAIN
wr_data[11] => wr_data_s[11].DATAB
wr_data[11] => wr_data_VGA[11].DATAIN
wr_data[12] => wr_data_s[12].DATAB
wr_data[12] => wr_data_VGA[12].DATAIN
wr_data[13] => wr_data_s[13].DATAB
wr_data[13] => wr_data_VGA[13].DATAIN
wr_data[14] => wr_data_s[14].DATAB
wr_data[14] => wr_data_VGA[14].DATAIN
wr_data[15] => wr_data_s[15].DATAB
wr_data[15] => wr_data_VGA[15].DATAIN
rd_data[0] <= SRAMController:sram_c.dataReaded[0]
rd_data[1] <= SRAMController:sram_c.dataReaded[1]
rd_data[2] <= SRAMController:sram_c.dataReaded[2]
rd_data[3] <= SRAMController:sram_c.dataReaded[3]
rd_data[4] <= SRAMController:sram_c.dataReaded[4]
rd_data[5] <= SRAMController:sram_c.dataReaded[5]
rd_data[6] <= SRAMController:sram_c.dataReaded[6]
rd_data[7] <= SRAMController:sram_c.dataReaded[7]
rd_data[8] <= SRAMController:sram_c.dataReaded[8]
rd_data[9] <= SRAMController:sram_c.dataReaded[9]
rd_data[10] <= SRAMController:sram_c.dataReaded[10]
rd_data[11] <= SRAMController:sram_c.dataReaded[11]
rd_data[12] <= SRAMController:sram_c.dataReaded[12]
rd_data[13] <= SRAMController:sram_c.dataReaded[13]
rd_data[14] <= SRAMController:sram_c.dataReaded[14]
rd_data[15] <= SRAMController:sram_c.dataReaded[15]
we => write_s.DATAB
we => addr_s1.IN0
byte_m => SRAMController:sram_c.byte_m
byte_m => vga_byte_m.DATAIN
byte_m => mem_except.IN1
SRAM_ADDR[0] <= SRAMController:sram_c.SRAM_ADDR[0]
SRAM_ADDR[1] <= SRAMController:sram_c.SRAM_ADDR[1]
SRAM_ADDR[2] <= SRAMController:sram_c.SRAM_ADDR[2]
SRAM_ADDR[3] <= SRAMController:sram_c.SRAM_ADDR[3]
SRAM_ADDR[4] <= SRAMController:sram_c.SRAM_ADDR[4]
SRAM_ADDR[5] <= SRAMController:sram_c.SRAM_ADDR[5]
SRAM_ADDR[6] <= SRAMController:sram_c.SRAM_ADDR[6]
SRAM_ADDR[7] <= SRAMController:sram_c.SRAM_ADDR[7]
SRAM_ADDR[8] <= SRAMController:sram_c.SRAM_ADDR[8]
SRAM_ADDR[9] <= SRAMController:sram_c.SRAM_ADDR[9]
SRAM_ADDR[10] <= SRAMController:sram_c.SRAM_ADDR[10]
SRAM_ADDR[11] <= SRAMController:sram_c.SRAM_ADDR[11]
SRAM_ADDR[12] <= SRAMController:sram_c.SRAM_ADDR[12]
SRAM_ADDR[13] <= SRAMController:sram_c.SRAM_ADDR[13]
SRAM_ADDR[14] <= SRAMController:sram_c.SRAM_ADDR[14]
SRAM_ADDR[15] <= SRAMController:sram_c.SRAM_ADDR[15]
SRAM_ADDR[16] <= SRAMController:sram_c.SRAM_ADDR[16]
SRAM_ADDR[17] <= SRAMController:sram_c.SRAM_ADDR[17]
SRAM_DQ[0] <> SRAMController:sram_c.SRAM_DQ[0]
SRAM_DQ[1] <> SRAMController:sram_c.SRAM_DQ[1]
SRAM_DQ[2] <> SRAMController:sram_c.SRAM_DQ[2]
SRAM_DQ[3] <> SRAMController:sram_c.SRAM_DQ[3]
SRAM_DQ[4] <> SRAMController:sram_c.SRAM_DQ[4]
SRAM_DQ[5] <> SRAMController:sram_c.SRAM_DQ[5]
SRAM_DQ[6] <> SRAMController:sram_c.SRAM_DQ[6]
SRAM_DQ[7] <> SRAMController:sram_c.SRAM_DQ[7]
SRAM_DQ[8] <> SRAMController:sram_c.SRAM_DQ[8]
SRAM_DQ[9] <> SRAMController:sram_c.SRAM_DQ[9]
SRAM_DQ[10] <> SRAMController:sram_c.SRAM_DQ[10]
SRAM_DQ[11] <> SRAMController:sram_c.SRAM_DQ[11]
SRAM_DQ[12] <> SRAMController:sram_c.SRAM_DQ[12]
SRAM_DQ[13] <> SRAMController:sram_c.SRAM_DQ[13]
SRAM_DQ[14] <> SRAMController:sram_c.SRAM_DQ[14]
SRAM_DQ[15] <> SRAMController:sram_c.SRAM_DQ[15]
SRAM_UB_N <= SRAMController:sram_c.SRAM_UB_N
SRAM_LB_N <= SRAMController:sram_c.SRAM_LB_N
SRAM_CE_N <= SRAMController:sram_c.SRAM_CE_N
SRAM_OE_N <= SRAMController:sram_c.SRAM_OE_N
SRAM_WE_N <= SRAMController:sram_c.SRAM_WE_N
addr_VGA[0] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
addr_VGA[1] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
addr_VGA[2] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
addr_VGA[3] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
addr_VGA[4] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
addr_VGA[5] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
addr_VGA[6] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
addr_VGA[7] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
addr_VGA[8] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
addr_VGA[9] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
addr_VGA[10] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
addr_VGA[11] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
addr_VGA[12] <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
we_VGA <= addr_VGA.DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[0] <= wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[1] <= wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[2] <= wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[3] <= wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[4] <= wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[5] <= wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[6] <= wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[7] <= wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[8] <= wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[9] <= wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[10] <= wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[11] <= wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[12] <= wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[13] <= wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[14] <= wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
wr_data_VGA[15] <= wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
rd_data_VGA[0] => ~NO_FANOUT~
rd_data_VGA[1] => ~NO_FANOUT~
rd_data_VGA[2] => ~NO_FANOUT~
rd_data_VGA[3] => ~NO_FANOUT~
rd_data_VGA[4] => ~NO_FANOUT~
rd_data_VGA[5] => ~NO_FANOUT~
rd_data_VGA[6] => ~NO_FANOUT~
rd_data_VGA[7] => ~NO_FANOUT~
rd_data_VGA[8] => ~NO_FANOUT~
rd_data_VGA[9] => ~NO_FANOUT~
rd_data_VGA[10] => ~NO_FANOUT~
rd_data_VGA[11] => ~NO_FANOUT~
rd_data_VGA[12] => ~NO_FANOUT~
rd_data_VGA[13] => ~NO_FANOUT~
rd_data_VGA[14] => ~NO_FANOUT~
rd_data_VGA[15] => ~NO_FANOUT~
vga_byte_m <= byte_m.DB_MAX_OUTPUT_PORT_TYPE
mem_except <= mem_except.DB_MAX_OUTPUT_PORT_TYPE
mem_op => mem_except.IN1
vec => addr_s1.IN1
vec => process_0.IN1
vec => process_2.IN1
vec => addr_s[15].OUTPUTSELECT
vec => addr_s[14].OUTPUTSELECT
vec => addr_s[13].OUTPUTSELECT
vec => addr_s[12].OUTPUTSELECT
vec => addr_s[11].OUTPUTSELECT
vec => addr_s[10].OUTPUTSELECT
vec => addr_s[9].OUTPUTSELECT
vec => addr_s[8].OUTPUTSELECT
vec => addr_s[7].OUTPUTSELECT
vec => addr_s[6].OUTPUTSELECT
vec => addr_s[5].OUTPUTSELECT
vec => addr_s[4].OUTPUTSELECT
vec => addr_s[3].OUTPUTSELECT
vec => addr_s[2].OUTPUTSELECT
vec => addr_s[1].OUTPUTSELECT
vec => addr_s[0].OUTPUTSELECT
vec => wr_data_s[15].OUTPUTSELECT
vec => wr_data_s[14].OUTPUTSELECT
vec => wr_data_s[13].OUTPUTSELECT
vec => wr_data_s[12].OUTPUTSELECT
vec => wr_data_s[11].OUTPUTSELECT
vec => wr_data_s[10].OUTPUTSELECT
vec => wr_data_s[9].OUTPUTSELECT
vec => wr_data_s[8].OUTPUTSELECT
vec => wr_data_s[7].OUTPUTSELECT
vec => wr_data_s[6].OUTPUTSELECT
vec => wr_data_s[5].OUTPUTSELECT
vec => wr_data_s[4].OUTPUTSELECT
vec => wr_data_s[3].OUTPUTSELECT
vec => wr_data_s[2].OUTPUTSELECT
vec => wr_data_s[1].OUTPUTSELECT
vec => wr_data_s[0].OUTPUTSELECT
wr_vdata[0] => ~NO_FANOUT~
wr_vdata[1] => ~NO_FANOUT~
wr_vdata[2] => ~NO_FANOUT~
wr_vdata[3] => ~NO_FANOUT~
wr_vdata[4] => ~NO_FANOUT~
wr_vdata[5] => ~NO_FANOUT~
wr_vdata[6] => ~NO_FANOUT~
wr_vdata[7] => ~NO_FANOUT~
wr_vdata[8] => ~NO_FANOUT~
wr_vdata[9] => ~NO_FANOUT~
wr_vdata[10] => ~NO_FANOUT~
wr_vdata[11] => ~NO_FANOUT~
wr_vdata[12] => ~NO_FANOUT~
wr_vdata[13] => ~NO_FANOUT~
wr_vdata[14] => ~NO_FANOUT~
wr_vdata[15] => ~NO_FANOUT~
wr_vdata[16] => ~NO_FANOUT~
wr_vdata[17] => ~NO_FANOUT~
wr_vdata[18] => ~NO_FANOUT~
wr_vdata[19] => ~NO_FANOUT~
wr_vdata[20] => ~NO_FANOUT~
wr_vdata[21] => ~NO_FANOUT~
wr_vdata[22] => ~NO_FANOUT~
wr_vdata[23] => ~NO_FANOUT~
wr_vdata[24] => ~NO_FANOUT~
wr_vdata[25] => ~NO_FANOUT~
wr_vdata[26] => ~NO_FANOUT~
wr_vdata[27] => ~NO_FANOUT~
wr_vdata[28] => ~NO_FANOUT~
wr_vdata[29] => ~NO_FANOUT~
wr_vdata[30] => ~NO_FANOUT~
wr_vdata[31] => ~NO_FANOUT~
wr_vdata[32] => ~NO_FANOUT~
wr_vdata[33] => ~NO_FANOUT~
wr_vdata[34] => ~NO_FANOUT~
wr_vdata[35] => ~NO_FANOUT~
wr_vdata[36] => ~NO_FANOUT~
wr_vdata[37] => ~NO_FANOUT~
wr_vdata[38] => ~NO_FANOUT~
wr_vdata[39] => ~NO_FANOUT~
wr_vdata[40] => ~NO_FANOUT~
wr_vdata[41] => ~NO_FANOUT~
wr_vdata[42] => ~NO_FANOUT~
wr_vdata[43] => ~NO_FANOUT~
wr_vdata[44] => ~NO_FANOUT~
wr_vdata[45] => ~NO_FANOUT~
wr_vdata[46] => ~NO_FANOUT~
wr_vdata[47] => ~NO_FANOUT~
wr_vdata[48] => ~NO_FANOUT~
wr_vdata[49] => ~NO_FANOUT~
wr_vdata[50] => ~NO_FANOUT~
wr_vdata[51] => ~NO_FANOUT~
wr_vdata[52] => ~NO_FANOUT~
wr_vdata[53] => ~NO_FANOUT~
wr_vdata[54] => ~NO_FANOUT~
wr_vdata[55] => ~NO_FANOUT~
wr_vdata[56] => ~NO_FANOUT~
wr_vdata[57] => ~NO_FANOUT~
wr_vdata[58] => ~NO_FANOUT~
wr_vdata[59] => ~NO_FANOUT~
wr_vdata[60] => ~NO_FANOUT~
wr_vdata[61] => ~NO_FANOUT~
wr_vdata[62] => ~NO_FANOUT~
wr_vdata[63] => ~NO_FANOUT~
wr_vdata[64] => ~NO_FANOUT~
wr_vdata[65] => ~NO_FANOUT~
wr_vdata[66] => ~NO_FANOUT~
wr_vdata[67] => ~NO_FANOUT~
wr_vdata[68] => ~NO_FANOUT~
wr_vdata[69] => ~NO_FANOUT~
wr_vdata[70] => ~NO_FANOUT~
wr_vdata[71] => ~NO_FANOUT~
wr_vdata[72] => ~NO_FANOUT~
wr_vdata[73] => ~NO_FANOUT~
wr_vdata[74] => ~NO_FANOUT~
wr_vdata[75] => ~NO_FANOUT~
wr_vdata[76] => ~NO_FANOUT~
wr_vdata[77] => ~NO_FANOUT~
wr_vdata[78] => ~NO_FANOUT~
wr_vdata[79] => ~NO_FANOUT~
wr_vdata[80] => ~NO_FANOUT~
wr_vdata[81] => ~NO_FANOUT~
wr_vdata[82] => ~NO_FANOUT~
wr_vdata[83] => ~NO_FANOUT~
wr_vdata[84] => ~NO_FANOUT~
wr_vdata[85] => ~NO_FANOUT~
wr_vdata[86] => ~NO_FANOUT~
wr_vdata[87] => ~NO_FANOUT~
wr_vdata[88] => ~NO_FANOUT~
wr_vdata[89] => ~NO_FANOUT~
wr_vdata[90] => ~NO_FANOUT~
wr_vdata[91] => ~NO_FANOUT~
wr_vdata[92] => ~NO_FANOUT~
wr_vdata[93] => ~NO_FANOUT~
wr_vdata[94] => ~NO_FANOUT~
wr_vdata[95] => ~NO_FANOUT~
wr_vdata[96] => ~NO_FANOUT~
wr_vdata[97] => ~NO_FANOUT~
wr_vdata[98] => ~NO_FANOUT~
wr_vdata[99] => ~NO_FANOUT~
wr_vdata[100] => ~NO_FANOUT~
wr_vdata[101] => ~NO_FANOUT~
wr_vdata[102] => ~NO_FANOUT~
wr_vdata[103] => ~NO_FANOUT~
wr_vdata[104] => ~NO_FANOUT~
wr_vdata[105] => ~NO_FANOUT~
wr_vdata[106] => ~NO_FANOUT~
wr_vdata[107] => ~NO_FANOUT~
wr_vdata[108] => ~NO_FANOUT~
wr_vdata[109] => ~NO_FANOUT~
wr_vdata[110] => ~NO_FANOUT~
wr_vdata[111] => ~NO_FANOUT~
wr_vdata[112] => ~NO_FANOUT~
wr_vdata[113] => ~NO_FANOUT~
wr_vdata[114] => ~NO_FANOUT~
wr_vdata[115] => ~NO_FANOUT~
wr_vdata[116] => ~NO_FANOUT~
wr_vdata[117] => ~NO_FANOUT~
wr_vdata[118] => ~NO_FANOUT~
wr_vdata[119] => ~NO_FANOUT~
wr_vdata[120] => ~NO_FANOUT~
wr_vdata[121] => ~NO_FANOUT~
wr_vdata[122] => ~NO_FANOUT~
wr_vdata[123] => ~NO_FANOUT~
wr_vdata[124] => ~NO_FANOUT~
wr_vdata[125] => ~NO_FANOUT~
wr_vdata[126] => ~NO_FANOUT~
wr_vdata[127] => ~NO_FANOUT~
rd_vec[0] <= <GND>
rd_vec[1] <= <GND>
rd_vec[2] <= <GND>
rd_vec[3] <= <GND>
rd_vec[4] <= <GND>
rd_vec[5] <= <GND>
rd_vec[6] <= <GND>
rd_vec[7] <= <GND>
rd_vec[8] <= <GND>
rd_vec[9] <= <GND>
rd_vec[10] <= <GND>
rd_vec[11] <= <GND>
rd_vec[12] <= <GND>
rd_vec[13] <= <GND>
rd_vec[14] <= <GND>
rd_vec[15] <= <GND>
rd_vec[16] <= <GND>
rd_vec[17] <= <GND>
rd_vec[18] <= <GND>
rd_vec[19] <= <GND>
rd_vec[20] <= <GND>
rd_vec[21] <= <GND>
rd_vec[22] <= <GND>
rd_vec[23] <= <GND>
rd_vec[24] <= <GND>
rd_vec[25] <= <GND>
rd_vec[26] <= <GND>
rd_vec[27] <= <GND>
rd_vec[28] <= <GND>
rd_vec[29] <= <GND>
rd_vec[30] <= <GND>
rd_vec[31] <= <GND>
rd_vec[32] <= <GND>
rd_vec[33] <= <GND>
rd_vec[34] <= <GND>
rd_vec[35] <= <GND>
rd_vec[36] <= <GND>
rd_vec[37] <= <GND>
rd_vec[38] <= <GND>
rd_vec[39] <= <GND>
rd_vec[40] <= <GND>
rd_vec[41] <= <GND>
rd_vec[42] <= <GND>
rd_vec[43] <= <GND>
rd_vec[44] <= <GND>
rd_vec[45] <= <GND>
rd_vec[46] <= <GND>
rd_vec[47] <= <GND>
rd_vec[48] <= <GND>
rd_vec[49] <= <GND>
rd_vec[50] <= <GND>
rd_vec[51] <= <GND>
rd_vec[52] <= <GND>
rd_vec[53] <= <GND>
rd_vec[54] <= <GND>
rd_vec[55] <= <GND>
rd_vec[56] <= <GND>
rd_vec[57] <= <GND>
rd_vec[58] <= <GND>
rd_vec[59] <= <GND>
rd_vec[60] <= <GND>
rd_vec[61] <= <GND>
rd_vec[62] <= <GND>
rd_vec[63] <= <GND>
rd_vec[64] <= <GND>
rd_vec[65] <= <GND>
rd_vec[66] <= <GND>
rd_vec[67] <= <GND>
rd_vec[68] <= <GND>
rd_vec[69] <= <GND>
rd_vec[70] <= <GND>
rd_vec[71] <= <GND>
rd_vec[72] <= <GND>
rd_vec[73] <= <GND>
rd_vec[74] <= <GND>
rd_vec[75] <= <GND>
rd_vec[76] <= <GND>
rd_vec[77] <= <GND>
rd_vec[78] <= <GND>
rd_vec[79] <= <GND>
rd_vec[80] <= <GND>
rd_vec[81] <= <GND>
rd_vec[82] <= <GND>
rd_vec[83] <= <GND>
rd_vec[84] <= <GND>
rd_vec[85] <= <GND>
rd_vec[86] <= <GND>
rd_vec[87] <= <GND>
rd_vec[88] <= <GND>
rd_vec[89] <= <GND>
rd_vec[90] <= <GND>
rd_vec[91] <= <GND>
rd_vec[92] <= <GND>
rd_vec[93] <= <GND>
rd_vec[94] <= <GND>
rd_vec[95] <= <GND>
rd_vec[96] <= <GND>
rd_vec[97] <= <GND>
rd_vec[98] <= <GND>
rd_vec[99] <= <GND>
rd_vec[100] <= <GND>
rd_vec[101] <= <GND>
rd_vec[102] <= <GND>
rd_vec[103] <= <GND>
rd_vec[104] <= <GND>
rd_vec[105] <= <GND>
rd_vec[106] <= <GND>
rd_vec[107] <= <GND>
rd_vec[108] <= <GND>
rd_vec[109] <= <GND>
rd_vec[110] <= <GND>
rd_vec[111] <= <GND>
rd_vec[112] <= <GND>
rd_vec[113] <= <GND>
rd_vec[114] <= <GND>
rd_vec[115] <= <GND>
rd_vec[116] <= <GND>
rd_vec[117] <= <GND>
rd_vec[118] <= <GND>
rd_vec[119] <= <GND>
rd_vec[120] <= <GND>
rd_vec[121] <= <GND>
rd_vec[122] <= <GND>
rd_vec[123] <= <GND>
rd_vec[124] <= <GND>
rd_vec[125] <= <GND>
rd_vec[126] <= <GND>
rd_vec[127] <= <GND>
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|sisa|MemoryController:mem0|SRAMController:sram_c
clk => state~3.DATAIN
SRAM_ADDR[0] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_UB_N <= SRAM_UB_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
SRAM_WE_N <= SRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
address[0] => Mux0.IN5
address[0] => Mux1.IN5
address[0] => Mux2.IN5
address[0] => Mux3.IN5
address[0] => Mux4.IN5
address[0] => Mux5.IN5
address[0] => Mux6.IN5
address[0] => Mux7.IN5
address[0] => Mux8.IN5
address[0] => Mux9.IN5
address[0] => Mux10.IN5
address[0] => Mux11.IN5
address[0] => Mux12.IN5
address[0] => Mux13.IN5
address[0] => Mux14.IN5
address[0] => Mux15.IN5
address[0] => Mux16.IN5
address[0] => Mux17.IN5
address[0] => Mux18.IN5
address[0] => Mux19.IN5
address[0] => Mux20.IN5
address[0] => Mux21.IN5
address[0] => Mux22.IN5
address[0] => Mux23.IN5
address[0] => Mux24.IN5
address[0] => Mux25.IN5
address[0] => Mux26.IN5
address[0] => Mux27.IN5
address[0] => Mux28.IN5
address[0] => Mux29.IN5
address[0] => Mux30.IN5
address[0] => Mux31.IN5
address[0] => Mux32.IN5
address[0] => Mux33.IN5
address[0] => SRAM_LB_N.DATAB
address[0] => SRAM_UB_N.DATAB
address[1] => SRAM_ADDR[0].DATAIN
address[2] => SRAM_ADDR[1].DATAIN
address[3] => SRAM_ADDR[2].DATAIN
address[4] => SRAM_ADDR[3].DATAIN
address[5] => SRAM_ADDR[4].DATAIN
address[6] => SRAM_ADDR[5].DATAIN
address[7] => SRAM_ADDR[6].DATAIN
address[8] => SRAM_ADDR[7].DATAIN
address[9] => SRAM_ADDR[8].DATAIN
address[10] => SRAM_ADDR[9].DATAIN
address[11] => SRAM_ADDR[10].DATAIN
address[12] => SRAM_ADDR[11].DATAIN
address[13] => SRAM_ADDR[12].DATAIN
address[14] => SRAM_ADDR[13].DATAIN
address[15] => SRAM_ADDR[14].DATAIN
dataReaded[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dataToWrite[0] => Mux16.IN1
dataToWrite[0] => Mux16.IN2
dataToWrite[0] => Mux16.IN3
dataToWrite[0] => Mux25.IN3
dataToWrite[1] => Mux17.IN1
dataToWrite[1] => Mux17.IN2
dataToWrite[1] => Mux17.IN3
dataToWrite[1] => Mux26.IN3
dataToWrite[2] => Mux18.IN1
dataToWrite[2] => Mux18.IN2
dataToWrite[2] => Mux18.IN3
dataToWrite[2] => Mux27.IN3
dataToWrite[3] => Mux19.IN1
dataToWrite[3] => Mux19.IN2
dataToWrite[3] => Mux19.IN3
dataToWrite[3] => Mux28.IN3
dataToWrite[4] => Mux20.IN1
dataToWrite[4] => Mux20.IN2
dataToWrite[4] => Mux20.IN3
dataToWrite[4] => Mux29.IN3
dataToWrite[5] => Mux21.IN1
dataToWrite[5] => Mux21.IN2
dataToWrite[5] => Mux21.IN3
dataToWrite[5] => Mux30.IN3
dataToWrite[6] => Mux22.IN1
dataToWrite[6] => Mux22.IN2
dataToWrite[6] => Mux22.IN3
dataToWrite[6] => Mux31.IN3
dataToWrite[7] => Mux23.IN1
dataToWrite[7] => Mux23.IN2
dataToWrite[7] => Mux23.IN3
dataToWrite[7] => Mux32.IN3
dataToWrite[8] => Mux25.IN1
dataToWrite[8] => Mux25.IN2
dataToWrite[9] => Mux26.IN1
dataToWrite[9] => Mux26.IN2
dataToWrite[10] => Mux27.IN1
dataToWrite[10] => Mux27.IN2
dataToWrite[11] => Mux28.IN1
dataToWrite[11] => Mux28.IN2
dataToWrite[12] => Mux29.IN1
dataToWrite[12] => Mux29.IN2
dataToWrite[13] => Mux30.IN1
dataToWrite[13] => Mux30.IN2
dataToWrite[14] => Mux31.IN1
dataToWrite[14] => Mux31.IN2
dataToWrite[15] => Mux32.IN1
dataToWrite[15] => Mux32.IN2
WR => condition_byte_select.IN0
WR => SRAM_DQ[0].OE
WR => SRAM_DQ[1].OE
WR => SRAM_DQ[2].OE
WR => SRAM_DQ[3].OE
WR => SRAM_DQ[4].OE
WR => SRAM_DQ[5].OE
WR => SRAM_DQ[6].OE
WR => SRAM_DQ[7].OE
WR => SRAM_DQ[8].OE
WR => SRAM_DQ[9].OE
WR => SRAM_DQ[10].OE
WR => SRAM_DQ[11].OE
WR => SRAM_DQ[12].OE
WR => SRAM_DQ[13].OE
WR => SRAM_DQ[14].OE
WR => SRAM_DQ[15].OE
WR => state~5.DATAIN
byte_m => Mux0.IN4
byte_m => Mux1.IN4
byte_m => Mux2.IN4
byte_m => Mux3.IN4
byte_m => Mux4.IN4
byte_m => Mux5.IN4
byte_m => Mux6.IN4
byte_m => Mux7.IN4
byte_m => Mux8.IN4
byte_m => Mux9.IN4
byte_m => Mux10.IN4
byte_m => Mux11.IN4
byte_m => Mux12.IN4
byte_m => Mux13.IN4
byte_m => Mux14.IN4
byte_m => Mux15.IN4
byte_m => Mux16.IN4
byte_m => Mux17.IN4
byte_m => Mux18.IN4
byte_m => Mux19.IN4
byte_m => Mux20.IN4
byte_m => Mux21.IN4
byte_m => Mux22.IN4
byte_m => Mux23.IN4
byte_m => Mux24.IN4
byte_m => Mux25.IN4
byte_m => Mux26.IN4
byte_m => Mux27.IN4
byte_m => Mux28.IN4
byte_m => Mux29.IN4
byte_m => Mux30.IN4
byte_m => Mux31.IN4
byte_m => Mux32.IN4
byte_m => Mux33.IN4
byte_m => condition_byte_select.IN1


|sisa|controladores_io:io0
boot => ~NO_FANOUT~
CLOCK_50 => io_mem[32][0].CLK
CLOCK_50 => io_mem[32][1].CLK
CLOCK_50 => io_mem[32][2].CLK
CLOCK_50 => io_mem[32][3].CLK
CLOCK_50 => io_mem[32][4].CLK
CLOCK_50 => io_mem[32][5].CLK
CLOCK_50 => io_mem[32][6].CLK
CLOCK_50 => io_mem[32][7].CLK
CLOCK_50 => io_mem[32][8].CLK
CLOCK_50 => io_mem[32][9].CLK
CLOCK_50 => io_mem[32][10].CLK
CLOCK_50 => io_mem[32][11].CLK
CLOCK_50 => io_mem[32][12].CLK
CLOCK_50 => io_mem[32][13].CLK
CLOCK_50 => io_mem[32][14].CLK
CLOCK_50 => io_mem[32][15].CLK
CLOCK_50 => io_mem[31][0].CLK
CLOCK_50 => io_mem[31][1].CLK
CLOCK_50 => io_mem[31][2].CLK
CLOCK_50 => io_mem[31][3].CLK
CLOCK_50 => io_mem[31][4].CLK
CLOCK_50 => io_mem[31][5].CLK
CLOCK_50 => io_mem[31][6].CLK
CLOCK_50 => io_mem[31][7].CLK
CLOCK_50 => io_mem[31][8].CLK
CLOCK_50 => io_mem[31][9].CLK
CLOCK_50 => io_mem[31][10].CLK
CLOCK_50 => io_mem[31][11].CLK
CLOCK_50 => io_mem[31][12].CLK
CLOCK_50 => io_mem[31][13].CLK
CLOCK_50 => io_mem[31][14].CLK
CLOCK_50 => io_mem[31][15].CLK
CLOCK_50 => io_mem[30][0].CLK
CLOCK_50 => io_mem[30][1].CLK
CLOCK_50 => io_mem[30][2].CLK
CLOCK_50 => io_mem[30][3].CLK
CLOCK_50 => io_mem[30][4].CLK
CLOCK_50 => io_mem[30][5].CLK
CLOCK_50 => io_mem[30][6].CLK
CLOCK_50 => io_mem[30][7].CLK
CLOCK_50 => io_mem[30][8].CLK
CLOCK_50 => io_mem[30][9].CLK
CLOCK_50 => io_mem[30][10].CLK
CLOCK_50 => io_mem[30][11].CLK
CLOCK_50 => io_mem[30][12].CLK
CLOCK_50 => io_mem[30][13].CLK
CLOCK_50 => io_mem[30][14].CLK
CLOCK_50 => io_mem[30][15].CLK
CLOCK_50 => io_mem[29][0].CLK
CLOCK_50 => io_mem[29][1].CLK
CLOCK_50 => io_mem[29][2].CLK
CLOCK_50 => io_mem[29][3].CLK
CLOCK_50 => io_mem[29][4].CLK
CLOCK_50 => io_mem[29][5].CLK
CLOCK_50 => io_mem[29][6].CLK
CLOCK_50 => io_mem[29][7].CLK
CLOCK_50 => io_mem[29][8].CLK
CLOCK_50 => io_mem[29][9].CLK
CLOCK_50 => io_mem[29][10].CLK
CLOCK_50 => io_mem[29][11].CLK
CLOCK_50 => io_mem[29][12].CLK
CLOCK_50 => io_mem[29][13].CLK
CLOCK_50 => io_mem[29][14].CLK
CLOCK_50 => io_mem[29][15].CLK
CLOCK_50 => io_mem[28][0].CLK
CLOCK_50 => io_mem[28][1].CLK
CLOCK_50 => io_mem[28][2].CLK
CLOCK_50 => io_mem[28][3].CLK
CLOCK_50 => io_mem[28][4].CLK
CLOCK_50 => io_mem[28][5].CLK
CLOCK_50 => io_mem[28][6].CLK
CLOCK_50 => io_mem[28][7].CLK
CLOCK_50 => io_mem[28][8].CLK
CLOCK_50 => io_mem[28][9].CLK
CLOCK_50 => io_mem[28][10].CLK
CLOCK_50 => io_mem[28][11].CLK
CLOCK_50 => io_mem[28][12].CLK
CLOCK_50 => io_mem[28][13].CLK
CLOCK_50 => io_mem[28][14].CLK
CLOCK_50 => io_mem[28][15].CLK
CLOCK_50 => io_mem[27][0].CLK
CLOCK_50 => io_mem[27][1].CLK
CLOCK_50 => io_mem[27][2].CLK
CLOCK_50 => io_mem[27][3].CLK
CLOCK_50 => io_mem[27][4].CLK
CLOCK_50 => io_mem[27][5].CLK
CLOCK_50 => io_mem[27][6].CLK
CLOCK_50 => io_mem[27][7].CLK
CLOCK_50 => io_mem[27][8].CLK
CLOCK_50 => io_mem[27][9].CLK
CLOCK_50 => io_mem[27][10].CLK
CLOCK_50 => io_mem[27][11].CLK
CLOCK_50 => io_mem[27][12].CLK
CLOCK_50 => io_mem[27][13].CLK
CLOCK_50 => io_mem[27][14].CLK
CLOCK_50 => io_mem[27][15].CLK
CLOCK_50 => io_mem[26][0].CLK
CLOCK_50 => io_mem[26][1].CLK
CLOCK_50 => io_mem[26][2].CLK
CLOCK_50 => io_mem[26][3].CLK
CLOCK_50 => io_mem[26][4].CLK
CLOCK_50 => io_mem[26][5].CLK
CLOCK_50 => io_mem[26][6].CLK
CLOCK_50 => io_mem[26][7].CLK
CLOCK_50 => io_mem[26][8].CLK
CLOCK_50 => io_mem[26][9].CLK
CLOCK_50 => io_mem[26][10].CLK
CLOCK_50 => io_mem[26][11].CLK
CLOCK_50 => io_mem[26][12].CLK
CLOCK_50 => io_mem[26][13].CLK
CLOCK_50 => io_mem[26][14].CLK
CLOCK_50 => io_mem[26][15].CLK
CLOCK_50 => io_mem[25][0].CLK
CLOCK_50 => io_mem[25][1].CLK
CLOCK_50 => io_mem[25][2].CLK
CLOCK_50 => io_mem[25][3].CLK
CLOCK_50 => io_mem[25][4].CLK
CLOCK_50 => io_mem[25][5].CLK
CLOCK_50 => io_mem[25][6].CLK
CLOCK_50 => io_mem[25][7].CLK
CLOCK_50 => io_mem[25][8].CLK
CLOCK_50 => io_mem[25][9].CLK
CLOCK_50 => io_mem[25][10].CLK
CLOCK_50 => io_mem[25][11].CLK
CLOCK_50 => io_mem[25][12].CLK
CLOCK_50 => io_mem[25][13].CLK
CLOCK_50 => io_mem[25][14].CLK
CLOCK_50 => io_mem[25][15].CLK
CLOCK_50 => io_mem[24][0].CLK
CLOCK_50 => io_mem[24][1].CLK
CLOCK_50 => io_mem[24][2].CLK
CLOCK_50 => io_mem[24][3].CLK
CLOCK_50 => io_mem[24][4].CLK
CLOCK_50 => io_mem[24][5].CLK
CLOCK_50 => io_mem[24][6].CLK
CLOCK_50 => io_mem[24][7].CLK
CLOCK_50 => io_mem[24][8].CLK
CLOCK_50 => io_mem[24][9].CLK
CLOCK_50 => io_mem[24][10].CLK
CLOCK_50 => io_mem[24][11].CLK
CLOCK_50 => io_mem[24][12].CLK
CLOCK_50 => io_mem[24][13].CLK
CLOCK_50 => io_mem[24][14].CLK
CLOCK_50 => io_mem[24][15].CLK
CLOCK_50 => io_mem[23][0].CLK
CLOCK_50 => io_mem[23][1].CLK
CLOCK_50 => io_mem[23][2].CLK
CLOCK_50 => io_mem[23][3].CLK
CLOCK_50 => io_mem[23][4].CLK
CLOCK_50 => io_mem[23][5].CLK
CLOCK_50 => io_mem[23][6].CLK
CLOCK_50 => io_mem[23][7].CLK
CLOCK_50 => io_mem[23][8].CLK
CLOCK_50 => io_mem[23][9].CLK
CLOCK_50 => io_mem[23][10].CLK
CLOCK_50 => io_mem[23][11].CLK
CLOCK_50 => io_mem[23][12].CLK
CLOCK_50 => io_mem[23][13].CLK
CLOCK_50 => io_mem[23][14].CLK
CLOCK_50 => io_mem[23][15].CLK
CLOCK_50 => io_mem[22][0].CLK
CLOCK_50 => io_mem[22][1].CLK
CLOCK_50 => io_mem[22][2].CLK
CLOCK_50 => io_mem[22][3].CLK
CLOCK_50 => io_mem[22][4].CLK
CLOCK_50 => io_mem[22][5].CLK
CLOCK_50 => io_mem[22][6].CLK
CLOCK_50 => io_mem[22][7].CLK
CLOCK_50 => io_mem[22][8].CLK
CLOCK_50 => io_mem[22][9].CLK
CLOCK_50 => io_mem[22][10].CLK
CLOCK_50 => io_mem[22][11].CLK
CLOCK_50 => io_mem[22][12].CLK
CLOCK_50 => io_mem[22][13].CLK
CLOCK_50 => io_mem[22][14].CLK
CLOCK_50 => io_mem[22][15].CLK
CLOCK_50 => io_mem[21][0].CLK
CLOCK_50 => io_mem[21][1].CLK
CLOCK_50 => io_mem[21][2].CLK
CLOCK_50 => io_mem[21][3].CLK
CLOCK_50 => io_mem[21][4].CLK
CLOCK_50 => io_mem[21][5].CLK
CLOCK_50 => io_mem[21][6].CLK
CLOCK_50 => io_mem[21][7].CLK
CLOCK_50 => io_mem[21][8].CLK
CLOCK_50 => io_mem[21][9].CLK
CLOCK_50 => io_mem[21][10].CLK
CLOCK_50 => io_mem[21][11].CLK
CLOCK_50 => io_mem[21][12].CLK
CLOCK_50 => io_mem[21][13].CLK
CLOCK_50 => io_mem[21][14].CLK
CLOCK_50 => io_mem[21][15].CLK
CLOCK_50 => io_mem[20][0].CLK
CLOCK_50 => io_mem[20][1].CLK
CLOCK_50 => io_mem[20][2].CLK
CLOCK_50 => io_mem[20][3].CLK
CLOCK_50 => io_mem[20][4].CLK
CLOCK_50 => io_mem[20][5].CLK
CLOCK_50 => io_mem[20][6].CLK
CLOCK_50 => io_mem[20][7].CLK
CLOCK_50 => io_mem[20][8].CLK
CLOCK_50 => io_mem[20][9].CLK
CLOCK_50 => io_mem[20][10].CLK
CLOCK_50 => io_mem[20][11].CLK
CLOCK_50 => io_mem[20][12].CLK
CLOCK_50 => io_mem[20][13].CLK
CLOCK_50 => io_mem[20][14].CLK
CLOCK_50 => io_mem[20][15].CLK
CLOCK_50 => io_mem[19][0].CLK
CLOCK_50 => io_mem[19][1].CLK
CLOCK_50 => io_mem[19][2].CLK
CLOCK_50 => io_mem[19][3].CLK
CLOCK_50 => io_mem[19][4].CLK
CLOCK_50 => io_mem[19][5].CLK
CLOCK_50 => io_mem[19][6].CLK
CLOCK_50 => io_mem[19][7].CLK
CLOCK_50 => io_mem[19][8].CLK
CLOCK_50 => io_mem[19][9].CLK
CLOCK_50 => io_mem[19][10].CLK
CLOCK_50 => io_mem[19][11].CLK
CLOCK_50 => io_mem[19][12].CLK
CLOCK_50 => io_mem[19][13].CLK
CLOCK_50 => io_mem[19][14].CLK
CLOCK_50 => io_mem[19][15].CLK
CLOCK_50 => io_mem[18][0].CLK
CLOCK_50 => io_mem[18][1].CLK
CLOCK_50 => io_mem[18][2].CLK
CLOCK_50 => io_mem[18][3].CLK
CLOCK_50 => io_mem[18][4].CLK
CLOCK_50 => io_mem[18][5].CLK
CLOCK_50 => io_mem[18][6].CLK
CLOCK_50 => io_mem[18][7].CLK
CLOCK_50 => io_mem[18][8].CLK
CLOCK_50 => io_mem[18][9].CLK
CLOCK_50 => io_mem[18][10].CLK
CLOCK_50 => io_mem[18][11].CLK
CLOCK_50 => io_mem[18][12].CLK
CLOCK_50 => io_mem[18][13].CLK
CLOCK_50 => io_mem[18][14].CLK
CLOCK_50 => io_mem[18][15].CLK
CLOCK_50 => io_mem[17][0].CLK
CLOCK_50 => io_mem[17][1].CLK
CLOCK_50 => io_mem[17][2].CLK
CLOCK_50 => io_mem[17][3].CLK
CLOCK_50 => io_mem[17][4].CLK
CLOCK_50 => io_mem[17][5].CLK
CLOCK_50 => io_mem[17][6].CLK
CLOCK_50 => io_mem[17][7].CLK
CLOCK_50 => io_mem[17][8].CLK
CLOCK_50 => io_mem[17][9].CLK
CLOCK_50 => io_mem[17][10].CLK
CLOCK_50 => io_mem[17][11].CLK
CLOCK_50 => io_mem[17][12].CLK
CLOCK_50 => io_mem[17][13].CLK
CLOCK_50 => io_mem[17][14].CLK
CLOCK_50 => io_mem[17][15].CLK
CLOCK_50 => io_mem[16][0].CLK
CLOCK_50 => io_mem[16][1].CLK
CLOCK_50 => io_mem[16][2].CLK
CLOCK_50 => io_mem[16][3].CLK
CLOCK_50 => io_mem[16][4].CLK
CLOCK_50 => io_mem[16][5].CLK
CLOCK_50 => io_mem[16][6].CLK
CLOCK_50 => io_mem[16][7].CLK
CLOCK_50 => io_mem[16][8].CLK
CLOCK_50 => io_mem[16][9].CLK
CLOCK_50 => io_mem[16][10].CLK
CLOCK_50 => io_mem[16][11].CLK
CLOCK_50 => io_mem[16][12].CLK
CLOCK_50 => io_mem[16][13].CLK
CLOCK_50 => io_mem[16][14].CLK
CLOCK_50 => io_mem[16][15].CLK
CLOCK_50 => io_mem[15][0].CLK
CLOCK_50 => io_mem[15][1].CLK
CLOCK_50 => io_mem[15][2].CLK
CLOCK_50 => io_mem[15][3].CLK
CLOCK_50 => io_mem[15][4].CLK
CLOCK_50 => io_mem[15][5].CLK
CLOCK_50 => io_mem[15][6].CLK
CLOCK_50 => io_mem[15][7].CLK
CLOCK_50 => io_mem[15][8].CLK
CLOCK_50 => io_mem[15][9].CLK
CLOCK_50 => io_mem[15][10].CLK
CLOCK_50 => io_mem[15][11].CLK
CLOCK_50 => io_mem[15][12].CLK
CLOCK_50 => io_mem[15][13].CLK
CLOCK_50 => io_mem[15][14].CLK
CLOCK_50 => io_mem[15][15].CLK
CLOCK_50 => io_mem[14][0].CLK
CLOCK_50 => io_mem[14][1].CLK
CLOCK_50 => io_mem[14][2].CLK
CLOCK_50 => io_mem[14][3].CLK
CLOCK_50 => io_mem[14][4].CLK
CLOCK_50 => io_mem[14][5].CLK
CLOCK_50 => io_mem[14][6].CLK
CLOCK_50 => io_mem[14][7].CLK
CLOCK_50 => io_mem[14][8].CLK
CLOCK_50 => io_mem[14][9].CLK
CLOCK_50 => io_mem[14][10].CLK
CLOCK_50 => io_mem[14][11].CLK
CLOCK_50 => io_mem[14][12].CLK
CLOCK_50 => io_mem[14][13].CLK
CLOCK_50 => io_mem[14][14].CLK
CLOCK_50 => io_mem[14][15].CLK
CLOCK_50 => io_mem[13][0].CLK
CLOCK_50 => io_mem[13][1].CLK
CLOCK_50 => io_mem[13][2].CLK
CLOCK_50 => io_mem[13][3].CLK
CLOCK_50 => io_mem[13][4].CLK
CLOCK_50 => io_mem[13][5].CLK
CLOCK_50 => io_mem[13][6].CLK
CLOCK_50 => io_mem[13][7].CLK
CLOCK_50 => io_mem[13][8].CLK
CLOCK_50 => io_mem[13][9].CLK
CLOCK_50 => io_mem[13][10].CLK
CLOCK_50 => io_mem[13][11].CLK
CLOCK_50 => io_mem[13][12].CLK
CLOCK_50 => io_mem[13][13].CLK
CLOCK_50 => io_mem[13][14].CLK
CLOCK_50 => io_mem[13][15].CLK
CLOCK_50 => io_mem[12][0].CLK
CLOCK_50 => io_mem[12][1].CLK
CLOCK_50 => io_mem[12][2].CLK
CLOCK_50 => io_mem[12][3].CLK
CLOCK_50 => io_mem[12][4].CLK
CLOCK_50 => io_mem[12][5].CLK
CLOCK_50 => io_mem[12][6].CLK
CLOCK_50 => io_mem[12][7].CLK
CLOCK_50 => io_mem[12][8].CLK
CLOCK_50 => io_mem[12][9].CLK
CLOCK_50 => io_mem[12][10].CLK
CLOCK_50 => io_mem[12][11].CLK
CLOCK_50 => io_mem[12][12].CLK
CLOCK_50 => io_mem[12][13].CLK
CLOCK_50 => io_mem[12][14].CLK
CLOCK_50 => io_mem[12][15].CLK
CLOCK_50 => io_mem[11][0].CLK
CLOCK_50 => io_mem[11][1].CLK
CLOCK_50 => io_mem[11][2].CLK
CLOCK_50 => io_mem[11][3].CLK
CLOCK_50 => io_mem[11][4].CLK
CLOCK_50 => io_mem[11][5].CLK
CLOCK_50 => io_mem[11][6].CLK
CLOCK_50 => io_mem[11][7].CLK
CLOCK_50 => io_mem[11][8].CLK
CLOCK_50 => io_mem[11][9].CLK
CLOCK_50 => io_mem[11][10].CLK
CLOCK_50 => io_mem[11][11].CLK
CLOCK_50 => io_mem[11][12].CLK
CLOCK_50 => io_mem[11][13].CLK
CLOCK_50 => io_mem[11][14].CLK
CLOCK_50 => io_mem[11][15].CLK
CLOCK_50 => io_mem[10][0].CLK
CLOCK_50 => io_mem[10][1].CLK
CLOCK_50 => io_mem[10][2].CLK
CLOCK_50 => io_mem[10][3].CLK
CLOCK_50 => io_mem[10][4].CLK
CLOCK_50 => io_mem[10][5].CLK
CLOCK_50 => io_mem[10][6].CLK
CLOCK_50 => io_mem[10][7].CLK
CLOCK_50 => io_mem[10][8].CLK
CLOCK_50 => io_mem[10][9].CLK
CLOCK_50 => io_mem[10][10].CLK
CLOCK_50 => io_mem[10][11].CLK
CLOCK_50 => io_mem[10][12].CLK
CLOCK_50 => io_mem[10][13].CLK
CLOCK_50 => io_mem[10][14].CLK
CLOCK_50 => io_mem[10][15].CLK
CLOCK_50 => io_mem[9][0].CLK
CLOCK_50 => io_mem[9][1].CLK
CLOCK_50 => io_mem[9][2].CLK
CLOCK_50 => io_mem[9][3].CLK
CLOCK_50 => io_mem[9][4].CLK
CLOCK_50 => io_mem[9][5].CLK
CLOCK_50 => io_mem[9][6].CLK
CLOCK_50 => io_mem[9][7].CLK
CLOCK_50 => io_mem[9][8].CLK
CLOCK_50 => io_mem[9][9].CLK
CLOCK_50 => io_mem[9][10].CLK
CLOCK_50 => io_mem[9][11].CLK
CLOCK_50 => io_mem[9][12].CLK
CLOCK_50 => io_mem[9][13].CLK
CLOCK_50 => io_mem[9][14].CLK
CLOCK_50 => io_mem[9][15].CLK
CLOCK_50 => io_mem[8][0].CLK
CLOCK_50 => io_mem[8][1].CLK
CLOCK_50 => io_mem[8][2].CLK
CLOCK_50 => io_mem[8][3].CLK
CLOCK_50 => io_mem[8][4].CLK
CLOCK_50 => io_mem[8][5].CLK
CLOCK_50 => io_mem[8][6].CLK
CLOCK_50 => io_mem[8][7].CLK
CLOCK_50 => io_mem[8][8].CLK
CLOCK_50 => io_mem[8][9].CLK
CLOCK_50 => io_mem[8][10].CLK
CLOCK_50 => io_mem[8][11].CLK
CLOCK_50 => io_mem[8][12].CLK
CLOCK_50 => io_mem[8][13].CLK
CLOCK_50 => io_mem[8][14].CLK
CLOCK_50 => io_mem[8][15].CLK
CLOCK_50 => io_mem[7][0].CLK
CLOCK_50 => io_mem[7][1].CLK
CLOCK_50 => io_mem[7][2].CLK
CLOCK_50 => io_mem[7][3].CLK
CLOCK_50 => io_mem[7][4].CLK
CLOCK_50 => io_mem[7][5].CLK
CLOCK_50 => io_mem[7][6].CLK
CLOCK_50 => io_mem[7][7].CLK
CLOCK_50 => io_mem[7][8].CLK
CLOCK_50 => io_mem[7][9].CLK
CLOCK_50 => io_mem[7][10].CLK
CLOCK_50 => io_mem[7][11].CLK
CLOCK_50 => io_mem[7][12].CLK
CLOCK_50 => io_mem[7][13].CLK
CLOCK_50 => io_mem[7][14].CLK
CLOCK_50 => io_mem[7][15].CLK
CLOCK_50 => io_mem[6][0].CLK
CLOCK_50 => io_mem[6][1].CLK
CLOCK_50 => io_mem[6][2].CLK
CLOCK_50 => io_mem[6][3].CLK
CLOCK_50 => io_mem[6][4].CLK
CLOCK_50 => io_mem[6][5].CLK
CLOCK_50 => io_mem[6][6].CLK
CLOCK_50 => io_mem[6][7].CLK
CLOCK_50 => io_mem[6][8].CLK
CLOCK_50 => io_mem[6][9].CLK
CLOCK_50 => io_mem[6][10].CLK
CLOCK_50 => io_mem[6][11].CLK
CLOCK_50 => io_mem[6][12].CLK
CLOCK_50 => io_mem[6][13].CLK
CLOCK_50 => io_mem[6][14].CLK
CLOCK_50 => io_mem[6][15].CLK
CLOCK_50 => io_mem[5][0].CLK
CLOCK_50 => io_mem[5][1].CLK
CLOCK_50 => io_mem[5][2].CLK
CLOCK_50 => io_mem[5][3].CLK
CLOCK_50 => io_mem[5][4].CLK
CLOCK_50 => io_mem[5][5].CLK
CLOCK_50 => io_mem[5][6].CLK
CLOCK_50 => io_mem[5][7].CLK
CLOCK_50 => io_mem[5][8].CLK
CLOCK_50 => io_mem[5][9].CLK
CLOCK_50 => io_mem[5][10].CLK
CLOCK_50 => io_mem[5][11].CLK
CLOCK_50 => io_mem[5][12].CLK
CLOCK_50 => io_mem[5][13].CLK
CLOCK_50 => io_mem[5][14].CLK
CLOCK_50 => io_mem[5][15].CLK
CLOCK_50 => io_mem[4][0].CLK
CLOCK_50 => io_mem[4][1].CLK
CLOCK_50 => io_mem[4][2].CLK
CLOCK_50 => io_mem[4][3].CLK
CLOCK_50 => io_mem[4][4].CLK
CLOCK_50 => io_mem[4][5].CLK
CLOCK_50 => io_mem[4][6].CLK
CLOCK_50 => io_mem[4][7].CLK
CLOCK_50 => io_mem[4][8].CLK
CLOCK_50 => io_mem[4][9].CLK
CLOCK_50 => io_mem[4][10].CLK
CLOCK_50 => io_mem[4][11].CLK
CLOCK_50 => io_mem[4][12].CLK
CLOCK_50 => io_mem[4][13].CLK
CLOCK_50 => io_mem[4][14].CLK
CLOCK_50 => io_mem[4][15].CLK
CLOCK_50 => io_mem[3][0].CLK
CLOCK_50 => io_mem[3][1].CLK
CLOCK_50 => io_mem[3][2].CLK
CLOCK_50 => io_mem[3][3].CLK
CLOCK_50 => io_mem[3][4].CLK
CLOCK_50 => io_mem[3][5].CLK
CLOCK_50 => io_mem[3][6].CLK
CLOCK_50 => io_mem[3][7].CLK
CLOCK_50 => io_mem[3][8].CLK
CLOCK_50 => io_mem[3][9].CLK
CLOCK_50 => io_mem[3][10].CLK
CLOCK_50 => io_mem[3][11].CLK
CLOCK_50 => io_mem[3][12].CLK
CLOCK_50 => io_mem[3][13].CLK
CLOCK_50 => io_mem[3][14].CLK
CLOCK_50 => io_mem[3][15].CLK
CLOCK_50 => io_mem[2][0].CLK
CLOCK_50 => io_mem[2][1].CLK
CLOCK_50 => io_mem[2][2].CLK
CLOCK_50 => io_mem[2][3].CLK
CLOCK_50 => io_mem[2][4].CLK
CLOCK_50 => io_mem[2][5].CLK
CLOCK_50 => io_mem[2][6].CLK
CLOCK_50 => io_mem[2][7].CLK
CLOCK_50 => io_mem[2][8].CLK
CLOCK_50 => io_mem[2][9].CLK
CLOCK_50 => io_mem[2][10].CLK
CLOCK_50 => io_mem[2][11].CLK
CLOCK_50 => io_mem[2][12].CLK
CLOCK_50 => io_mem[2][13].CLK
CLOCK_50 => io_mem[2][14].CLK
CLOCK_50 => io_mem[2][15].CLK
CLOCK_50 => io_mem[1][0].CLK
CLOCK_50 => io_mem[1][1].CLK
CLOCK_50 => io_mem[1][2].CLK
CLOCK_50 => io_mem[1][3].CLK
CLOCK_50 => io_mem[1][4].CLK
CLOCK_50 => io_mem[1][5].CLK
CLOCK_50 => io_mem[1][6].CLK
CLOCK_50 => io_mem[1][7].CLK
CLOCK_50 => io_mem[1][8].CLK
CLOCK_50 => io_mem[1][9].CLK
CLOCK_50 => io_mem[1][10].CLK
CLOCK_50 => io_mem[1][11].CLK
CLOCK_50 => io_mem[1][12].CLK
CLOCK_50 => io_mem[1][13].CLK
CLOCK_50 => io_mem[1][14].CLK
CLOCK_50 => io_mem[1][15].CLK
CLOCK_50 => io_mem[0][0].CLK
CLOCK_50 => io_mem[0][1].CLK
CLOCK_50 => io_mem[0][2].CLK
CLOCK_50 => io_mem[0][3].CLK
CLOCK_50 => io_mem[0][4].CLK
CLOCK_50 => io_mem[0][5].CLK
CLOCK_50 => io_mem[0][6].CLK
CLOCK_50 => io_mem[0][7].CLK
CLOCK_50 => io_mem[0][8].CLK
CLOCK_50 => io_mem[0][9].CLK
CLOCK_50 => io_mem[0][10].CLK
CLOCK_50 => io_mem[0][11].CLK
CLOCK_50 => io_mem[0][12].CLK
CLOCK_50 => io_mem[0][13].CLK
CLOCK_50 => io_mem[0][14].CLK
CLOCK_50 => io_mem[0][15].CLK
CLOCK_50 => clear_char~reg0.CLK
addr_io[0] => Decoder0.IN5
addr_io[0] => Mux0.IN36
addr_io[0] => Mux1.IN36
addr_io[0] => Mux2.IN36
addr_io[0] => Mux3.IN36
addr_io[0] => Mux4.IN36
addr_io[0] => Mux5.IN36
addr_io[0] => Mux6.IN36
addr_io[0] => Mux7.IN36
addr_io[0] => Mux8.IN36
addr_io[0] => Mux9.IN36
addr_io[0] => Mux10.IN36
addr_io[0] => Mux11.IN36
addr_io[0] => Mux12.IN36
addr_io[0] => Mux13.IN36
addr_io[0] => Mux14.IN36
addr_io[0] => Mux15.IN36
addr_io[0] => Equal0.IN6
addr_io[1] => Decoder0.IN4
addr_io[1] => Mux0.IN35
addr_io[1] => Mux1.IN35
addr_io[1] => Mux2.IN35
addr_io[1] => Mux3.IN35
addr_io[1] => Mux4.IN35
addr_io[1] => Mux5.IN35
addr_io[1] => Mux6.IN35
addr_io[1] => Mux7.IN35
addr_io[1] => Mux8.IN35
addr_io[1] => Mux9.IN35
addr_io[1] => Mux10.IN35
addr_io[1] => Mux11.IN35
addr_io[1] => Mux12.IN35
addr_io[1] => Mux13.IN35
addr_io[1] => Mux14.IN35
addr_io[1] => Mux15.IN35
addr_io[1] => Equal0.IN5
addr_io[2] => Decoder0.IN3
addr_io[2] => Mux0.IN34
addr_io[2] => Mux1.IN34
addr_io[2] => Mux2.IN34
addr_io[2] => Mux3.IN34
addr_io[2] => Mux4.IN34
addr_io[2] => Mux5.IN34
addr_io[2] => Mux6.IN34
addr_io[2] => Mux7.IN34
addr_io[2] => Mux8.IN34
addr_io[2] => Mux9.IN34
addr_io[2] => Mux10.IN34
addr_io[2] => Mux11.IN34
addr_io[2] => Mux12.IN34
addr_io[2] => Mux13.IN34
addr_io[2] => Mux14.IN34
addr_io[2] => Mux15.IN34
addr_io[2] => Equal0.IN4
addr_io[3] => Decoder0.IN2
addr_io[3] => Mux0.IN33
addr_io[3] => Mux1.IN33
addr_io[3] => Mux2.IN33
addr_io[3] => Mux3.IN33
addr_io[3] => Mux4.IN33
addr_io[3] => Mux5.IN33
addr_io[3] => Mux6.IN33
addr_io[3] => Mux7.IN33
addr_io[3] => Mux8.IN33
addr_io[3] => Mux9.IN33
addr_io[3] => Mux10.IN33
addr_io[3] => Mux11.IN33
addr_io[3] => Mux12.IN33
addr_io[3] => Mux13.IN33
addr_io[3] => Mux14.IN33
addr_io[3] => Mux15.IN33
addr_io[3] => Equal0.IN3
addr_io[4] => Decoder0.IN1
addr_io[4] => Mux0.IN32
addr_io[4] => Mux1.IN32
addr_io[4] => Mux2.IN32
addr_io[4] => Mux3.IN32
addr_io[4] => Mux4.IN32
addr_io[4] => Mux5.IN32
addr_io[4] => Mux6.IN32
addr_io[4] => Mux7.IN32
addr_io[4] => Mux8.IN32
addr_io[4] => Mux9.IN32
addr_io[4] => Mux10.IN32
addr_io[4] => Mux11.IN32
addr_io[4] => Mux12.IN32
addr_io[4] => Mux13.IN32
addr_io[4] => Mux14.IN32
addr_io[4] => Mux15.IN32
addr_io[4] => Equal0.IN7
addr_io[5] => Decoder0.IN0
addr_io[5] => Mux0.IN31
addr_io[5] => Mux1.IN31
addr_io[5] => Mux2.IN31
addr_io[5] => Mux3.IN31
addr_io[5] => Mux4.IN31
addr_io[5] => Mux5.IN31
addr_io[5] => Mux6.IN31
addr_io[5] => Mux7.IN31
addr_io[5] => Mux8.IN31
addr_io[5] => Mux9.IN31
addr_io[5] => Mux10.IN31
addr_io[5] => Mux11.IN31
addr_io[5] => Mux12.IN31
addr_io[5] => Mux13.IN31
addr_io[5] => Mux14.IN31
addr_io[5] => Mux15.IN31
addr_io[5] => Equal0.IN2
addr_io[6] => Equal0.IN1
addr_io[7] => Equal0.IN0
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[0] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[1] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[2] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[3] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[4] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[5] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[6] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[7] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[8] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[9] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[10] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[11] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[12] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[13] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[14] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
wr_io[15] => io_mem.DATAB
rd_io[0] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[1] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[2] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[3] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[4] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[5] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[6] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[7] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[8] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[9] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[10] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[11] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[12] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[13] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[14] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
rd_io[15] <= rd_io.DB_MAX_OUTPUT_PORT_TYPE
wr_out => clear_char.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem.OUTPUTSELECT
wr_out => io_mem[32][0].ENA
wr_out => io_mem[32][1].ENA
wr_out => io_mem[32][2].ENA
wr_out => io_mem[32][3].ENA
wr_out => io_mem[32][4].ENA
wr_out => io_mem[32][5].ENA
wr_out => io_mem[32][6].ENA
wr_out => io_mem[32][7].ENA
wr_out => io_mem[32][8].ENA
wr_out => io_mem[32][9].ENA
wr_out => io_mem[32][10].ENA
wr_out => io_mem[32][11].ENA
wr_out => io_mem[32][12].ENA
wr_out => io_mem[32][13].ENA
wr_out => io_mem[32][14].ENA
wr_out => io_mem[32][15].ENA
wr_out => io_mem[31][0].ENA
wr_out => io_mem[31][1].ENA
wr_out => io_mem[31][2].ENA
wr_out => io_mem[31][3].ENA
wr_out => io_mem[31][4].ENA
wr_out => io_mem[31][5].ENA
wr_out => io_mem[31][6].ENA
wr_out => io_mem[31][7].ENA
wr_out => io_mem[31][8].ENA
wr_out => io_mem[31][9].ENA
wr_out => io_mem[31][10].ENA
wr_out => io_mem[31][11].ENA
wr_out => io_mem[31][12].ENA
wr_out => io_mem[31][13].ENA
wr_out => io_mem[31][14].ENA
wr_out => io_mem[31][15].ENA
wr_out => io_mem[30][0].ENA
wr_out => io_mem[30][1].ENA
wr_out => io_mem[30][2].ENA
wr_out => io_mem[30][3].ENA
wr_out => io_mem[30][4].ENA
wr_out => io_mem[30][5].ENA
wr_out => io_mem[30][6].ENA
wr_out => io_mem[30][7].ENA
wr_out => io_mem[30][8].ENA
wr_out => io_mem[30][9].ENA
wr_out => io_mem[30][10].ENA
wr_out => io_mem[30][11].ENA
wr_out => io_mem[30][12].ENA
wr_out => io_mem[30][13].ENA
wr_out => io_mem[30][14].ENA
wr_out => io_mem[30][15].ENA
wr_out => io_mem[29][0].ENA
wr_out => io_mem[29][1].ENA
wr_out => io_mem[29][2].ENA
wr_out => io_mem[29][3].ENA
wr_out => io_mem[29][4].ENA
wr_out => io_mem[29][5].ENA
wr_out => io_mem[29][6].ENA
wr_out => io_mem[29][7].ENA
wr_out => io_mem[29][8].ENA
wr_out => io_mem[29][9].ENA
wr_out => io_mem[29][10].ENA
wr_out => io_mem[29][11].ENA
wr_out => io_mem[29][12].ENA
wr_out => io_mem[29][13].ENA
wr_out => io_mem[29][14].ENA
wr_out => io_mem[29][15].ENA
wr_out => io_mem[28][0].ENA
wr_out => io_mem[28][1].ENA
wr_out => io_mem[28][2].ENA
wr_out => io_mem[28][3].ENA
wr_out => io_mem[28][4].ENA
wr_out => io_mem[28][5].ENA
wr_out => io_mem[28][6].ENA
wr_out => io_mem[28][7].ENA
wr_out => io_mem[28][8].ENA
wr_out => io_mem[28][9].ENA
wr_out => io_mem[28][10].ENA
wr_out => io_mem[28][11].ENA
wr_out => io_mem[28][12].ENA
wr_out => io_mem[28][13].ENA
wr_out => io_mem[28][14].ENA
wr_out => io_mem[28][15].ENA
wr_out => io_mem[27][0].ENA
wr_out => io_mem[27][1].ENA
wr_out => io_mem[27][2].ENA
wr_out => io_mem[27][3].ENA
wr_out => io_mem[27][4].ENA
wr_out => io_mem[27][5].ENA
wr_out => io_mem[27][6].ENA
wr_out => io_mem[27][7].ENA
wr_out => io_mem[27][8].ENA
wr_out => io_mem[27][9].ENA
wr_out => io_mem[27][10].ENA
wr_out => io_mem[27][11].ENA
wr_out => io_mem[27][12].ENA
wr_out => io_mem[27][13].ENA
wr_out => io_mem[27][14].ENA
wr_out => io_mem[27][15].ENA
wr_out => io_mem[26][0].ENA
wr_out => io_mem[26][1].ENA
wr_out => io_mem[26][2].ENA
wr_out => io_mem[26][3].ENA
wr_out => io_mem[26][4].ENA
wr_out => io_mem[26][5].ENA
wr_out => io_mem[26][6].ENA
wr_out => io_mem[26][7].ENA
wr_out => io_mem[26][8].ENA
wr_out => io_mem[26][9].ENA
wr_out => io_mem[26][10].ENA
wr_out => io_mem[26][11].ENA
wr_out => io_mem[26][12].ENA
wr_out => io_mem[26][13].ENA
wr_out => io_mem[26][14].ENA
wr_out => io_mem[26][15].ENA
wr_out => io_mem[25][0].ENA
wr_out => io_mem[25][1].ENA
wr_out => io_mem[25][2].ENA
wr_out => io_mem[25][3].ENA
wr_out => io_mem[25][4].ENA
wr_out => io_mem[25][5].ENA
wr_out => io_mem[25][6].ENA
wr_out => io_mem[25][7].ENA
wr_out => io_mem[25][8].ENA
wr_out => io_mem[25][9].ENA
wr_out => io_mem[25][10].ENA
wr_out => io_mem[25][11].ENA
wr_out => io_mem[25][12].ENA
wr_out => io_mem[25][13].ENA
wr_out => io_mem[25][14].ENA
wr_out => io_mem[25][15].ENA
wr_out => io_mem[24][0].ENA
wr_out => io_mem[24][1].ENA
wr_out => io_mem[24][2].ENA
wr_out => io_mem[24][3].ENA
wr_out => io_mem[24][4].ENA
wr_out => io_mem[24][5].ENA
wr_out => io_mem[24][6].ENA
wr_out => io_mem[24][7].ENA
wr_out => io_mem[24][8].ENA
wr_out => io_mem[24][9].ENA
wr_out => io_mem[24][10].ENA
wr_out => io_mem[24][11].ENA
wr_out => io_mem[24][12].ENA
wr_out => io_mem[24][13].ENA
wr_out => io_mem[24][14].ENA
wr_out => io_mem[24][15].ENA
wr_out => io_mem[23][0].ENA
wr_out => io_mem[23][1].ENA
wr_out => io_mem[23][2].ENA
wr_out => io_mem[23][3].ENA
wr_out => io_mem[23][4].ENA
wr_out => io_mem[23][5].ENA
wr_out => io_mem[23][6].ENA
wr_out => io_mem[23][7].ENA
wr_out => io_mem[23][8].ENA
wr_out => io_mem[23][9].ENA
wr_out => io_mem[23][10].ENA
wr_out => io_mem[23][11].ENA
wr_out => io_mem[23][12].ENA
wr_out => io_mem[23][13].ENA
wr_out => io_mem[23][14].ENA
wr_out => io_mem[23][15].ENA
wr_out => io_mem[22][0].ENA
wr_out => io_mem[22][1].ENA
wr_out => io_mem[22][2].ENA
wr_out => io_mem[22][3].ENA
wr_out => io_mem[22][4].ENA
wr_out => io_mem[22][5].ENA
wr_out => io_mem[22][6].ENA
wr_out => io_mem[22][7].ENA
wr_out => io_mem[22][8].ENA
wr_out => io_mem[22][9].ENA
wr_out => io_mem[22][10].ENA
wr_out => io_mem[22][11].ENA
wr_out => io_mem[22][12].ENA
wr_out => io_mem[22][13].ENA
wr_out => io_mem[22][14].ENA
wr_out => io_mem[22][15].ENA
wr_out => io_mem[21][0].ENA
wr_out => io_mem[21][1].ENA
wr_out => io_mem[21][2].ENA
wr_out => io_mem[21][3].ENA
wr_out => io_mem[21][4].ENA
wr_out => io_mem[21][5].ENA
wr_out => io_mem[21][6].ENA
wr_out => io_mem[21][7].ENA
wr_out => io_mem[21][8].ENA
wr_out => io_mem[21][9].ENA
wr_out => io_mem[21][10].ENA
wr_out => io_mem[21][11].ENA
wr_out => io_mem[21][12].ENA
wr_out => io_mem[21][13].ENA
wr_out => io_mem[21][14].ENA
wr_out => io_mem[21][15].ENA
wr_out => io_mem[20][0].ENA
wr_out => io_mem[20][1].ENA
wr_out => io_mem[20][2].ENA
wr_out => io_mem[20][3].ENA
wr_out => io_mem[20][4].ENA
wr_out => io_mem[20][5].ENA
wr_out => io_mem[20][6].ENA
wr_out => io_mem[20][7].ENA
wr_out => io_mem[20][8].ENA
wr_out => io_mem[20][9].ENA
wr_out => io_mem[20][10].ENA
wr_out => io_mem[20][11].ENA
wr_out => io_mem[20][12].ENA
wr_out => io_mem[20][13].ENA
wr_out => io_mem[20][14].ENA
wr_out => io_mem[20][15].ENA
wr_out => io_mem[19][0].ENA
wr_out => io_mem[19][1].ENA
wr_out => io_mem[19][2].ENA
wr_out => io_mem[19][3].ENA
wr_out => io_mem[19][4].ENA
wr_out => io_mem[19][5].ENA
wr_out => io_mem[19][6].ENA
wr_out => io_mem[19][7].ENA
wr_out => io_mem[19][8].ENA
wr_out => io_mem[19][9].ENA
wr_out => io_mem[19][10].ENA
wr_out => io_mem[19][11].ENA
wr_out => io_mem[19][12].ENA
wr_out => io_mem[19][13].ENA
wr_out => io_mem[19][14].ENA
wr_out => io_mem[19][15].ENA
wr_out => io_mem[18][0].ENA
wr_out => io_mem[18][1].ENA
wr_out => io_mem[18][2].ENA
wr_out => io_mem[18][3].ENA
wr_out => io_mem[18][4].ENA
wr_out => io_mem[18][5].ENA
wr_out => io_mem[18][6].ENA
wr_out => io_mem[18][7].ENA
wr_out => io_mem[18][8].ENA
wr_out => io_mem[18][9].ENA
wr_out => io_mem[18][10].ENA
wr_out => io_mem[18][11].ENA
wr_out => io_mem[18][12].ENA
wr_out => io_mem[18][13].ENA
wr_out => io_mem[18][14].ENA
wr_out => io_mem[18][15].ENA
wr_out => io_mem[17][0].ENA
wr_out => io_mem[17][1].ENA
wr_out => io_mem[17][2].ENA
wr_out => io_mem[17][3].ENA
wr_out => io_mem[17][4].ENA
wr_out => io_mem[17][5].ENA
wr_out => io_mem[17][6].ENA
wr_out => io_mem[17][7].ENA
wr_out => io_mem[17][8].ENA
wr_out => io_mem[17][9].ENA
wr_out => io_mem[17][10].ENA
wr_out => io_mem[17][11].ENA
wr_out => io_mem[17][12].ENA
wr_out => io_mem[17][13].ENA
wr_out => io_mem[17][14].ENA
wr_out => io_mem[17][15].ENA
wr_out => io_mem[16][1].ENA
wr_out => io_mem[16][2].ENA
wr_out => io_mem[16][3].ENA
wr_out => io_mem[16][4].ENA
wr_out => io_mem[16][5].ENA
wr_out => io_mem[16][6].ENA
wr_out => io_mem[16][7].ENA
wr_out => io_mem[16][8].ENA
wr_out => io_mem[16][9].ENA
wr_out => io_mem[16][10].ENA
wr_out => io_mem[16][11].ENA
wr_out => io_mem[16][12].ENA
wr_out => io_mem[16][13].ENA
wr_out => io_mem[16][14].ENA
wr_out => io_mem[16][15].ENA
wr_out => io_mem[15][8].ENA
wr_out => io_mem[15][9].ENA
wr_out => io_mem[15][10].ENA
wr_out => io_mem[15][11].ENA
wr_out => io_mem[15][12].ENA
wr_out => io_mem[15][13].ENA
wr_out => io_mem[15][14].ENA
wr_out => io_mem[15][15].ENA
wr_out => io_mem[14][0].ENA
wr_out => io_mem[14][1].ENA
wr_out => io_mem[14][2].ENA
wr_out => io_mem[14][3].ENA
wr_out => io_mem[14][4].ENA
wr_out => io_mem[14][5].ENA
wr_out => io_mem[14][6].ENA
wr_out => io_mem[14][7].ENA
wr_out => io_mem[14][8].ENA
wr_out => io_mem[14][9].ENA
wr_out => io_mem[14][10].ENA
wr_out => io_mem[14][11].ENA
wr_out => io_mem[14][12].ENA
wr_out => io_mem[14][13].ENA
wr_out => io_mem[14][14].ENA
wr_out => io_mem[14][15].ENA
wr_out => io_mem[13][0].ENA
wr_out => io_mem[13][1].ENA
wr_out => io_mem[13][2].ENA
wr_out => io_mem[13][3].ENA
wr_out => io_mem[13][4].ENA
wr_out => io_mem[13][5].ENA
wr_out => io_mem[13][6].ENA
wr_out => io_mem[13][7].ENA
wr_out => io_mem[13][8].ENA
wr_out => io_mem[13][9].ENA
wr_out => io_mem[13][10].ENA
wr_out => io_mem[13][11].ENA
wr_out => io_mem[13][12].ENA
wr_out => io_mem[13][13].ENA
wr_out => io_mem[13][14].ENA
wr_out => io_mem[13][15].ENA
wr_out => io_mem[12][0].ENA
wr_out => io_mem[12][1].ENA
wr_out => io_mem[12][2].ENA
wr_out => io_mem[12][3].ENA
wr_out => io_mem[12][4].ENA
wr_out => io_mem[12][5].ENA
wr_out => io_mem[12][6].ENA
wr_out => io_mem[12][7].ENA
wr_out => io_mem[12][8].ENA
wr_out => io_mem[12][9].ENA
wr_out => io_mem[12][10].ENA
wr_out => io_mem[12][11].ENA
wr_out => io_mem[12][12].ENA
wr_out => io_mem[12][13].ENA
wr_out => io_mem[12][14].ENA
wr_out => io_mem[12][15].ENA
wr_out => io_mem[11][0].ENA
wr_out => io_mem[11][1].ENA
wr_out => io_mem[11][2].ENA
wr_out => io_mem[11][3].ENA
wr_out => io_mem[11][4].ENA
wr_out => io_mem[11][5].ENA
wr_out => io_mem[11][6].ENA
wr_out => io_mem[11][7].ENA
wr_out => io_mem[11][8].ENA
wr_out => io_mem[11][9].ENA
wr_out => io_mem[11][10].ENA
wr_out => io_mem[11][11].ENA
wr_out => io_mem[11][12].ENA
wr_out => io_mem[11][13].ENA
wr_out => io_mem[11][14].ENA
wr_out => io_mem[11][15].ENA
wr_out => io_mem[10][0].ENA
wr_out => io_mem[10][1].ENA
wr_out => io_mem[10][2].ENA
wr_out => io_mem[10][3].ENA
wr_out => io_mem[10][4].ENA
wr_out => io_mem[10][5].ENA
wr_out => io_mem[10][6].ENA
wr_out => io_mem[10][7].ENA
wr_out => io_mem[10][8].ENA
wr_out => io_mem[10][9].ENA
wr_out => io_mem[10][10].ENA
wr_out => io_mem[10][11].ENA
wr_out => io_mem[10][12].ENA
wr_out => io_mem[10][13].ENA
wr_out => io_mem[10][14].ENA
wr_out => io_mem[10][15].ENA
wr_out => io_mem[9][0].ENA
wr_out => io_mem[9][1].ENA
wr_out => io_mem[9][2].ENA
wr_out => io_mem[9][3].ENA
wr_out => io_mem[9][4].ENA
wr_out => io_mem[9][5].ENA
wr_out => io_mem[9][6].ENA
wr_out => io_mem[9][7].ENA
wr_out => io_mem[9][8].ENA
wr_out => io_mem[9][9].ENA
wr_out => io_mem[9][10].ENA
wr_out => io_mem[9][11].ENA
wr_out => io_mem[9][12].ENA
wr_out => io_mem[9][13].ENA
wr_out => io_mem[9][14].ENA
wr_out => io_mem[9][15].ENA
wr_out => io_mem[8][8].ENA
wr_out => io_mem[8][9].ENA
wr_out => io_mem[8][10].ENA
wr_out => io_mem[8][11].ENA
wr_out => io_mem[8][12].ENA
wr_out => io_mem[8][13].ENA
wr_out => io_mem[8][14].ENA
wr_out => io_mem[8][15].ENA
wr_out => io_mem[7][4].ENA
wr_out => io_mem[7][5].ENA
wr_out => io_mem[7][6].ENA
wr_out => io_mem[7][7].ENA
wr_out => io_mem[7][8].ENA
wr_out => io_mem[7][9].ENA
wr_out => io_mem[7][10].ENA
wr_out => io_mem[7][11].ENA
wr_out => io_mem[7][12].ENA
wr_out => io_mem[7][13].ENA
wr_out => io_mem[7][14].ENA
wr_out => io_mem[7][15].ENA
wr_out => io_mem[6][0].ENA
wr_out => io_mem[6][1].ENA
wr_out => io_mem[6][2].ENA
wr_out => io_mem[6][3].ENA
wr_out => io_mem[6][4].ENA
wr_out => io_mem[6][5].ENA
wr_out => io_mem[6][6].ENA
wr_out => io_mem[6][7].ENA
wr_out => io_mem[6][8].ENA
wr_out => io_mem[6][9].ENA
wr_out => io_mem[6][10].ENA
wr_out => io_mem[6][11].ENA
wr_out => io_mem[6][12].ENA
wr_out => io_mem[6][13].ENA
wr_out => io_mem[6][14].ENA
wr_out => io_mem[6][15].ENA
wr_out => io_mem[5][0].ENA
wr_out => io_mem[5][1].ENA
wr_out => io_mem[5][2].ENA
wr_out => io_mem[5][3].ENA
wr_out => io_mem[5][4].ENA
wr_out => io_mem[5][5].ENA
wr_out => io_mem[5][6].ENA
wr_out => io_mem[5][7].ENA
wr_out => io_mem[5][8].ENA
wr_out => io_mem[5][9].ENA
wr_out => io_mem[5][10].ENA
wr_out => io_mem[5][11].ENA
wr_out => io_mem[5][12].ENA
wr_out => io_mem[5][13].ENA
wr_out => io_mem[5][14].ENA
wr_out => io_mem[5][15].ENA
wr_out => io_mem[4][0].ENA
wr_out => io_mem[4][1].ENA
wr_out => io_mem[4][2].ENA
wr_out => io_mem[4][3].ENA
wr_out => io_mem[4][4].ENA
wr_out => io_mem[4][5].ENA
wr_out => io_mem[4][6].ENA
wr_out => io_mem[4][7].ENA
wr_out => io_mem[4][8].ENA
wr_out => io_mem[4][9].ENA
wr_out => io_mem[4][10].ENA
wr_out => io_mem[4][11].ENA
wr_out => io_mem[4][12].ENA
wr_out => io_mem[4][13].ENA
wr_out => io_mem[4][14].ENA
wr_out => io_mem[4][15].ENA
wr_out => io_mem[3][0].ENA
wr_out => io_mem[3][1].ENA
wr_out => io_mem[3][2].ENA
wr_out => io_mem[3][3].ENA
wr_out => io_mem[3][4].ENA
wr_out => io_mem[3][5].ENA
wr_out => io_mem[3][6].ENA
wr_out => io_mem[3][7].ENA
wr_out => io_mem[3][8].ENA
wr_out => io_mem[3][9].ENA
wr_out => io_mem[3][10].ENA
wr_out => io_mem[3][11].ENA
wr_out => io_mem[3][12].ENA
wr_out => io_mem[3][13].ENA
wr_out => io_mem[3][14].ENA
wr_out => io_mem[3][15].ENA
wr_out => io_mem[2][0].ENA
wr_out => io_mem[2][1].ENA
wr_out => io_mem[2][2].ENA
wr_out => io_mem[2][3].ENA
wr_out => io_mem[2][4].ENA
wr_out => io_mem[2][5].ENA
wr_out => io_mem[2][6].ENA
wr_out => io_mem[2][7].ENA
wr_out => io_mem[2][8].ENA
wr_out => io_mem[2][9].ENA
wr_out => io_mem[2][10].ENA
wr_out => io_mem[2][11].ENA
wr_out => io_mem[2][12].ENA
wr_out => io_mem[2][13].ENA
wr_out => io_mem[2][14].ENA
wr_out => io_mem[2][15].ENA
wr_out => io_mem[1][0].ENA
wr_out => io_mem[1][1].ENA
wr_out => io_mem[1][2].ENA
wr_out => io_mem[1][3].ENA
wr_out => io_mem[1][4].ENA
wr_out => io_mem[1][5].ENA
wr_out => io_mem[1][6].ENA
wr_out => io_mem[1][7].ENA
wr_out => io_mem[1][8].ENA
wr_out => io_mem[1][9].ENA
wr_out => io_mem[1][10].ENA
wr_out => io_mem[1][11].ENA
wr_out => io_mem[1][12].ENA
wr_out => io_mem[1][13].ENA
wr_out => io_mem[1][14].ENA
wr_out => io_mem[1][15].ENA
wr_out => io_mem[0][0].ENA
wr_out => io_mem[0][1].ENA
wr_out => io_mem[0][2].ENA
wr_out => io_mem[0][3].ENA
wr_out => io_mem[0][4].ENA
wr_out => io_mem[0][5].ENA
wr_out => io_mem[0][6].ENA
wr_out => io_mem[0][7].ENA
wr_out => io_mem[0][8].ENA
wr_out => io_mem[0][9].ENA
wr_out => io_mem[0][10].ENA
wr_out => io_mem[0][11].ENA
wr_out => io_mem[0][12].ENA
wr_out => io_mem[0][13].ENA
wr_out => io_mem[0][14].ENA
wr_out => io_mem[0][15].ENA
rd_in => ~NO_FANOUT~
led_verdes[0] <= io_mem[5][0].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[1] <= io_mem[5][1].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[2] <= io_mem[5][2].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[3] <= io_mem[5][3].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[4] <= io_mem[5][4].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[5] <= io_mem[5][5].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[6] <= io_mem[5][6].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[7] <= io_mem[5][7].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[0] <= io_mem[6][0].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[1] <= io_mem[6][1].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[2] <= io_mem[6][2].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[3] <= io_mem[6][3].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[4] <= io_mem[6][4].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[5] <= io_mem[6][5].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[6] <= io_mem[6][6].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[7] <= io_mem[6][7].DB_MAX_OUTPUT_PORT_TYPE
hex[0] <= io_mem[10][0].DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= io_mem[10][1].DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= io_mem[10][2].DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= io_mem[10][3].DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= io_mem[10][4].DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= io_mem[10][5].DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= io_mem[10][6].DB_MAX_OUTPUT_PORT_TYPE
hex[7] <= io_mem[10][7].DB_MAX_OUTPUT_PORT_TYPE
hex[8] <= io_mem[10][8].DB_MAX_OUTPUT_PORT_TYPE
hex[9] <= io_mem[10][9].DB_MAX_OUTPUT_PORT_TYPE
hex[10] <= io_mem[10][10].DB_MAX_OUTPUT_PORT_TYPE
hex[11] <= io_mem[10][11].DB_MAX_OUTPUT_PORT_TYPE
hex[12] <= io_mem[10][12].DB_MAX_OUTPUT_PORT_TYPE
hex[13] <= io_mem[10][13].DB_MAX_OUTPUT_PORT_TYPE
hex[14] <= io_mem[10][14].DB_MAX_OUTPUT_PORT_TYPE
hex[15] <= io_mem[10][15].DB_MAX_OUTPUT_PORT_TYPE
n_hex[0] <= io_mem[9][0].DB_MAX_OUTPUT_PORT_TYPE
n_hex[1] <= io_mem[9][1].DB_MAX_OUTPUT_PORT_TYPE
n_hex[2] <= io_mem[9][2].DB_MAX_OUTPUT_PORT_TYPE
n_hex[3] <= io_mem[9][3].DB_MAX_OUTPUT_PORT_TYPE
read_char[0] => io_mem.DATAA
read_char[1] => io_mem.DATAA
read_char[2] => io_mem.DATAA
read_char[3] => io_mem.DATAA
read_char[4] => io_mem.DATAA
read_char[5] => io_mem.DATAA
read_char[6] => io_mem.DATAA
read_char[7] => io_mem.DATAA
clear_char <= clear_char~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ready => io_mem.DATAA
SW[0] => interruptors[0].DATAB
SW[1] => interruptors[1].DATAB
SW[2] => interruptors[2].DATAB
SW[3] => interruptors[3].DATAB
SW[4] => interruptors[4].DATAB
SW[5] => interruptors[5].DATAB
SW[6] => interruptors[6].DATAB
SW[7] => interruptors[7].DATAB
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
KEY[0] => butons[0].DATAB
KEY[1] => butons[1].DATAB
KEY[2] => butons[2].DATAB
KEY[3] => butons[3].DATAB
iid[0] => rd_io.DATAB
iid[1] => rd_io.DATAB
iid[2] => rd_io.DATAB
iid[3] => rd_io.DATAB
iid[4] => rd_io.DATAB
iid[5] => rd_io.DATAB
iid[6] => rd_io.DATAB
iid[7] => rd_io.DATAB
rd_switch[0] => interruptors[0].DATAA
rd_switch[1] => interruptors[1].DATAA
rd_switch[2] => interruptors[2].DATAA
rd_switch[3] => interruptors[3].DATAA
rd_switch[4] => interruptors[4].DATAA
rd_switch[5] => interruptors[5].DATAA
rd_switch[6] => interruptors[6].DATAA
rd_switch[7] => interruptors[7].DATAA
read_key[0] => butons[0].DATAA
read_key[1] => butons[1].DATAA
read_key[2] => butons[2].DATAA
read_key[3] => butons[3].DATAA
int_e => interruptors[7].OUTPUTSELECT
int_e => interruptors[6].OUTPUTSELECT
int_e => interruptors[5].OUTPUTSELECT
int_e => interruptors[4].OUTPUTSELECT
int_e => interruptors[3].OUTPUTSELECT
int_e => interruptors[2].OUTPUTSELECT
int_e => interruptors[1].OUTPUTSELECT
int_e => interruptors[0].OUTPUTSELECT
int_e => butons[3].OUTPUTSELECT
int_e => butons[2].OUTPUTSELECT
int_e => butons[1].OUTPUTSELECT
int_e => butons[0].OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT


|sisa|driver7display:disp
reset => HEX0.IN0
reset => HEX1.IN0
reset => HEX2.IN0
reset => HEX3.IN0
hex[0] => Equal0.IN3
hex[0] => Equal1.IN0
hex[0] => Equal2.IN3
hex[0] => Equal3.IN1
hex[0] => Equal4.IN3
hex[0] => Equal5.IN1
hex[0] => Equal6.IN3
hex[0] => Equal7.IN2
hex[0] => Equal8.IN3
hex[0] => Equal9.IN1
hex[0] => Equal10.IN3
hex[0] => Equal11.IN2
hex[0] => Equal12.IN3
hex[0] => Equal13.IN2
hex[0] => Equal14.IN3
hex[0] => Equal15.IN3
hex[1] => Equal0.IN2
hex[1] => Equal1.IN3
hex[1] => Equal2.IN0
hex[1] => Equal3.IN0
hex[1] => Equal4.IN2
hex[1] => Equal5.IN3
hex[1] => Equal6.IN1
hex[1] => Equal7.IN1
hex[1] => Equal8.IN2
hex[1] => Equal9.IN3
hex[1] => Equal10.IN1
hex[1] => Equal11.IN1
hex[1] => Equal12.IN2
hex[1] => Equal13.IN3
hex[1] => Equal14.IN2
hex[1] => Equal15.IN2
hex[2] => Equal0.IN1
hex[2] => Equal1.IN2
hex[2] => Equal2.IN2
hex[2] => Equal3.IN3
hex[2] => Equal4.IN0
hex[2] => Equal5.IN0
hex[2] => Equal6.IN0
hex[2] => Equal7.IN0
hex[2] => Equal8.IN1
hex[2] => Equal9.IN2
hex[2] => Equal10.IN2
hex[2] => Equal11.IN3
hex[2] => Equal12.IN1
hex[2] => Equal13.IN1
hex[2] => Equal14.IN1
hex[2] => Equal15.IN1
hex[3] => Equal0.IN0
hex[3] => Equal1.IN1
hex[3] => Equal2.IN1
hex[3] => Equal3.IN2
hex[3] => Equal4.IN1
hex[3] => Equal5.IN2
hex[3] => Equal6.IN2
hex[3] => Equal7.IN3
hex[3] => Equal8.IN0
hex[3] => Equal9.IN0
hex[3] => Equal10.IN0
hex[3] => Equal11.IN0
hex[3] => Equal12.IN0
hex[3] => Equal13.IN0
hex[3] => Equal14.IN0
hex[3] => Equal15.IN0
hex[4] => Equal16.IN3
hex[4] => Equal17.IN0
hex[4] => Equal18.IN3
hex[4] => Equal19.IN1
hex[4] => Equal20.IN3
hex[4] => Equal21.IN1
hex[4] => Equal22.IN3
hex[4] => Equal23.IN2
hex[4] => Equal24.IN3
hex[4] => Equal25.IN1
hex[4] => Equal26.IN3
hex[4] => Equal27.IN2
hex[4] => Equal28.IN3
hex[4] => Equal29.IN2
hex[4] => Equal30.IN3
hex[4] => Equal31.IN3
hex[5] => Equal16.IN2
hex[5] => Equal17.IN3
hex[5] => Equal18.IN0
hex[5] => Equal19.IN0
hex[5] => Equal20.IN2
hex[5] => Equal21.IN3
hex[5] => Equal22.IN1
hex[5] => Equal23.IN1
hex[5] => Equal24.IN2
hex[5] => Equal25.IN3
hex[5] => Equal26.IN1
hex[5] => Equal27.IN1
hex[5] => Equal28.IN2
hex[5] => Equal29.IN3
hex[5] => Equal30.IN2
hex[5] => Equal31.IN2
hex[6] => Equal16.IN1
hex[6] => Equal17.IN2
hex[6] => Equal18.IN2
hex[6] => Equal19.IN3
hex[6] => Equal20.IN0
hex[6] => Equal21.IN0
hex[6] => Equal22.IN0
hex[6] => Equal23.IN0
hex[6] => Equal24.IN1
hex[6] => Equal25.IN2
hex[6] => Equal26.IN2
hex[6] => Equal27.IN3
hex[6] => Equal28.IN1
hex[6] => Equal29.IN1
hex[6] => Equal30.IN1
hex[6] => Equal31.IN1
hex[7] => Equal16.IN0
hex[7] => Equal17.IN1
hex[7] => Equal18.IN1
hex[7] => Equal19.IN2
hex[7] => Equal20.IN1
hex[7] => Equal21.IN2
hex[7] => Equal22.IN2
hex[7] => Equal23.IN3
hex[7] => Equal24.IN0
hex[7] => Equal25.IN0
hex[7] => Equal26.IN0
hex[7] => Equal27.IN0
hex[7] => Equal28.IN0
hex[7] => Equal29.IN0
hex[7] => Equal30.IN0
hex[7] => Equal31.IN0
hex[8] => Equal32.IN3
hex[8] => Equal33.IN0
hex[8] => Equal34.IN3
hex[8] => Equal35.IN1
hex[8] => Equal36.IN3
hex[8] => Equal37.IN1
hex[8] => Equal38.IN3
hex[8] => Equal39.IN2
hex[8] => Equal40.IN3
hex[8] => Equal41.IN1
hex[8] => Equal42.IN3
hex[8] => Equal43.IN2
hex[8] => Equal44.IN3
hex[8] => Equal45.IN2
hex[8] => Equal46.IN3
hex[8] => Equal47.IN3
hex[9] => Equal32.IN2
hex[9] => Equal33.IN3
hex[9] => Equal34.IN0
hex[9] => Equal35.IN0
hex[9] => Equal36.IN2
hex[9] => Equal37.IN3
hex[9] => Equal38.IN1
hex[9] => Equal39.IN1
hex[9] => Equal40.IN2
hex[9] => Equal41.IN3
hex[9] => Equal42.IN1
hex[9] => Equal43.IN1
hex[9] => Equal44.IN2
hex[9] => Equal45.IN3
hex[9] => Equal46.IN2
hex[9] => Equal47.IN2
hex[10] => Equal32.IN1
hex[10] => Equal33.IN2
hex[10] => Equal34.IN2
hex[10] => Equal35.IN3
hex[10] => Equal36.IN0
hex[10] => Equal37.IN0
hex[10] => Equal38.IN0
hex[10] => Equal39.IN0
hex[10] => Equal40.IN1
hex[10] => Equal41.IN2
hex[10] => Equal42.IN2
hex[10] => Equal43.IN3
hex[10] => Equal44.IN1
hex[10] => Equal45.IN1
hex[10] => Equal46.IN1
hex[10] => Equal47.IN1
hex[11] => Equal32.IN0
hex[11] => Equal33.IN1
hex[11] => Equal34.IN1
hex[11] => Equal35.IN2
hex[11] => Equal36.IN1
hex[11] => Equal37.IN2
hex[11] => Equal38.IN2
hex[11] => Equal39.IN3
hex[11] => Equal40.IN0
hex[11] => Equal41.IN0
hex[11] => Equal42.IN0
hex[11] => Equal43.IN0
hex[11] => Equal44.IN0
hex[11] => Equal45.IN0
hex[11] => Equal46.IN0
hex[11] => Equal47.IN0
hex[12] => Equal48.IN3
hex[12] => Equal49.IN0
hex[12] => Equal50.IN3
hex[12] => Equal51.IN1
hex[12] => Equal52.IN3
hex[12] => Equal53.IN1
hex[12] => Equal54.IN3
hex[12] => Equal55.IN2
hex[12] => Equal56.IN3
hex[12] => Equal57.IN1
hex[12] => Equal58.IN3
hex[12] => Equal59.IN2
hex[12] => Equal60.IN3
hex[12] => Equal61.IN2
hex[12] => Equal62.IN3
hex[12] => Equal63.IN3
hex[13] => Equal48.IN2
hex[13] => Equal49.IN3
hex[13] => Equal50.IN0
hex[13] => Equal51.IN0
hex[13] => Equal52.IN2
hex[13] => Equal53.IN3
hex[13] => Equal54.IN1
hex[13] => Equal55.IN1
hex[13] => Equal56.IN2
hex[13] => Equal57.IN3
hex[13] => Equal58.IN1
hex[13] => Equal59.IN1
hex[13] => Equal60.IN2
hex[13] => Equal61.IN3
hex[13] => Equal62.IN2
hex[13] => Equal63.IN2
hex[14] => Equal48.IN1
hex[14] => Equal49.IN2
hex[14] => Equal50.IN2
hex[14] => Equal51.IN3
hex[14] => Equal52.IN0
hex[14] => Equal53.IN0
hex[14] => Equal54.IN0
hex[14] => Equal55.IN0
hex[14] => Equal56.IN1
hex[14] => Equal57.IN2
hex[14] => Equal58.IN2
hex[14] => Equal59.IN3
hex[14] => Equal60.IN1
hex[14] => Equal61.IN1
hex[14] => Equal62.IN1
hex[14] => Equal63.IN1
hex[15] => Equal48.IN0
hex[15] => Equal49.IN1
hex[15] => Equal50.IN1
hex[15] => Equal51.IN2
hex[15] => Equal52.IN1
hex[15] => Equal53.IN2
hex[15] => Equal54.IN2
hex[15] => Equal55.IN3
hex[15] => Equal56.IN0
hex[15] => Equal57.IN0
hex[15] => Equal58.IN0
hex[15] => Equal59.IN0
hex[15] => Equal60.IN0
hex[15] => Equal61.IN0
hex[15] => Equal62.IN0
hex[15] => Equal63.IN0
n_hex[0] => HEX0.IN1
n_hex[1] => HEX1.IN1
n_hex[2] => HEX2.IN1
n_hex[3] => HEX3.IN1
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE


|sisa|keyboard_controller:kb
clk => ps2_keyboard_interface:k0.clk
clk => read_char[0]~reg0.CLK
clk => read_char[1]~reg0.CLK
clk => read_char[2]~reg0.CLK
clk => read_char[3]~reg0.CLK
clk => read_char[4]~reg0.CLK
clk => read_char[5]~reg0.CLK
clk => read_char[6]~reg0.CLK
clk => read_char[7]~reg0.CLK
clk => data_ready~reg0.CLK
clk => state.CLK
reset => state.OUTPUTSELECT
reset => ps2_keyboard_interface:k0.reset
ps2_clk <> ps2_keyboard_interface:k0.ps2_clk
ps2_data <> ps2_keyboard_interface:k0.ps2_data
read_char[0] <= read_char[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[1] <= read_char[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[2] <= read_char[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[3] <= read_char[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[4] <= read_char[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[5] <= read_char[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[6] <= read_char[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[7] <= read_char[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_char => state.OUTPUTSELECT
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|keyboard_controller:kb|ps2_keyboard_interface:k0
clk => rx_ascii[0]~reg0.CLK
clk => rx_ascii[1]~reg0.CLK
clk => rx_ascii[2]~reg0.CLK
clk => rx_ascii[3]~reg0.CLK
clk => rx_ascii[4]~reg0.CLK
clk => rx_ascii[5]~reg0.CLK
clk => rx_ascii[6]~reg0.CLK
clk => rx_ascii[7]~reg0.CLK
clk => rx_scan_code[0]~reg0.CLK
clk => rx_scan_code[1]~reg0.CLK
clk => rx_scan_code[2]~reg0.CLK
clk => rx_scan_code[3]~reg0.CLK
clk => rx_scan_code[4]~reg0.CLK
clk => rx_scan_code[5]~reg0.CLK
clk => rx_scan_code[6]~reg0.CLK
clk => rx_scan_code[7]~reg0.CLK
clk => rx_released~reg0.CLK
clk => rx_extended~reg0.CLK
clk => right_shift_key.CLK
clk => left_shift_key.CLK
clk => hold_released.CLK
clk => hold_extended.CLK
clk => timer_5usec_count[0].CLK
clk => timer_5usec_count[1].CLK
clk => timer_5usec_count[2].CLK
clk => timer_5usec_count[3].CLK
clk => timer_5usec_count[4].CLK
clk => timer_5usec_count[5].CLK
clk => timer_5usec_count[6].CLK
clk => timer_5usec_count[7].CLK
clk => timer_60usec_count[0].CLK
clk => timer_60usec_count[1].CLK
clk => timer_60usec_count[2].CLK
clk => timer_60usec_count[3].CLK
clk => timer_60usec_count[4].CLK
clk => timer_60usec_count[5].CLK
clk => timer_60usec_count[6].CLK
clk => timer_60usec_count[7].CLK
clk => timer_60usec_count[8].CLK
clk => timer_60usec_count[9].CLK
clk => timer_60usec_count[10].CLK
clk => timer_60usec_count[11].CLK
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
clk => q[10].CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => bit_count[3].CLK
clk => m2_state.CLK
clk => ps2_data_s.CLK
clk => ps2_clk_s.CLK
clk => m1_state~1.DATAIN
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m2_state.OUTPUTSELECT
reset => process_5.IN1
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => process_9.IN1
reset => left_shift_key.OUTPUTSELECT
reset => right_shift_key.OUTPUTSELECT
reset => rx_extended.OUTPUTSELECT
reset => rx_released.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
ps2_clk <> ps2_clk
ps2_data <> ps2_data
rx_extended <= rx_extended~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_released <= rx_released~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_shift_key_on <= rx_shift_key_on_xhdl0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[0] <= rx_scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[1] <= rx_scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[2] <= rx_scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[3] <= rx_scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[4] <= rx_scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[5] <= rx_scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[6] <= rx_scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[7] <= rx_scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[0] <= rx_ascii[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[1] <= rx_ascii[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[2] <= rx_ascii[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[3] <= rx_ascii[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[4] <= rx_ascii[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[5] <= rx_ascii[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[6] <= rx_ascii[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[7] <= rx_ascii[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_ready <= m2_state.DB_MAX_OUTPUT_PORT_TYPE
rx_read => m2_next_state.DATAA
tx_data[0] => rtn.IN1
tx_data[0] => q.DATAB
tx_data[1] => rtn.IN1
tx_data[1] => q.DATAB
tx_data[2] => rtn.IN1
tx_data[2] => q.DATAB
tx_data[3] => rtn.IN1
tx_data[3] => q.DATAB
tx_data[4] => rtn.IN1
tx_data[4] => q.DATAB
tx_data[5] => rtn.IN1
tx_data[5] => q.DATAB
tx_data[6] => rtn.IN0
tx_data[6] => q.DATAB
tx_data[7] => rtn.IN1
tx_data[7] => q.DATAB
tx_write => m1_next_state.OUTPUTSELECT
tx_write => m1_next_state.OUTPUTSELECT
tx_write => m1_next_state.m1_tx_reset_timer.DATAB
tx_write => tx_write_ack_o_xhdl1.IN0
tx_write => tx_write_ack_o_xhdl1.IN0
tx_write_ack_o <= tx_write_ack_o_xhdl1.DB_MAX_OUTPUT_PORT_TYPE
tx_error_no_keyboard_ack <= tx_error_no_keyboard_ack.DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:vga_con
clk_50mhz => clk_25mhz.CLK
reset => vga_sync:u_vga_sync.reset
reset => clk_25mhz.ACLR
blank_out <= <VCC>
csync_out <= <VCC>
red_out[0] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= <GND>
red_out[5] <= <GND>
red_out[6] <= <GND>
red_out[7] <= <GND>
green_out[0] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= <GND>
green_out[5] <= <GND>
green_out[6] <= <GND>
green_out[7] <= <GND>
blue_out[0] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= <GND>
blue_out[5] <= <GND>
blue_out[6] <= <GND>
blue_out[7] <= <GND>
horiz_sync_out <= vga_sync:u_vga_sync.horiz_sync_out
vert_sync_out <= vga_sync:u_vga_sync.vert_sync_out
addr_vga[0] => vga_ram_dual:U_MonitorRam.addr1[0]
addr_vga[1] => vga_ram_dual:U_MonitorRam.addr1[1]
addr_vga[2] => vga_ram_dual:U_MonitorRam.addr1[2]
addr_vga[3] => vga_ram_dual:U_MonitorRam.addr1[3]
addr_vga[4] => vga_ram_dual:U_MonitorRam.addr1[4]
addr_vga[5] => vga_ram_dual:U_MonitorRam.addr1[5]
addr_vga[6] => vga_ram_dual:U_MonitorRam.addr1[6]
addr_vga[7] => vga_ram_dual:U_MonitorRam.addr1[7]
addr_vga[8] => vga_ram_dual:U_MonitorRam.addr1[8]
addr_vga[9] => vga_ram_dual:U_MonitorRam.addr1[9]
addr_vga[10] => vga_ram_dual:U_MonitorRam.addr1[10]
addr_vga[11] => vga_ram_dual:U_MonitorRam.addr1[11]
addr_vga[12] => vga_ram_dual:U_MonitorRam.addr1[12]
we => vga_ram_dual:U_MonitorRam.we1
wr_data[0] => vga_ram_dual:U_MonitorRam.d1[0]
wr_data[1] => vga_ram_dual:U_MonitorRam.d1[1]
wr_data[2] => vga_ram_dual:U_MonitorRam.d1[2]
wr_data[3] => vga_ram_dual:U_MonitorRam.d1[3]
wr_data[4] => vga_ram_dual:U_MonitorRam.d1[4]
wr_data[5] => vga_ram_dual:U_MonitorRam.d1[5]
wr_data[6] => vga_ram_dual:U_MonitorRam.d1[6]
wr_data[7] => vga_ram_dual:U_MonitorRam.d1[7]
wr_data[8] => vga_ram_dual:U_MonitorRam.d1[8]
wr_data[9] => vga_ram_dual:U_MonitorRam.d1[9]
wr_data[10] => vga_ram_dual:U_MonitorRam.d1[10]
wr_data[11] => vga_ram_dual:U_MonitorRam.d1[11]
wr_data[12] => vga_ram_dual:U_MonitorRam.d1[12]
wr_data[13] => vga_ram_dual:U_MonitorRam.d1[13]
wr_data[14] => vga_ram_dual:U_MonitorRam.d1[14]
wr_data[15] => vga_ram_dual:U_MonitorRam.d1[15]
rd_data[0] <= vga_ram_dual:U_MonitorRam.o2[0]
rd_data[1] <= vga_ram_dual:U_MonitorRam.o2[1]
rd_data[2] <= vga_ram_dual:U_MonitorRam.o2[2]
rd_data[3] <= vga_ram_dual:U_MonitorRam.o2[3]
rd_data[4] <= vga_ram_dual:U_MonitorRam.o2[4]
rd_data[5] <= vga_ram_dual:U_MonitorRam.o2[5]
rd_data[6] <= vga_ram_dual:U_MonitorRam.o2[6]
rd_data[7] <= vga_ram_dual:U_MonitorRam.o2[7]
rd_data[8] <= vga_ram_dual:U_MonitorRam.o2[8]
rd_data[9] <= vga_ram_dual:U_MonitorRam.o2[9]
rd_data[10] <= vga_ram_dual:U_MonitorRam.o2[10]
rd_data[11] <= vga_ram_dual:U_MonitorRam.o2[11]
rd_data[12] <= vga_ram_dual:U_MonitorRam.o2[12]
rd_data[13] <= vga_ram_dual:U_MonitorRam.o2[13]
rd_data[14] <= vga_ram_dual:U_MonitorRam.o2[14]
rd_data[15] <= vga_ram_dual:U_MonitorRam.o2[15]
byte_m => vga_ram_dual:U_MonitorRam.byte_m
vga_cursor[0] => ~NO_FANOUT~
vga_cursor[1] => ~NO_FANOUT~
vga_cursor[2] => ~NO_FANOUT~
vga_cursor[3] => ~NO_FANOUT~
vga_cursor[4] => ~NO_FANOUT~
vga_cursor[5] => ~NO_FANOUT~
vga_cursor[6] => ~NO_FANOUT~
vga_cursor[7] => ~NO_FANOUT~
vga_cursor[8] => ~NO_FANOUT~
vga_cursor[9] => ~NO_FANOUT~
vga_cursor[10] => ~NO_FANOUT~
vga_cursor[11] => ~NO_FANOUT~
vga_cursor[12] => ~NO_FANOUT~
vga_cursor[13] => ~NO_FANOUT~
vga_cursor[14] => ~NO_FANOUT~
vga_cursor[15] => ~NO_FANOUT~
vga_cursor_enable => ~NO_FANOUT~


|sisa|vga_controller:vga_con|vga_sync:u_vga_sync
clk_25mhz => v_count_reg[0].CLK
clk_25mhz => v_count_reg[1].CLK
clk_25mhz => v_count_reg[2].CLK
clk_25mhz => v_count_reg[3].CLK
clk_25mhz => v_count_reg[4].CLK
clk_25mhz => v_count_reg[5].CLK
clk_25mhz => v_count_reg[6].CLK
clk_25mhz => v_count_reg[7].CLK
clk_25mhz => v_count_reg[8].CLK
clk_25mhz => v_count_reg[9].CLK
clk_25mhz => h_count_reg[0].CLK
clk_25mhz => h_count_reg[1].CLK
clk_25mhz => h_count_reg[2].CLK
clk_25mhz => h_count_reg[3].CLK
clk_25mhz => h_count_reg[4].CLK
clk_25mhz => h_count_reg[5].CLK
clk_25mhz => h_count_reg[6].CLK
clk_25mhz => h_count_reg[7].CLK
clk_25mhz => h_count_reg[8].CLK
clk_25mhz => h_count_reg[9].CLK
reset => v_count_reg[0].ACLR
reset => v_count_reg[1].ACLR
reset => v_count_reg[2].ACLR
reset => v_count_reg[3].ACLR
reset => v_count_reg[4].ACLR
reset => v_count_reg[5].ACLR
reset => v_count_reg[6].ACLR
reset => v_count_reg[7].ACLR
reset => v_count_reg[8].ACLR
reset => v_count_reg[9].ACLR
reset => h_count_reg[0].ACLR
reset => h_count_reg[1].ACLR
reset => h_count_reg[2].ACLR
reset => h_count_reg[3].ACLR
reset => h_count_reg[4].ACLR
reset => h_count_reg[5].ACLR
reset => h_count_reg[6].ACLR
reset => h_count_reg[7].ACLR
reset => h_count_reg[8].ACLR
reset => h_count_reg[9].ACLR
video_on <= video_on.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= v_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= v_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= v_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= v_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= v_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= v_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= v_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= v_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= v_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= v_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= h_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= h_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= h_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= h_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= h_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= h_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= h_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= h_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= h_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= h_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:vga_con|vga_font_rom:u_font_rom
clk => ~NO_FANOUT~
addr[0] => Mux0.IN4107
addr[0] => Mux1.IN4107
addr[0] => Mux2.IN4107
addr[0] => Mux3.IN4107
addr[0] => Mux4.IN4107
addr[0] => Mux5.IN4107
addr[0] => Mux6.IN4107
addr[0] => Mux7.IN4107
addr[1] => Mux0.IN4106
addr[1] => Mux1.IN4106
addr[1] => Mux2.IN4106
addr[1] => Mux3.IN4106
addr[1] => Mux4.IN4106
addr[1] => Mux5.IN4106
addr[1] => Mux6.IN4106
addr[1] => Mux7.IN4106
addr[2] => Mux0.IN4105
addr[2] => Mux1.IN4105
addr[2] => Mux2.IN4105
addr[2] => Mux3.IN4105
addr[2] => Mux4.IN4105
addr[2] => Mux5.IN4105
addr[2] => Mux6.IN4105
addr[2] => Mux7.IN4105
addr[3] => Mux0.IN4104
addr[3] => Mux1.IN4104
addr[3] => Mux2.IN4104
addr[3] => Mux3.IN4104
addr[3] => Mux4.IN4104
addr[3] => Mux5.IN4104
addr[3] => Mux6.IN4104
addr[3] => Mux7.IN4104
addr[4] => Mux0.IN4103
addr[4] => Mux1.IN4103
addr[4] => Mux2.IN4103
addr[4] => Mux3.IN4103
addr[4] => Mux4.IN4103
addr[4] => Mux5.IN4103
addr[4] => Mux6.IN4103
addr[4] => Mux7.IN4103
addr[5] => Mux0.IN4102
addr[5] => Mux1.IN4102
addr[5] => Mux2.IN4102
addr[5] => Mux3.IN4102
addr[5] => Mux4.IN4102
addr[5] => Mux5.IN4102
addr[5] => Mux6.IN4102
addr[5] => Mux7.IN4102
addr[6] => Mux0.IN4101
addr[6] => Mux1.IN4101
addr[6] => Mux2.IN4101
addr[6] => Mux3.IN4101
addr[6] => Mux4.IN4101
addr[6] => Mux5.IN4101
addr[6] => Mux6.IN4101
addr[6] => Mux7.IN4101
addr[7] => Mux0.IN4100
addr[7] => Mux1.IN4100
addr[7] => Mux2.IN4100
addr[7] => Mux3.IN4100
addr[7] => Mux4.IN4100
addr[7] => Mux5.IN4100
addr[7] => Mux6.IN4100
addr[7] => Mux7.IN4100
addr[8] => Mux0.IN4099
addr[8] => Mux1.IN4099
addr[8] => Mux2.IN4099
addr[8] => Mux3.IN4099
addr[8] => Mux4.IN4099
addr[8] => Mux5.IN4099
addr[8] => Mux6.IN4099
addr[8] => Mux7.IN4099
addr[9] => Mux0.IN4098
addr[9] => Mux1.IN4098
addr[9] => Mux2.IN4098
addr[9] => Mux3.IN4098
addr[9] => Mux4.IN4098
addr[9] => Mux5.IN4098
addr[9] => Mux6.IN4098
addr[9] => Mux7.IN4098
addr[10] => Mux0.IN4097
addr[10] => Mux1.IN4097
addr[10] => Mux2.IN4097
addr[10] => Mux3.IN4097
addr[10] => Mux4.IN4097
addr[10] => Mux5.IN4097
addr[10] => Mux6.IN4097
addr[10] => Mux7.IN4097
addr[11] => Mux0.IN4096
addr[11] => Mux1.IN4096
addr[11] => Mux2.IN4096
addr[11] => Mux3.IN4096
addr[11] => Mux4.IN4096
addr[11] => Mux5.IN4096
addr[11] => Mux6.IN4096
addr[11] => Mux7.IN4096
data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:vga_con|vga_ram_dual:U_MonitorRam
o2[0] <= o2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= o2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= o2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= o2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[4] <= o2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[5] <= o2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[6] <= o2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[7] <= o2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[8] <= o2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[9] <= o2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[10] <= o2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[11] <= o2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[12] <= o2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[13] <= o2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[14] <= o2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[15] <= o2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we1 => mem0.OUTPUTSELECT
we1 => mem1.OUTPUTSELECT
clk => mem0~20.CLK
clk => mem0~0.CLK
clk => mem0~1.CLK
clk => mem0~2.CLK
clk => mem0~3.CLK
clk => mem0~4.CLK
clk => mem0~5.CLK
clk => mem0~6.CLK
clk => mem0~7.CLK
clk => mem0~8.CLK
clk => mem0~9.CLK
clk => mem0~10.CLK
clk => mem0~11.CLK
clk => mem0~12.CLK
clk => mem0~13.CLK
clk => mem0~14.CLK
clk => mem0~15.CLK
clk => mem0~16.CLK
clk => mem0~17.CLK
clk => mem0~18.CLK
clk => mem0~19.CLK
clk => mem1~0.CLK
clk => mem1~1.CLK
clk => mem1~2.CLK
clk => mem1~3.CLK
clk => mem1~4.CLK
clk => mem1~5.CLK
clk => mem1~6.CLK
clk => mem1~7.CLK
clk => mem1~8.CLK
clk => mem1~9.CLK
clk => mem1~10.CLK
clk => mem1~11.CLK
clk => mem1~12.CLK
clk => mem1~13.CLK
clk => mem1~14.CLK
clk => mem1~15.CLK
clk => mem1~16.CLK
clk => mem1~17.CLK
clk => mem1~18.CLK
clk => mem1~19.CLK
clk => mem1~20.CLK
clk => o2[0]~reg0.CLK
clk => o2[1]~reg0.CLK
clk => o2[2]~reg0.CLK
clk => o2[3]~reg0.CLK
clk => o2[4]~reg0.CLK
clk => o2[5]~reg0.CLK
clk => o2[6]~reg0.CLK
clk => o2[7]~reg0.CLK
clk => o2[8]~reg0.CLK
clk => o2[9]~reg0.CLK
clk => o2[10]~reg0.CLK
clk => o2[11]~reg0.CLK
clk => o2[12]~reg0.CLK
clk => o2[13]~reg0.CLK
clk => o2[14]~reg0.CLK
clk => o2[15]~reg0.CLK
clk => mem0.CLK0
clk => mem1.CLK0
d1[0] => mem1.DATAB
d1[0] => mem0~19.DATAIN
d1[0] => mem0.DATAIN
d1[1] => mem1.DATAB
d1[1] => mem0~18.DATAIN
d1[1] => mem0.DATAIN1
d1[2] => mem1.DATAB
d1[2] => mem0~17.DATAIN
d1[2] => mem0.DATAIN2
d1[3] => mem1.DATAB
d1[3] => mem0~16.DATAIN
d1[3] => mem0.DATAIN3
d1[4] => mem1.DATAB
d1[4] => mem0~15.DATAIN
d1[4] => mem0.DATAIN4
d1[5] => mem1.DATAB
d1[5] => mem0~14.DATAIN
d1[5] => mem0.DATAIN5
d1[6] => mem1.DATAB
d1[6] => mem0~13.DATAIN
d1[6] => mem0.DATAIN6
d1[7] => mem1.DATAB
d1[7] => mem0~12.DATAIN
d1[7] => mem0.DATAIN7
d1[8] => mem1.DATAA
d1[9] => mem1.DATAA
d1[10] => mem1.DATAA
d1[11] => mem1.DATAA
d1[12] => mem1.DATAA
d1[13] => mem1.DATAA
d1[14] => mem1.DATAA
d1[15] => mem1.DATAA
addr1[0] => mem1.DATAB
addr1[0] => mem0.DATAB
addr1[1] => mem0~11.DATAIN
addr1[1] => mem1~12.DATAIN
addr1[1] => mem0.WADDR
addr1[1] => mem1.WADDR
addr1[2] => mem0~10.DATAIN
addr1[2] => mem1~11.DATAIN
addr1[2] => mem0.WADDR1
addr1[2] => mem1.WADDR1
addr1[3] => mem0~9.DATAIN
addr1[3] => mem1~10.DATAIN
addr1[3] => mem0.WADDR2
addr1[3] => mem1.WADDR2
addr1[4] => mem0~8.DATAIN
addr1[4] => mem1~9.DATAIN
addr1[4] => mem0.WADDR3
addr1[4] => mem1.WADDR3
addr1[5] => mem0~7.DATAIN
addr1[5] => mem1~8.DATAIN
addr1[5] => mem0.WADDR4
addr1[5] => mem1.WADDR4
addr1[6] => mem0~6.DATAIN
addr1[6] => mem1~7.DATAIN
addr1[6] => mem0.WADDR5
addr1[6] => mem1.WADDR5
addr1[7] => mem0~5.DATAIN
addr1[7] => mem1~6.DATAIN
addr1[7] => mem0.WADDR6
addr1[7] => mem1.WADDR6
addr1[8] => mem0~4.DATAIN
addr1[8] => mem1~5.DATAIN
addr1[8] => mem0.WADDR7
addr1[8] => mem1.WADDR7
addr1[9] => mem0~3.DATAIN
addr1[9] => mem1~4.DATAIN
addr1[9] => mem0.WADDR8
addr1[9] => mem1.WADDR8
addr1[10] => mem0~2.DATAIN
addr1[10] => mem1~3.DATAIN
addr1[10] => mem0.WADDR9
addr1[10] => mem1.WADDR9
addr1[11] => mem0~1.DATAIN
addr1[11] => mem1~2.DATAIN
addr1[11] => mem0.WADDR10
addr1[11] => mem1.WADDR10
addr1[12] => mem0~0.DATAIN
addr1[12] => mem1~1.DATAIN
addr1[12] => mem0.WADDR11
addr1[12] => mem1.WADDR11
addr2[0] => mem0.RADDR
addr2[0] => mem1.RADDR
addr2[1] => mem0.RADDR1
addr2[1] => mem1.RADDR1
addr2[2] => mem0.RADDR2
addr2[2] => mem1.RADDR2
addr2[3] => mem0.RADDR3
addr2[3] => mem1.RADDR3
addr2[4] => mem0.RADDR4
addr2[4] => mem1.RADDR4
addr2[5] => mem0.RADDR5
addr2[5] => mem1.RADDR5
addr2[6] => mem0.RADDR6
addr2[6] => mem1.RADDR6
addr2[7] => mem0.RADDR7
addr2[7] => mem1.RADDR7
addr2[8] => mem0.RADDR8
addr2[8] => mem1.RADDR8
addr2[9] => mem0.RADDR9
addr2[9] => mem1.RADDR9
addr2[10] => mem0.RADDR10
addr2[10] => mem1.RADDR10
addr2[11] => mem0.RADDR11
addr2[11] => mem1.RADDR11
byte_m => mem0.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT


|sisa|interrupt_controller:intr_con
boot => intr.OUTPUTSELECT
clk => iid_s[0].CLK
clk => iid_s[1].CLK
clk => iid_s[2].CLK
clk => iid_s[3].CLK
clk => iid_s[4].CLK
clk => iid_s[5].CLK
clk => iid_s[6].CLK
clk => iid_s[7].CLK
inta => timer_inta.IN1
inta => key_inta.IN1
inta => ps2_inta.IN1
inta => switch_inta.IN1
key_intr => iid_s.OUTPUTSELECT
key_intr => iid_s.OUTPUTSELECT
key_intr => iid_s.OUTPUTSELECT
key_intr => iid_s.OUTPUTSELECT
key_intr => iid_s.OUTPUTSELECT
key_intr => iid_s.OUTPUTSELECT
key_intr => iid_s.OUTPUTSELECT
key_intr => iid_s.OUTPUTSELECT
key_intr => intr.IN1
ps2_intr => iid_s.OUTPUTSELECT
ps2_intr => iid_s.OUTPUTSELECT
ps2_intr => iid_s.OUTPUTSELECT
ps2_intr => iid_s.OUTPUTSELECT
ps2_intr => iid_s.OUTPUTSELECT
ps2_intr => iid_s.OUTPUTSELECT
ps2_intr => iid_s.OUTPUTSELECT
ps2_intr => iid_s.OUTPUTSELECT
ps2_intr => intr.IN0
switch_intr => iid_s.OUTPUTSELECT
switch_intr => iid_s.OUTPUTSELECT
switch_intr => iid_s.OUTPUTSELECT
switch_intr => iid_s.OUTPUTSELECT
switch_intr => iid_s.OUTPUTSELECT
switch_intr => iid_s.OUTPUTSELECT
switch_intr => iid_s.OUTPUTSELECT
switch_intr => iid_s.OUTPUTSELECT
switch_intr => intr.IN1
timer_intr => iid_s.OUTPUTSELECT
timer_intr => iid_s.OUTPUTSELECT
timer_intr => iid_s.OUTPUTSELECT
timer_intr => iid_s.OUTPUTSELECT
timer_intr => iid_s.OUTPUTSELECT
timer_intr => iid_s.OUTPUTSELECT
timer_intr => iid_s.OUTPUTSELECT
timer_intr => iid_s.OUTPUTSELECT
timer_intr => intr.IN1
intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
key_inta <= key_inta.DB_MAX_OUTPUT_PORT_TYPE
ps2_inta <= ps2_inta.DB_MAX_OUTPUT_PORT_TYPE
switch_inta <= switch_inta.DB_MAX_OUTPUT_PORT_TYPE
timer_inta <= timer_inta.DB_MAX_OUTPUT_PORT_TYPE
iid[0] <= iid_s[0].DB_MAX_OUTPUT_PORT_TYPE
iid[1] <= iid_s[1].DB_MAX_OUTPUT_PORT_TYPE
iid[2] <= iid_s[2].DB_MAX_OUTPUT_PORT_TYPE
iid[3] <= iid_s[3].DB_MAX_OUTPUT_PORT_TYPE
iid[4] <= iid_s[4].DB_MAX_OUTPUT_PORT_TYPE
iid[5] <= iid_s[5].DB_MAX_OUTPUT_PORT_TYPE
iid[6] <= iid_s[6].DB_MAX_OUTPUT_PORT_TYPE
iid[7] <= iid_s[7].DB_MAX_OUTPUT_PORT_TYPE


|sisa|pulsadors:keys
boot => estat_anterior[0].ACLR
boot => estat_anterior[1].ACLR
boot => estat_anterior[2].ACLR
boot => estat_anterior[3].ACLR
boot => estat_actual[0].ACLR
boot => estat_actual[1].ACLR
boot => estat_actual[2].ACLR
boot => estat_actual[3].ACLR
boot => intr_s.ACLR
boot => read_key[0]~reg0.ENA
boot => read_key[3]~reg0.ENA
boot => read_key[2]~reg0.ENA
boot => read_key[1]~reg0.ENA
clk => read_key[0]~reg0.CLK
clk => read_key[1]~reg0.CLK
clk => read_key[2]~reg0.CLK
clk => read_key[3]~reg0.CLK
clk => estat_anterior[0].CLK
clk => estat_anterior[1].CLK
clk => estat_anterior[2].CLK
clk => estat_anterior[3].CLK
clk => estat_actual[0].CLK
clk => estat_actual[1].CLK
clk => estat_actual[2].CLK
clk => estat_actual[3].CLK
clk => intr_s.CLK
inta => intr_s.OUTPUTSELECT
inta => estat_anterior.OUTPUTSELECT
inta => estat_anterior.OUTPUTSELECT
inta => estat_anterior.OUTPUTSELECT
inta => estat_anterior.OUTPUTSELECT
keys[0] => estat_actual[0].DATAIN
keys[1] => estat_actual[1].DATAIN
keys[2] => estat_actual[2].DATAIN
keys[3] => estat_actual[3].DATAIN
intr <= intr_s.DB_MAX_OUTPUT_PORT_TYPE
read_key[0] <= read_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_key[1] <= read_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_key[2] <= read_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_key[3] <= read_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|timer:tim
boot => counter[0].ACLR
boot => counter[1].ACLR
boot => counter[2].ACLR
boot => counter[3].ACLR
boot => counter[4].ACLR
boot => counter[5].ACLR
boot => counter[6].ACLR
boot => counter[7].ACLR
boot => counter[8].ACLR
boot => counter[9].ACLR
boot => counter[10].ACLR
boot => counter[11].ACLR
boot => counter[12].ACLR
boot => counter[13].ACLR
boot => counter[14].ACLR
boot => counter[15].ACLR
boot => counter[16].ACLR
boot => counter[17].ACLR
boot => counter[18].ACLR
boot => counter[19].ACLR
boot => counter[20].ACLR
boot => counter[21].ACLR
boot => intr_s.ACLR
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => intr_s.CLK
inta => intr_s.OUTPUTSELECT
intr <= intr_s.DB_MAX_OUTPUT_PORT_TYPE


|sisa|interruptors:swi
boot => estat_anterior[0].ACLR
boot => estat_anterior[1].ACLR
boot => estat_anterior[2].ACLR
boot => estat_anterior[3].ACLR
boot => estat_anterior[4].ACLR
boot => estat_anterior[5].ACLR
boot => estat_anterior[6].ACLR
boot => estat_anterior[7].ACLR
boot => estat_actual[0].ACLR
boot => estat_actual[1].ACLR
boot => estat_actual[2].ACLR
boot => estat_actual[3].ACLR
boot => estat_actual[4].ACLR
boot => estat_actual[5].ACLR
boot => estat_actual[6].ACLR
boot => estat_actual[7].ACLR
boot => intr_s.ACLR
boot => rd_switch[0]~reg0.ENA
boot => rd_switch[7]~reg0.ENA
boot => rd_switch[6]~reg0.ENA
boot => rd_switch[5]~reg0.ENA
boot => rd_switch[4]~reg0.ENA
boot => rd_switch[3]~reg0.ENA
boot => rd_switch[2]~reg0.ENA
boot => rd_switch[1]~reg0.ENA
clk => rd_switch[0]~reg0.CLK
clk => rd_switch[1]~reg0.CLK
clk => rd_switch[2]~reg0.CLK
clk => rd_switch[3]~reg0.CLK
clk => rd_switch[4]~reg0.CLK
clk => rd_switch[5]~reg0.CLK
clk => rd_switch[6]~reg0.CLK
clk => rd_switch[7]~reg0.CLK
clk => estat_anterior[0].CLK
clk => estat_anterior[1].CLK
clk => estat_anterior[2].CLK
clk => estat_anterior[3].CLK
clk => estat_anterior[4].CLK
clk => estat_anterior[5].CLK
clk => estat_anterior[6].CLK
clk => estat_anterior[7].CLK
clk => estat_actual[0].CLK
clk => estat_actual[1].CLK
clk => estat_actual[2].CLK
clk => estat_actual[3].CLK
clk => estat_actual[4].CLK
clk => estat_actual[5].CLK
clk => estat_actual[6].CLK
clk => estat_actual[7].CLK
clk => intr_s.CLK
inta => intr_s.OUTPUTSELECT
inta => estat_anterior.OUTPUTSELECT
inta => estat_anterior.OUTPUTSELECT
inta => estat_anterior.OUTPUTSELECT
inta => estat_anterior.OUTPUTSELECT
inta => estat_anterior.OUTPUTSELECT
inta => estat_anterior.OUTPUTSELECT
inta => estat_anterior.OUTPUTSELECT
inta => estat_anterior.OUTPUTSELECT
switches[0] => estat_actual[0].DATAIN
switches[1] => estat_actual[1].DATAIN
switches[2] => estat_actual[2].DATAIN
switches[3] => estat_actual[3].DATAIN
switches[4] => estat_actual[4].DATAIN
switches[5] => estat_actual[5].DATAIN
switches[6] => estat_actual[6].DATAIN
switches[7] => estat_actual[7].DATAIN
intr <= intr_s.DB_MAX_OUTPUT_PORT_TYPE
rd_switch[0] <= rd_switch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_switch[1] <= rd_switch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_switch[2] <= rd_switch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_switch[3] <= rd_switch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_switch[4] <= rd_switch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_switch[5] <= rd_switch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_switch[6] <= rd_switch[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_switch[7] <= rd_switch[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|exception_controller:exc
clk => exc_code[0]~reg0.CLK
clk => exc_code[1]~reg0.CLK
clk => exc_code[2]~reg0.CLK
clk => exc_code[3]~reg0.CLK
boot => except.OUTPUTSELECT
alu_in => exc_code.OUTPUTSELECT
alu_in => exc_code.OUTPUTSELECT
alu_in => exc_code.OUTPUTSELECT
alu_in => exc_code.OUTPUTSELECT
alu_in => except.IN0
mem_in => exc_code.OUTPUTSELECT
mem_in => exc_code.OUTPUTSELECT
mem_in => exc_code.OUTPUTSELECT
mem_in => exc_code.OUTPUTSELECT
mem_in => except.IN1
con_in => exc_code.OUTPUTSELECT
con_in => exc_code.OUTPUTSELECT
con_in => exc_code.OUTPUTSELECT
con_in => exc_code.OUTPUTSELECT
con_in => except.IN1
int_in => ~NO_FANOUT~
call_in => ~NO_FANOUT~
exc_code[0] <= exc_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exc_code[1] <= exc_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exc_code[2] <= exc_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exc_code[3] <= exc_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
except <= except.DB_MAX_OUTPUT_PORT_TYPE


