{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 04 11:38:55 2022 " "Info: Processing started: Fri Nov 04 11:38:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vd2 -c vd2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vd2 -c vd2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "fin " "Info: Assuming node \"fin\" is an undefined clock" {  } { { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:count_rtl_0\|dffs\[15\] " "Info: Detected ripple clock \"lpm_counter:count_rtl_0\|dffs\[15\]\" as buffer" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:count_rtl_0\|dffs\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "fin register input_db register qa 50.0 MHz 20.0 ns Internal " "Info: Clock \"fin\" has Internal fmax of 50.0 MHz between source register \"input_db\" and destination register \"qa\" (period= 20.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.500 ns + Longest register register " "Info: + Longest register to register delay is 5.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns input_db 1 REG LC46 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC46; Fanout = 1; REG Node = 'input_db'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_db } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 5.500 ns qa 2 REG LC47 3 " "Info: 2: + IC(2.300 ns) + CELL(3.200 ns) = 5.500 ns; Loc. = LC47; Fanout = 3; REG Node = 'qa'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { input_db qa } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 58.18 % ) " "Info: Total cell delay = 3.200 ns ( 58.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 41.82 % ) " "Info: Total interconnect delay = 2.300 ns ( 41.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { input_db qa } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { input_db {} qa {} } { 0.000ns 2.300ns } { 0.000ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"fin\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns fin 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'fin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:count_rtl_0\|dffs\[15\] 2 REG LC16 12 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC16; Fanout = 12; REG Node = 'lpm_counter:count_rtl_0\|dffs\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fin lpm_counter:count_rtl_0|dffs[15] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.500 ns) 10.000 ns qa 3 REG LC47 3 " "Info: 3: + IC(2.300 ns) + CELL(2.500 ns) = 10.000 ns; Loc. = LC47; Fanout = 3; REG Node = 'qa'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { lpm_counter:count_rtl_0|dffs[15] qa } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 77.00 % ) " "Info: Total cell delay = 7.700 ns ( 77.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 23.00 % ) " "Info: Total interconnect delay = 2.300 ns ( 23.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin lpm_counter:count_rtl_0|dffs[15] qa } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} lpm_counter:count_rtl_0|dffs[15] {} qa {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"fin\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns fin 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'fin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:count_rtl_0\|dffs\[15\] 2 REG LC16 12 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC16; Fanout = 12; REG Node = 'lpm_counter:count_rtl_0\|dffs\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fin lpm_counter:count_rtl_0|dffs[15] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.500 ns) 10.000 ns input_db 3 REG LC46 1 " "Info: 3: + IC(2.300 ns) + CELL(2.500 ns) = 10.000 ns; Loc. = LC46; Fanout = 1; REG Node = 'input_db'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { lpm_counter:count_rtl_0|dffs[15] input_db } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 77.00 % ) " "Info: Total cell delay = 7.700 ns ( 77.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 23.00 % ) " "Info: Total interconnect delay = 2.300 ns ( 23.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin lpm_counter:count_rtl_0|dffs[15] input_db } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} lpm_counter:count_rtl_0|dffs[15] {} input_db {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin lpm_counter:count_rtl_0|dffs[15] qa } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} lpm_counter:count_rtl_0|dffs[15] {} qa {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin lpm_counter:count_rtl_0|dffs[15] input_db } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} lpm_counter:count_rtl_0|dffs[15] {} input_db {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 17 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { input_db qa } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { input_db {} qa {} } { 0.000ns 2.300ns } { 0.000ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin lpm_counter:count_rtl_0|dffs[15] qa } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} lpm_counter:count_rtl_0|dffs[15] {} qa {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin lpm_counter:count_rtl_0|dffs[15] input_db } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} lpm_counter:count_rtl_0|dffs[15] {} input_db {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keycode\[0\]~reg0 colum\[1\] fin 7.600 ns register " "Info: tsu for register \"keycode\[0\]~reg0\" (data pin = \"colum\[1\]\", clock pin = \"fin\") is 7.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.700 ns + Longest pin register " "Info: + Longest pin to register delay is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns colum\[1\] 1 PIN PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_28; Fanout = 18; PIN Node = 'colum\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { colum[1] } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.900 ns) 7.600 ns Equal0~3sexpand0 2 COMB SEXP34 16 " "Info: 2: + IC(2.300 ns) + CELL(3.900 ns) = 7.600 ns; Loc. = SEXP34; Fanout = 16; COMB Node = 'Equal0~3sexpand0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { colum[1] Equal0~3sexpand0 } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.900 ns) 11.500 ns keycode~35sexpand2 3 COMB SEXP38 2 " "Info: 3: + IC(0.000 ns) + CELL(3.900 ns) = 11.500 ns; Loc. = SEXP38; Fanout = 2; COMB Node = 'keycode~35sexpand2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { Equal0~3sexpand0 keycode~35sexpand2 } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.200 ns) 14.700 ns keycode\[0\]~reg0 4 REG LC33 2 " "Info: 4: + IC(0.000 ns) + CELL(3.200 ns) = 14.700 ns; Loc. = LC33; Fanout = 2; REG Node = 'keycode\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { keycode~35sexpand2 keycode[0]~reg0 } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.400 ns ( 84.35 % ) " "Info: Total cell delay = 12.400 ns ( 84.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 15.65 % ) " "Info: Total interconnect delay = 2.300 ns ( 15.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { colum[1] Equal0~3sexpand0 keycode~35sexpand2 keycode[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { colum[1] {} colum[1]~out {} Equal0~3sexpand0 {} keycode~35sexpand2 {} keycode[0]~reg0 {} } { 0.000ns 0.000ns 2.300ns 0.000ns 0.000ns } { 0.000ns 1.400ns 3.900ns 3.900ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"fin\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns fin 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'fin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:count_rtl_0\|dffs\[15\] 2 REG LC16 12 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC16; Fanout = 12; REG Node = 'lpm_counter:count_rtl_0\|dffs\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fin lpm_counter:count_rtl_0|dffs[15] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.500 ns) 10.000 ns keycode\[0\]~reg0 3 REG LC33 2 " "Info: 3: + IC(2.300 ns) + CELL(2.500 ns) = 10.000 ns; Loc. = LC33; Fanout = 2; REG Node = 'keycode\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { lpm_counter:count_rtl_0|dffs[15] keycode[0]~reg0 } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 77.00 % ) " "Info: Total cell delay = 7.700 ns ( 77.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 23.00 % ) " "Info: Total interconnect delay = 2.300 ns ( 23.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin lpm_counter:count_rtl_0|dffs[15] keycode[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} lpm_counter:count_rtl_0|dffs[15] {} keycode[0]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { colum[1] Equal0~3sexpand0 keycode~35sexpand2 keycode[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { colum[1] {} colum[1]~out {} Equal0~3sexpand0 {} keycode~35sexpand2 {} keycode[0]~reg0 {} } { 0.000ns 0.000ns 2.300ns 0.000ns 0.000ns } { 0.000ns 1.400ns 3.900ns 3.900ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin lpm_counter:count_rtl_0|dffs[15] keycode[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} lpm_counter:count_rtl_0|dffs[15] {} keycode[0]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "fin scan\[3\] h2code\[0\] 20.400 ns register " "Info: tco from clock \"fin\" to destination pin \"scan\[3\]\" through register \"h2code\[0\]\" is 20.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin source 10.000 ns + Longest register " "Info: + Longest clock path from clock \"fin\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns fin 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'fin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:count_rtl_0\|dffs\[15\] 2 REG LC16 12 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC16; Fanout = 12; REG Node = 'lpm_counter:count_rtl_0\|dffs\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fin lpm_counter:count_rtl_0|dffs[15] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.500 ns) 10.000 ns h2code\[0\] 3 REG LC38 9 " "Info: 3: + IC(2.300 ns) + CELL(2.500 ns) = 10.000 ns; Loc. = LC38; Fanout = 9; REG Node = 'h2code\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { lpm_counter:count_rtl_0|dffs[15] h2code[0] } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 77.00 % ) " "Info: Total cell delay = 7.700 ns ( 77.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 23.00 % ) " "Info: Total interconnect delay = 2.300 ns ( 23.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin lpm_counter:count_rtl_0|dffs[15] h2code[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} lpm_counter:count_rtl_0|dffs[15] {} h2code[0] {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.800 ns + Longest register pin " "Info: + Longest register to pin delay is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns h2code\[0\] 1 REG LC38 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC38; Fanout = 9; REG Node = 'h2code\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { h2code[0] } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(4.500 ns) 7.000 ns Decoder0~14 2 COMB LC62 1 " "Info: 2: + IC(2.500 ns) + CELL(4.500 ns) = 7.000 ns; Loc. = LC62; Fanout = 1; COMB Node = 'Decoder0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { h2code[0] Decoder0~14 } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 8.800 ns scan\[3\] 3 PIN PIN_40 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 8.800 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'scan\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Decoder0~14 scan[3] } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 71.59 % ) " "Info: Total cell delay = 6.300 ns ( 71.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 28.41 % ) " "Info: Total interconnect delay = 2.500 ns ( 28.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { h2code[0] Decoder0~14 scan[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { h2code[0] {} Decoder0~14 {} scan[3] {} } { 0.000ns 2.500ns 0.000ns } { 0.000ns 4.500ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin lpm_counter:count_rtl_0|dffs[15] h2code[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} lpm_counter:count_rtl_0|dffs[15] {} h2code[0] {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { h2code[0] Decoder0~14 scan[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { h2code[0] {} Decoder0~14 {} scan[3] {} } { 0.000ns 2.500ns 0.000ns } { 0.000ns 4.500ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "P13 P1 10.000 ns Longest " "Info: Longest tpd from source pin \"P13\" to destination pin \"P1\" is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns P13 1 PIN PIN_37 1 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_37; Fanout = 1; PIN Node = 'P13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P13 } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 8.200 ns P1~1 2 COMB LC49 1 " "Info: 2: + IC(2.300 ns) + CELL(4.500 ns) = 8.200 ns; Loc. = LC49; Fanout = 1; COMB Node = 'P1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { P13 P1~1 } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 10.000 ns P1 3 PIN PIN_33 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 10.000 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'P1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { P1~1 P1 } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 77.00 % ) " "Info: Total cell delay = 7.700 ns ( 77.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 23.00 % ) " "Info: Total interconnect delay = 2.300 ns ( 23.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { P13 P1~1 P1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { P13 {} P13~out {} P1~1 {} P1 {} } { 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 1.400ns 4.500ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keycode\[2\]~reg0 colum\[1\] fin 4.400 ns register " "Info: th for register \"keycode\[2\]~reg0\" (data pin = \"colum\[1\]\", clock pin = \"fin\") is 4.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"fin\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns fin 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'fin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:count_rtl_0\|dffs\[15\] 2 REG LC16 12 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC16; Fanout = 12; REG Node = 'lpm_counter:count_rtl_0\|dffs\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fin lpm_counter:count_rtl_0|dffs[15] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.500 ns) 10.000 ns keycode\[2\]~reg0 3 REG LC41 5 " "Info: 3: + IC(2.300 ns) + CELL(2.500 ns) = 10.000 ns; Loc. = LC41; Fanout = 5; REG Node = 'keycode\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { lpm_counter:count_rtl_0|dffs[15] keycode[2]~reg0 } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 77.00 % ) " "Info: Total cell delay = 7.700 ns ( 77.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 23.00 % ) " "Info: Total interconnect delay = 2.300 ns ( 23.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin lpm_counter:count_rtl_0|dffs[15] keycode[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} lpm_counter:count_rtl_0|dffs[15] {} keycode[2]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns colum\[1\] 1 PIN PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_28; Fanout = 18; PIN Node = 'colum\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { colum[1] } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 6.900 ns keycode\[2\]~reg0 2 REG LC41 5 " "Info: 2: + IC(2.300 ns) + CELL(3.200 ns) = 6.900 ns; Loc. = LC41; Fanout = 5; REG Node = 'keycode\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { colum[1] keycode[2]~reg0 } "NODE_NAME" } } { "vd2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_2__fortest/test2/vd2.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 66.67 % ) " "Info: Total cell delay = 4.600 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 33.33 % ) " "Info: Total interconnect delay = 2.300 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { colum[1] keycode[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { colum[1] {} colum[1]~out {} keycode[2]~reg0 {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin lpm_counter:count_rtl_0|dffs[15] keycode[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} lpm_counter:count_rtl_0|dffs[15] {} keycode[2]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { colum[1] keycode[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { colum[1] {} colum[1]~out {} keycode[2]~reg0 {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 04 11:38:55 2022 " "Info: Processing ended: Fri Nov 04 11:38:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
