
*** Running vivado
    with args -log Calculator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Calculator.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Calculator.tcl -notrace
Command: synth_design -top Calculator -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 283.063 ; gain = 72.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Calculator' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:22]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:5' bound to instance 'ALU_inst' of component 'ALU' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:17]
INFO: [Synth 8-3491] module 'Adder8Bit' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:24' bound to instance 'Addition' of component 'Adder8Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Adder8Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:33]
INFO: [Synth 8-3491] module 'Adder1Bit' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder1Bit.vhd:34' bound to instance 'BIT0' of component 'Adder1Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Adder1Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder1Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Adder1Bit' (1#1) [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder1Bit.vhd:42]
INFO: [Synth 8-3491] module 'Adder1Bit' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder1Bit.vhd:34' bound to instance 'BIT1' of component 'Adder1Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:50]
INFO: [Synth 8-3491] module 'Adder1Bit' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder1Bit.vhd:34' bound to instance 'BIT2' of component 'Adder1Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:51]
INFO: [Synth 8-3491] module 'Adder1Bit' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder1Bit.vhd:34' bound to instance 'BIT3' of component 'Adder1Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:52]
INFO: [Synth 8-3491] module 'Adder1Bit' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder1Bit.vhd:34' bound to instance 'BIT4' of component 'Adder1Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:53]
INFO: [Synth 8-3491] module 'Adder1Bit' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder1Bit.vhd:34' bound to instance 'BIT5' of component 'Adder1Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:54]
INFO: [Synth 8-3491] module 'Adder1Bit' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder1Bit.vhd:34' bound to instance 'BIT6' of component 'Adder1Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:55]
INFO: [Synth 8-3491] module 'Adder1Bit' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder1Bit.vhd:34' bound to instance 'BIT7' of component 'Adder1Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:56]
WARNING: [Synth 8-614] signal 'internal_sum' is read in the process but is not in the sensitivity list [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:59]
WARNING: [Synth 8-614] signal 'carry' is read in the process but is not in the sensitivity list [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Adder8Bit' (2#1) [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:33]
INFO: [Synth 8-3491] module 'Complement2' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Complement2.vhd:24' bound to instance 'Complement' of component 'Complement2' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Complement2' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Complement2.vhd:30]
INFO: [Synth 8-3491] module 'Adder8Bit' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Adder7Bit.vhd:24' bound to instance 'Adder' of component 'Adder8Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Complement2.vhd:48]
WARNING: [Synth 8-614] signal 'number' is read in the process but is not in the sensitivity list [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Complement2.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Complement2' (3#1) [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Complement2.vhd:30]
INFO: [Synth 8-3491] module 'Multiplicator' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Multiplicator.vhd:4' bound to instance 'Multiplication' of component 'Multiplicator' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Multiplicator' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Multiplicator.vhd:11]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Multiplicator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Multiplicator' (4#1) [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Multiplicator.vhd:11]
INFO: [Synth 8-3491] module 'Divider8Bit' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/divider8bit.vhd:34' bound to instance 'Division' of component 'Divider8Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Divider8Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/divider8bit.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Divider8Bit' (5#1) [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/divider8bit.vhd:45]
INFO: [Synth 8-3491] module 'Comparator8Bit' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/comparator8bit.vhd:4' bound to instance 'Comparison' of component 'Comparator8Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Comparator8Bit' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/comparator8bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Comparator8Bit' (6#1) [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/comparator8bit.vhd:12]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:99]
WARNING: [Synth 8-3848] Net complement_done in module/entity ALU does not have driver. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:17]
INFO: [Synth 8-3491] module 'seven_segment_display' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/SSD.vhd:6' bound to instance 'SSD_inst' of component 'seven_segment_display' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:80]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/SSD.vhd:17]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/SSD.vhd:35]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/SSD.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (8#1) [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/SSD.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Calculator' (9#1) [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:22]
WARNING: [Synth 8-3331] design Divider8Bit has unconnected port dividend[7]
WARNING: [Synth 8-3331] design Divider8Bit has unconnected port dividend[6]
WARNING: [Synth 8-3331] design Divider8Bit has unconnected port dividend[5]
WARNING: [Synth 8-3331] design Divider8Bit has unconnected port dividend[4]
WARNING: [Synth 8-3331] design Divider8Bit has unconnected port dividend[3]
WARNING: [Synth 8-3331] design Divider8Bit has unconnected port dividend[2]
WARNING: [Synth 8-3331] design Divider8Bit has unconnected port dividend[1]
WARNING: [Synth 8-3331] design Divider8Bit has unconnected port dividend[0]
WARNING: [Synth 8-3331] design Calculator has unconnected port switches[10]
WARNING: [Synth 8-3331] design Calculator has unconnected port switches[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 320.488 ; gain = 110.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 320.488 ; gain = 110.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'next'. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'next'. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Calculator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Calculator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 636.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 636.582 ; gain = 426.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 636.582 ; gain = 426.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 636.582 ; gain = 426.270
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/divider8bit.vhd:75]
INFO: [Synth 8-5545] ROM "unit1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hundreds4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tens4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'previous_B_reg[8:0]' into 'previous_A_reg[8:0]' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'oneComplement_reg' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Complement2.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'product_reg' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Multiplicator.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 636.582 ; gain = 426.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 138   
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 29    
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Calculator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module Adder1Bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Adder8Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Complement2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Multiplicator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 105   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 28    
Module Divider8Bit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 9     
Module seven_segment_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  19 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "hundreds4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tens4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "unit1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Calculator has unconnected port switches[10]
WARNING: [Synth 8-3331] design Calculator has unconnected port switches[9]
INFO: [Synth 8-3886] merging instance 'previous_A_reg[0]' (FDRE) to 'previous_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_A_reg[1]' (FDRE) to 'previous_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'previous_A_reg[2]' (FDRE) to 'previous_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'previous_A_reg[3]' (FDRE) to 'previous_A_reg[4]'
INFO: [Synth 8-3886] merging instance 'previous_A_reg[4]' (FDRE) to 'previous_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'previous_A_reg[5]' (FDRE) to 'previous_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'previous_A_reg[6]' (FDRE) to 'previous_A_reg[7]'
INFO: [Synth 8-3886] merging instance 'previous_A_reg[7]' (FDRE) to 'previous_A_reg[8]'
INFO: [Synth 8-3886] merging instance 'previous_A_reg[8]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[0]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[1]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[2]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[3]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[4]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[5]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[6]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[7]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[8]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[9]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[10]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[11]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[12]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[13]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[15]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_result_reg[14]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'previous_ALU_Sel_reg[0]' (FDRE) to 'previous_ALU_Sel_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\previous_ALU_Sel_reg[1] )
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Complement/oneComplement_reg[7]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Complement/oneComplement_reg[6]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Complement/oneComplement_reg[5]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Complement/oneComplement_reg[4]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Complement/oneComplement_reg[3]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Complement/oneComplement_reg[2]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Complement/oneComplement_reg[1]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Complement/oneComplement_reg[0]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[15]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[14]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[13]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[12]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[11]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[10]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[9]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[8]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[7]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[6]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[5]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[4]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[3]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[2]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[1]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Multiplication/product_reg[0]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[15]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[14]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[13]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[12]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[11]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[10]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[9]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[8]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[7]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[6]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[5]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[4]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[3]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[2]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[1]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/result_reg[0]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[15]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[15]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[14]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[14]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[13]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[13]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[12]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[12]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[11]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[11]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[10]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[10]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[9]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[9]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[8]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[8]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[7]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[7]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[6]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[6]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[5]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[5]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[4]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[4]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[3]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[3]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[2]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[2]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[1]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[1]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (result_reg_reg[0]) is unused and will be removed from module Calculator.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'result_reg_reg[0]/Q' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:73]
WARNING: [Synth 8-3332] Sequential element (ALU_inst/adder_enable_reg) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/complement_enable_reg) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_B_reg[7]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_B_reg[6]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_B_reg[5]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_B_reg[4]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_B_reg[3]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_B_reg[2]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_B_reg[1]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_B_reg[0]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (B_reg_reg[7]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (B_reg_reg[6]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (B_reg_reg[5]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (B_reg_reg[4]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (B_reg_reg[3]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (B_reg_reg[2]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (B_reg_reg[1]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (B_reg_reg[0]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/divisor_reg_reg[7]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/divisor_reg_reg[6]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/divisor_reg_reg[5]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/divisor_reg_reg[4]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/divisor_reg_reg[3]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/divisor_reg_reg[2]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/divisor_reg_reg[1]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/divisor_reg_reg[0]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/remainder_extended_reg[8]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/remainder_extended_reg[7]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/remainder_extended_reg[6]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/remainder_extended_reg[5]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/remainder_extended_reg[4]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/remainder_extended_reg[3]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/remainder_extended_reg[2]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/remainder_extended_reg[1]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (ALU_inst/Division/remainder_extended_reg[0]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_A_reg[7]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_A_reg[6]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_A_reg[5]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_A_reg[4]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_A_reg[3]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_A_reg[2]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_A_reg[1]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (input_A_reg[0]) is unused and will be removed from module Calculator.
WARNING: [Synth 8-3332] Sequential element (A_reg_reg[7]) is unused and will be removed from module Calculator.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 636.582 ; gain = 426.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 636.582 ; gain = 426.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 636.582 ; gain = 426.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 642.059 ; gain = 431.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 642.059 ; gain = 431.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 642.059 ; gain = 431.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 642.059 ; gain = 431.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 642.059 ; gain = 431.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 642.059 ; gain = 431.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 642.059 ; gain = 431.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   237|
|3     |LUT1   |    95|
|4     |LUT2   |   320|
|5     |LUT3   |   353|
|6     |LUT4   |   206|
|7     |LUT5   |   160|
|8     |LUT6   |   281|
|9     |FDCE   |    20|
|10    |FDRE   |    38|
|11    |IBUF   |    13|
|12    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------------------+------+
|      |Instance     |Module                |Cells |
+------+-------------+----------------------+------+
|1     |top          |                      |  1749|
|2     |  ALU_inst   |ALU                   |    18|
|3     |    Division |Divider8Bit           |     3|
|4     |  SSD_inst   |seven_segment_display |    61|
+------+-------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 642.059 ; gain = 431.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 161 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 642.059 ; gain = 115.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 642.059 ; gain = 431.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Calculator' is not ideal for floorplanning, since the cellview 'Calculator' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 124 Warnings, 52 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 642.059 ; gain = 431.746
INFO: [Common 17-1381] The checkpoint 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.runs/synth_1/Calculator.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 642.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 02 11:51:55 2024...
