

================================================================
== Vivado HLS Report for 'nnet'
================================================================
* Date:           Fri May  4 18:55:28 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  379809|  379809|  379809|  379809|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |                        |             |    Latency    |    Interval   | Pipeline|
        |        Instance        |    Module   |  min  |  max  |  min  |  max  |   Type  |
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |grp_pool_layer1_fu_423  |pool_layer1  |   5603|   5603|   5603|   5603|   none  |
        |grp_conv_layer2_fu_431  |conv_layer2  |  43270|  43270|  43270|  43270|   none  |
        |grp_conv_layer1_fu_505  |conv_layer1  |   6841|   6841|   6841|   6841|   none  |
        |grp_pool_layer2_fu_547  |pool_layer2  |   2044|   2044|   2044|   2044|   none  |
        |grp_flatten_fu_555      |flatten      |   1237|   1237|   1237|   1237|   none  |
        +------------------------+-------------+-------+-------+-------+-------+---------+

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  276840|  276840|      2307|          -|          -|   120|    no    |
        | + fc_layer1_label5  |    2304|    2304|         4|          -|          -|   576|    no    |
        |- Loop 2             |   40572|   40572|       483|          -|          -|    84|    no    |
        | + fc_layer2_label6  |     480|     480|         4|          -|          -|   120|    no    |
        |- Loop 3             |    3390|    3390|       339|          -|          -|    10|    no    |
        | + fc_layer3_label7  |     336|     336|         4|          -|          -|    84|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      1|       0|    558|
|FIFO             |        -|      -|       -|      -|
|Instance         |       16|     50|    8659|  10396|
|Memory           |      165|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    529|
|Register         |        -|      -|     509|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      181|     53|    9168|  11483|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       64|     24|       8|     21|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+------+------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+-------------+---------+-------+------+------+
    |grp_conv_layer1_fu_505  |conv_layer1  |       16|     17|  2795|  1539|
    |grp_conv_layer2_fu_431  |conv_layer2  |        0|     33|  3369|  3401|
    |grp_flatten_fu_555      |flatten      |        0|      0|    60|   227|
    |grp_pool_layer1_fu_423  |pool_layer1  |        0|      0|  1505|  3315|
    |grp_pool_layer2_fu_547  |pool_layer2  |        0|      0|   930|  1914|
    +------------------------+-------------+---------+-------+------+------+
    |Total                   |             |       16|     50|  8659| 10396|
    +------------------------+-------------+---------+-------+------+------+

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |nnet_mul_mul_24s_7jG_U119  |nnet_mul_mul_24s_7jG  |  i0 * i1  |
    |nnet_mul_mul_24s_8jQ_U120  |nnet_mul_mul_24s_8jQ  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |fc_layer1_weights_V_U  |nnet_fc_layer1_we4jc  |      144|  0|   0|  69120|   18|     1|      1244160|
    |fc_layer2_weights_V_U  |nnet_fc_layer2_we5jm  |       19|  0|   0|  10080|   19|     1|       191520|
    |fc_layer3_weights_V_U  |nnet_fc_layer3_we6jw  |        2|  0|   0|    840|   20|     1|        16800|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                  |                      |      165|  0|   0|  80040|   57|     3|      1452480|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_7_fu_891_p2           |     *    |      1|  0|  40|          24|          20|
    |i_3_fu_703_p2                |     +    |      0|  0|  15|           7|           1|
    |i_4_fu_813_p2                |     +    |      0|  0|  13|           4|           1|
    |i_fu_569_p2                  |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_724_p2                |     +    |      0|  0|  15|           7|           1|
    |j_2_fu_834_p2                |     +    |      0|  0|  15|           7|           1|
    |j_fu_590_p2                  |     +    |      0|  0|  17|          10|           1|
    |next_mul_fu_735_p2           |     +    |      0|  0|  21|          14|           7|
    |p_Val2_2_fu_658_p2           |     +    |      0|  0|  51|          44|          44|
    |p_Val2_5_fu_768_p2           |     +    |      0|  0|  51|          44|          44|
    |p_Val2_8_fu_908_p2           |     +    |      0|  0|  51|          44|          44|
    |tmp_227_fu_631_p2            |     +    |      0|  0|  11|          18|          18|
    |tmp_228_fu_741_p2            |     +    |      0|  0|  21|          14|          14|
    |tmp_231_fu_869_p2            |     +    |      0|  0|  11|          11|          11|
    |tmp_232_fu_875_p2            |     +    |      0|  0|  11|          11|          11|
    |tmp_226_fu_625_p2            |     -    |      0|  0|  11|          18|          18|
    |exitcond5_i_fu_807_p2        |   icmp   |      0|  0|   9|           4|           4|
    |exitcond6_i_fu_697_p2        |   icmp   |      0|  0|  11|           7|           7|
    |exitcond7_i_fu_563_p2        |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i1_fu_718_p2        |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i2_fu_828_p2        |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_i_fu_584_p2         |   icmp   |      0|  0|  13|          10|          10|
    |tmp_i_i1_fu_788_p2           |   icmp   |      0|  0|  18|          24|           1|
    |tmp_i_i2_fu_928_p2           |   icmp   |      0|  0|  18|          24|           1|
    |tmp_i_i_fu_678_p2            |   icmp   |      0|  0|  18|          24|           1|
    |agg_result_V_i_i1_fu_794_p3  |  select  |      0|  0|  23|           1|          23|
    |agg_result_V_i_i2_fu_934_p3  |  select  |      0|  0|  23|           1|          23|
    |agg_result_V_i_i_fu_684_p3   |  select  |      0|  0|  23|           1|          23|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      1|  0| 558|         401|         347|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  133|         29|    1|         29|
    |ap_sync_grp_conv_layer1_fu_505_ap_ready  |    9|          2|    1|          2|
    |conv_layer1_out_V_address0               |   15|          3|   13|         39|
    |conv_layer1_out_V_ce0                    |   15|          3|    1|          3|
    |conv_layer1_out_V_ce1                    |    9|          2|    1|          2|
    |conv_layer1_out_V_we0                    |    9|          2|    1|          2|
    |conv_layer2_out_V_address0               |   15|          3|   12|         36|
    |conv_layer2_out_V_ce0                    |   15|          3|    1|          3|
    |conv_layer2_out_V_ce1                    |    9|          2|    1|          2|
    |conv_layer2_out_V_we0                    |    9|          2|    1|          2|
    |fc_layer1_out_V_address0                 |   15|          3|    7|         21|
    |fc_layer1_out_V_d0                       |   15|          3|   24|         72|
    |fc_layer2_out_V_address0                 |   15|          3|    7|         21|
    |fc_layer2_out_V_d0                       |   15|          3|   24|         72|
    |fc_layer3_out_V_d0                       |   15|          3|   24|         72|
    |flatten_out_V_address0                   |   15|          3|   10|         30|
    |flatten_out_V_ce0                        |   15|          3|    1|          3|
    |flatten_out_V_we0                        |    9|          2|    1|          2|
    |i_i1_reg_388                             |    9|          2|    4|          8|
    |i_i8_reg_342                             |    9|          2|    7|         14|
    |i_i_reg_307                              |    9|          2|    7|         14|
    |j_i1_reg_366                             |    9|          2|    7|         14|
    |j_i2_reg_412                             |    9|          2|    7|         14|
    |j_i_reg_331                              |    9|          2|   10|         20|
    |p_Val2_3_reg_353                         |    9|          2|   24|         48|
    |p_Val2_6_reg_399                         |    9|          2|   24|         48|
    |p_Val2_s_reg_318                         |    9|          2|   24|         48|
    |phi_mul_reg_377                          |    9|          2|   14|         28|
    |pool_layer1_out_V_address0               |   15|          3|   11|         33|
    |pool_layer1_out_V_ce0                    |   15|          3|    1|          3|
    |pool_layer1_out_V_ce1                    |    9|          2|    1|          2|
    |pool_layer1_out_V_we0                    |    9|          2|    1|          2|
    |pool_layer2_out_V_address0               |   15|          3|   10|         30|
    |pool_layer2_out_V_ce0                    |   15|          3|    1|          3|
    |pool_layer2_out_V_we0                    |    9|          2|    1|          2|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  529|        112|  285|        744|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  28|   0|   28|          0|
    |ap_reg_grp_conv_layer1_fu_505_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_conv_layer2_fu_431_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_flatten_fu_555_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_pool_layer1_fu_423_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_pool_layer2_fu_547_ap_start       |   1|   0|    1|          0|
    |ap_sync_reg_grp_conv_layer1_fu_505_ap_ready  |   1|   0|    1|          0|
    |fc_layer1_out_V_addr_reg_972                 |   7|   0|    7|          0|
    |fc_layer1_out_V_load_reg_1061                |  24|   0|   24|          0|
    |fc_layer1_weights_V_1_reg_995                |  18|   0|   18|          0|
    |fc_layer2_out_V_addr_reg_1028                |   7|   0|    7|          0|
    |fc_layer2_out_V_load_reg_1117                |  24|   0|   24|          0|
    |fc_layer2_weights_V_1_reg_1056               |  19|   0|   19|          0|
    |fc_layer3_out_V_addr_reg_1089                |   4|   0|    4|          0|
    |fc_layer3_weights_V_1_reg_1112               |  20|   0|   20|          0|
    |flatten_out_V_load_reg_1000                  |  24|   0|   24|          0|
    |i_3_reg_1018                                 |   7|   0|    7|          0|
    |i_4_reg_1079                                 |   4|   0|    4|          0|
    |i_i1_reg_388                                 |   4|   0|    4|          0|
    |i_i8_reg_342                                 |   7|   0|    7|          0|
    |i_i_reg_307                                  |   7|   0|    7|          0|
    |i_reg_962                                    |   7|   0|    7|          0|
    |j_1_reg_1036                                 |   7|   0|    7|          0|
    |j_2_reg_1097                                 |   7|   0|    7|          0|
    |j_i1_reg_366                                 |   7|   0|    7|          0|
    |j_i2_reg_412                                 |   7|   0|    7|          0|
    |j_i_reg_331                                  |  10|   0|   10|          0|
    |j_reg_980                                    |  10|   0|   10|          0|
    |next_mul_reg_1041                            |  14|   0|   14|          0|
    |p_Val2_1_reg_1005                            |  41|   0|   41|          0|
    |p_Val2_3_reg_353                             |  24|   0|   24|          0|
    |p_Val2_4_reg_1066                            |  42|   0|   42|          0|
    |p_Val2_6_reg_399                             |  24|   0|   24|          0|
    |p_Val2_7_reg_1122                            |  43|   0|   43|          0|
    |p_Val2_s_reg_318                             |  24|   0|   24|          0|
    |phi_mul_reg_377                              |  14|   0|   14|          0|
    |tmp_i1_cast_reg_1084                         |   4|   0|   11|          7|
    |tmp_i9_cast_reg_1023                         |   7|   0|   14|          7|
    |tmp_i_cast_reg_967                           |   7|   0|   18|         11|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 509|   0|  534|         25|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        nnet       | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        nnet       | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        nnet       | return value |
|conv_layer1_out_V_address0  | out |   13|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_ce0       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_we0       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_d0        | out |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_q0        |  in |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_address1  | out |   13|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_ce1       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_q1        |  in |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer2_out_V_address0  | out |   12|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_ce0       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_we0       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_d0        | out |   24|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_q0        |  in |   24|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_address1  | out |   12|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_ce1       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_q1        |  in |   24|  ap_memory | conv_layer2_out_V |     array    |
|pool_layer1_out_V_address0  | out |   11|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_ce0       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_we0       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_d0        | out |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_q0        |  in |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_address1  | out |   11|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_ce1       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_q1        |  in |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer2_out_V_address0  | out |   10|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_ce0       | out |    1|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_we0       | out |    1|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_d0        | out |   24|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_q0        |  in |   24|  ap_memory | pool_layer2_out_V |     array    |
|flatten_out_V_address0      | out |   10|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_ce0           | out |    1|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_we0           | out |    1|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_d0            | out |   24|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_q0            |  in |   24|  ap_memory |   flatten_out_V   |     array    |
|fc_layer1_out_V_address0    | out |    7|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_ce0         | out |    1|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_we0         | out |    1|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_d0          | out |   24|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_q0          |  in |   24|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer2_out_V_address0    | out |    7|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_ce0         | out |    1|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_we0         | out |    1|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_d0          | out |   24|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_q0          |  in |   24|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer3_out_V_address0    | out |    4|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_ce0         | out |    1|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_we0         | out |    1|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_d0          | out |   24|  ap_memory |  fc_layer3_out_V  |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

