// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] A_address0;
output   A_ce0;
output   A_we0;
output  [63:0] A_d0;
input  [63:0] A_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] A_address0;
reg A_ce0;
reg A_we0;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] x_3_fu_176_p2;
reg   [2:0] x_3_reg_424;
wire    ap_CS_fsm_state2;
reg   [2:0] C_addr_reg_429;
wire   [0:0] icmp_ln336_fu_170_p2;
wire   [3:0] zext_ln339_1_fu_187_p1;
reg   [3:0] zext_ln339_1_reg_434;
wire   [2:0] y_fu_197_p2;
reg   [2:0] y_reg_442;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln338_fu_191_p2;
wire   [2:0] x_fu_252_p2;
reg   [2:0] x_reg_455;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln341_fu_246_p2;
wire   [2:0] x_4_fu_356_p2;
reg   [2:0] x_4_reg_473;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln343_fu_350_p2;
wire   [63:0] D_q0;
reg   [63:0] D_load_reg_483;
wire    ap_CS_fsm_state8;
wire   [3:0] zext_ln345_2_fu_367_p1;
reg   [3:0] zext_ln345_2_reg_488;
wire   [2:0] y_2_fu_377_p2;
reg   [2:0] y_2_reg_496;
wire    ap_CS_fsm_state9;
reg   [4:0] A_addr_1_reg_501;
wire   [0:0] icmp_ln344_fu_371_p2;
reg   [2:0] C_address0;
reg    C_ce0;
reg    C_we0;
reg   [63:0] C_d0;
wire   [63:0] C_q0;
wire   [2:0] C_address1;
reg    C_ce1;
wire   [63:0] C_q1;
reg   [2:0] D_address0;
reg    D_ce0;
reg    D_we0;
wire   [63:0] D_d0;
reg   [2:0] x_0_reg_113;
reg   [2:0] y_0_reg_124;
wire    ap_CS_fsm_state4;
reg   [2:0] x_1_reg_135;
wire    ap_CS_fsm_state6;
reg   [2:0] x_2_reg_147;
reg   [2:0] y_1_reg_159;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln337_fu_182_p1;
wire   [63:0] zext_ln339_fu_230_p1;
wire   [63:0] zext_ln342_fu_278_p1;
wire   [63:0] zext_ln342_1_fu_313_p1;
wire   [63:0] zext_ln342_2_fu_345_p1;
wire   [63:0] zext_ln345_fu_362_p1;
wire   [63:0] zext_ln345_1_fu_410_p1;
wire   [63:0] xor_ln339_fu_235_p2;
wire   [3:0] zext_ln339_2_fu_203_p1;
wire   [3:0] add_ln339_1_fu_215_p2;
wire   [4:0] shl_ln_fu_207_p3;
wire   [4:0] zext_ln339_3_fu_220_p1;
wire   [4:0] add_ln339_fu_224_p2;
wire   [0:0] icmp_ln342_fu_258_p2;
wire   [2:0] xor_ln342_1_fu_264_p2;
wire   [2:0] select_ln342_fu_270_p3;
wire   [3:0] zext_ln341_fu_242_p1;
wire   [3:0] add_ln342_1_fu_283_p2;
wire   [2:0] add_ln342_2_fu_295_p2;
wire   [0:0] icmp_ln342_1_fu_289_p2;
wire  signed [3:0] sext_ln342_fu_301_p1;
wire   [3:0] select_ln342_1_fu_305_p3;
wire   [62:0] trunc_ln342_fu_318_p1;
wire   [0:0] tmp_fu_322_p3;
wire   [63:0] or_ln_fu_330_p3;
wire   [3:0] zext_ln345_3_fu_383_p1;
wire   [3:0] add_ln345_1_fu_395_p2;
wire   [4:0] shl_ln1_fu_387_p3;
wire   [4:0] zext_ln345_4_fu_400_p1;
wire   [4:0] add_ln345_fu_404_p2;
reg   [9:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
end

theta_C #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
C_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C_address0),
    .ce0(C_ce0),
    .we0(C_we0),
    .d0(C_d0),
    .q0(C_q0),
    .address1(C_address1),
    .ce1(C_ce1),
    .q1(C_q1)
);

theta_D #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
D_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(D_address0),
    .ce0(D_ce0),
    .we0(D_we0),
    .d0(D_d0),
    .q0(D_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln338_fu_191_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        x_0_reg_113 <= x_3_reg_424;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        x_0_reg_113 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_fu_170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        x_1_reg_135 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        x_1_reg_135 <= x_reg_455;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln341_fu_246_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        x_2_reg_147 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln344_fu_371_p2 == 1'd1))) begin
        x_2_reg_147 <= x_4_reg_473;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        y_0_reg_124 <= y_reg_442;
    end else if (((icmp_ln336_fu_170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_0_reg_124 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        y_1_reg_159 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        y_1_reg_159 <= y_2_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln344_fu_371_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        A_addr_1_reg_501 <= zext_ln345_1_fu_410_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_fu_170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        C_addr_reg_429 <= zext_ln337_fu_182_p1;
        zext_ln339_1_reg_434[2 : 0] <= zext_ln339_1_fu_187_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        D_load_reg_483 <= D_q0;
        zext_ln345_2_reg_488[2 : 0] <= zext_ln345_2_fu_367_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_3_reg_424 <= x_3_fu_176_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x_4_reg_473 <= x_4_fu_356_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        x_reg_455 <= x_fu_252_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        y_2_reg_496 <= y_2_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        y_reg_442 <= y_fu_197_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_address0 = A_addr_1_reg_501;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        A_address0 = zext_ln345_1_fu_410_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = zext_ln339_fu_230_p1;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_we0 = 1'b1;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_address0 = zext_ln342_fu_278_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4))) begin
        C_address0 = C_addr_reg_429;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_address0 = zext_ln337_fu_182_p1;
    end else begin
        C_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4))) begin
        C_ce0 = 1'b1;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_ce1 = 1'b1;
    end else begin
        C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_d0 = xor_ln339_fu_235_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_d0 = 64'd0;
    end else begin
        C_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((icmp_ln336_fu_170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        C_we0 = 1'b1;
    end else begin
        C_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        D_address0 = zext_ln345_fu_362_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        D_address0 = zext_ln342_2_fu_345_p1;
    end else begin
        D_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        D_ce0 = 1'b1;
    end else begin
        D_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        D_we0 = 1'b1;
    end else begin
        D_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln343_fu_350_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln343_fu_350_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln336_fu_170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln338_fu_191_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln341_fu_246_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln343_fu_350_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln344_fu_371_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_d0 = (D_load_reg_483 ^ A_q0);

assign C_address1 = zext_ln342_1_fu_313_p1;

assign D_d0 = (or_ln_fu_330_p3 ^ C_q1);

assign add_ln339_1_fu_215_p2 = (zext_ln339_1_reg_434 + zext_ln339_2_fu_203_p1);

assign add_ln339_fu_224_p2 = (shl_ln_fu_207_p3 + zext_ln339_3_fu_220_p1);

assign add_ln342_1_fu_283_p2 = (4'd4 + zext_ln341_fu_242_p1);

assign add_ln342_2_fu_295_p2 = ($signed(3'd7) + $signed(x_1_reg_135));

assign add_ln345_1_fu_395_p2 = (zext_ln345_2_reg_488 + zext_ln345_3_fu_383_p1);

assign add_ln345_fu_404_p2 = (shl_ln1_fu_387_p3 + zext_ln345_4_fu_400_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign icmp_ln336_fu_170_p2 = ((x_0_reg_113 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln338_fu_191_p2 = ((y_0_reg_124 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln341_fu_246_p2 = ((x_1_reg_135 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln342_1_fu_289_p2 = ((add_ln342_1_fu_283_p2 < 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln342_fu_258_p2 = ((x_fu_252_p2 < 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln343_fu_350_p2 = ((x_2_reg_147 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln344_fu_371_p2 = ((y_1_reg_159 == 3'd5) ? 1'b1 : 1'b0);

assign or_ln_fu_330_p3 = {{trunc_ln342_fu_318_p1}, {tmp_fu_322_p3}};

assign select_ln342_1_fu_305_p3 = ((icmp_ln342_1_fu_289_p2[0:0] === 1'b1) ? add_ln342_1_fu_283_p2 : sext_ln342_fu_301_p1);

assign select_ln342_fu_270_p3 = ((icmp_ln342_fu_258_p2[0:0] === 1'b1) ? x_fu_252_p2 : xor_ln342_1_fu_264_p2);

assign sext_ln342_fu_301_p1 = $signed(add_ln342_2_fu_295_p2);

assign shl_ln1_fu_387_p3 = {{y_1_reg_159}, {2'd0}};

assign shl_ln_fu_207_p3 = {{y_0_reg_124}, {2'd0}};

assign tmp_fu_322_p3 = C_q0[32'd63];

assign trunc_ln342_fu_318_p1 = C_q0[62:0];

assign x_3_fu_176_p2 = (x_0_reg_113 + 3'd1);

assign x_4_fu_356_p2 = (x_2_reg_147 + 3'd1);

assign x_fu_252_p2 = (x_1_reg_135 + 3'd1);

assign xor_ln339_fu_235_p2 = (C_q0 ^ A_q0);

assign xor_ln342_1_fu_264_p2 = (x_1_reg_135 ^ 3'd4);

assign y_2_fu_377_p2 = (y_1_reg_159 + 3'd1);

assign y_fu_197_p2 = (y_0_reg_124 + 3'd1);

assign zext_ln337_fu_182_p1 = x_0_reg_113;

assign zext_ln339_1_fu_187_p1 = x_0_reg_113;

assign zext_ln339_2_fu_203_p1 = y_0_reg_124;

assign zext_ln339_3_fu_220_p1 = add_ln339_1_fu_215_p2;

assign zext_ln339_fu_230_p1 = add_ln339_fu_224_p2;

assign zext_ln341_fu_242_p1 = x_1_reg_135;

assign zext_ln342_1_fu_313_p1 = select_ln342_1_fu_305_p3;

assign zext_ln342_2_fu_345_p1 = x_1_reg_135;

assign zext_ln342_fu_278_p1 = select_ln342_fu_270_p3;

assign zext_ln345_1_fu_410_p1 = add_ln345_fu_404_p2;

assign zext_ln345_2_fu_367_p1 = x_2_reg_147;

assign zext_ln345_3_fu_383_p1 = y_1_reg_159;

assign zext_ln345_4_fu_400_p1 = add_ln345_1_fu_395_p2;

assign zext_ln345_fu_362_p1 = x_2_reg_147;

always @ (posedge ap_clk) begin
    zext_ln339_1_reg_434[3] <= 1'b0;
    zext_ln345_2_reg_488[3] <= 1'b0;
end

endmodule //theta
