lio_cn6xxx_reinit_regs	,	F_48
CN6XXX_SLI_IN_PCIE_PORT	,	V_25
spin_lock_init	,	F_71
coproc_clock_rate	,	V_168
CN6XXX_WIN_WR_DATA_LO	,	V_143
CN6XXX_SLI_PKT_IPTR	,	V_35
CN6XXX_SLI_IQ_SIZE	,	F_32
pkt_count	,	V_103
lio_cn6xxx_setup_pcie_mps	,	F_13
lio_cn6xxx_enable_io_queues	,	F_45
octeon_instr_queue	,	V_49
dev	,	V_5
OCT_DEV_INTR_DMA1_FORCE	,	V_123
CN6XXX_INTR_MASK	,	V_153
octeon_read_csr	,	F_44
pci_win_wr_data_hi	,	V_140
CN6XXX_SLI_OQ_SIZE	,	F_40
mmiowb	,	F_6
CN6XXX_SLI_IQ_DOORBELL	,	F_33
CN6XXX_SLI_PKT_OUT_ENB	,	V_75
MAX_OCTEON_OUTPUT_QUEUES	,	V_84
pci_win_rd_data_lo	,	V_148
CN6XXX_SLI_PKT_INSTR_SIZE	,	V_71
lio_cn6xxx_disable_interrupt	,	F_56
CN6XXX_SLI_PORT_IN_RST_OQ	,	V_83
pci_win_rd_data	,	V_150
"Soft reset failed\n"	,	L_2
reinit_regs	,	V_157
lio_cn6xxx_get_pcie_qlmport	,	F_57
MAX_OCTEON_INSTR_QUEUES	,	V_82
inst_cnt_reg	,	V_57
"%s: Num OQ (%d) exceeds Max (%d)\n"	,	L_12
CN6XXX_WIN_RD_DATA64	,	V_151
CN6XXX_SLI_PKT_CTL	,	V_30
CN6XXX_BAR1_REG	,	F_51
IRQ_NONE	,	V_116
CN6XXX_INTR_ERR	,	V_118
CN6XXX_SLI_PKT_DATA_OUT_ROR	,	V_41
lio_cn6xxx_process_interrupt_regs	,	F_64
buffer_size	,	V_64
pcie_port	,	V_15
lio_cn66xx_setup_iq_regs	,	F_36
__BIG_ENDIAN_BITFIELD	,	F_25
bar1	,	V_96
"Enabling PCI-E error reporting..\n"	,	L_5
intr	,	V_60
CN6XXX_WIN_RD_ADDR_HI	,	V_135
"%s: No Time Interrupt for OQ\n"	,	L_15
CN6XXX_SLI_IQ_BASE_ADDR64	,	F_31
CN6XXX_SLI_PKT_CNT_INT_ENB	,	V_69
OCTEON_32BYTE_INSTR	,	V_172
LIO_210SV	,	V_167
chip	,	V_29
CN6XXX_SLI_MAC_NUMBER	,	V_101
u8	,	T_4
PCIE_MRRS_512B	,	V_46
"InstQ[%d]:dbell reg @ 0x%p instcnt_reg @ 0x%p\n"	,	L_6
bar0_pciaddr	,	V_127
lio_cn6xxx_setup_global_output_regs	,	F_24
i	,	V_77
lio_cn66xx_setup_pkt_ctl_regs	,	F_21
update_iq_read_idx	,	V_158
octeon_device	,	V_1
CN6XXX_SLI_PKT_INSTR_RD_SIZE	,	V_24
CN6XXX_SLI_OQ_INT_LEVEL_PKTS	,	V_44
time_intr_in_us	,	V_20
mdelay	,	F_7
__iomem	,	T_5
dev_dbg	,	F_3
CFG_GET_OQ_REFILL_THRESHOLD	,	F_77
CN6XXX_SLI_SCRATCH1	,	V_7
CN6XXX_DPI_SLI_PRTX_CFG	,	F_14
mrrs	,	V_17
reg	,	V_113
lio_validate_cn6xxx_config_info	,	F_73
loop	,	V_78
lio_cn6xxx_bar1_idx_write	,	F_52
CN6XXX_SLI_OQ_BUFF_INFO_SIZE	,	F_41
pktctl	,	V_26
CN6XXX_INTR_DMA1_FORCE	,	V_122
pci_win_wr_data_lo	,	V_142
octeon_reg_list	,	V_125
pci_win_rd_data_hi	,	V_146
CN6XXX_MAX_OUTPUT_QUEUES	,	V_171
pci_win_rd_addr_hi	,	V_134
lio_cn6xxx_coprocessor_clock	,	F_17
r64	,	V_13
droq_int_enb	,	V_106
OCT_DEV_INTR_DMA0_FORCE	,	V_121
octeon_write_csr64	,	F_2
pci_dev	,	V_4
ops	,	V_110
lio_cn6xxx_get_oq_ticks	,	F_18
bar1_idx_setup	,	V_160
idx	,	V_94
CFG_GET_IQ_INSTR_TYPE	,	F_75
CN6XXX_SLI_PKT_SLIST_ES64	,	V_40
intr_enb_reg64	,	V_100
"%s No Config found for CN66XX\n"	,	L_10
lio_cn6xxx_bar1_idx_setup	,	F_50
CFG_GET_OQ_INTR_TIME	,	F_27
CN6XXX_SLI_PKT_PCIE_PORT64	,	V_33
enable_interrupt	,	V_91
octeon_pcie_mps	,	V_11
CFG_GET_OQ_INTR_PKT	,	F_26
instr_queue	,	V_51
dev_err	,	F_9
CN6XXX_SLI_PKT_SLIST_NS	,	V_39
PCI_BAR1_MASK	,	V_97
CN6XXX_SLI_PKT_CNT_INT	,	V_85
bar1_idx_write	,	V_161
droq	,	V_62
mask	,	V_70
lio_cn6xxx_disable_io_queues	,	F_46
CN6XXX_INTR_DMA0_FORCE	,	V_99
OCT_RH_SIZE	,	V_65
iq64B	,	V_73
lio_pci_writeq	,	F_4
spin_unlock	,	F_63
lio_cn6xxx_setup_reg_address	,	F_66
CN6XXX_SLI_OQ_PKTS_CREDIT	,	F_43
pkts_credit_reg	,	V_67
CN6XXX_SLI_PORT_IN_RST_IQ	,	V_81
"%s: Invalid instr type for IQ\n"	,	L_13
CN66XX_SLI_IQ_BP64	,	F_37
enable_io_queues	,	V_92
pci_win_rd_addr	,	V_138
mmio	,	V_55
CN6XXX_CIU_SOFT_RST	,	V_8
pci_write_config_dword	,	F_12
setup_iq_regs	,	V_88
oqticks_per_us	,	V_21
lio_cn6xxx_update_read_index	,	V_159
reset_instr_cnt	,	V_58
lio_cn6xxx_bar1_idx_read	,	F_53
conf	,	V_31
setup_device_regs	,	V_90
CN6XXX_WIN_RD_DATA_HI	,	V_147
octeon_write_csr	,	F_20
intr64	,	V_102
HZ	,	V_79
lio_pci_readq	,	F_5
OCTEON_64BYTE_INSTR	,	V_173
CN6XXX_CIU_SOFT_BIST	,	V_6
CN6XXX_INTR_PKT_DATA	,	V_119
CN6XXX_WIN_WR_ADDR64	,	V_133
CN6XXX_SLI_PKT_DPADDR	,	V_37
lio_cn6xxx_process_pcie_error_intr	,	F_58
val	,	V_9
hw_addr	,	V_56
oct	,	V_2
reg_list	,	V_126
lio_cn6xxx_setup_oq_regs	,	F_38
octeon_read_csr64	,	F_8
iq	,	V_50
IRQ_HANDLED	,	V_124
"%s: Num IQ (%d) exceeds Max (%d)\n"	,	L_11
octeon_droq	,	V_61
CN6XXX_WIN_WR_ADDR_LO	,	V_131
mps	,	V_12
io_qmask	,	V_72
CN6XXX_SLI_PKT_TIME_INT	,	V_86
pci_win_rd_addr_lo	,	V_136
__func__	,	V_155
lio_setup_cn66xx_octeon_device	,	F_68
lio_cn6xxx_process_droq_intr_regs	,	F_60
CFG_GET_OQ_INFO_PTR	,	F_76
bar1_idx_read	,	V_162
octeon_cn6xxx	,	V_27
process_interrupt_regs	,	V_163
"%s: Invalid parameter for OQ\n"	,	L_14
pci_win_wr_addr	,	V_132
lio_cn6xxx_setup_iq_regs	,	F_29
CN6XXX_SLI_PKT_DATA_OUT_ES64	,	V_43
time_threshold	,	V_32
CN6XXX_SLI_OQ_BASE_ADDR64	,	F_39
CN6XXX_SLI_PKT_DATA_OUT_NS	,	V_42
droq_intr	,	V_109
CN6XXX_PCIE_DEVCTL	,	V_10
poll_mode	,	V_111
max_count	,	V_53
valid	,	V_95
CN6XXX_SLI_PKT_OUT_BMODE	,	V_36
CN6XXX_SLI_INT_ENB64	,	F_67
CN6XXX_SLI_WINDOW_CTL	,	V_47
doorbell_reg	,	V_54
CN6XXX_SLI_S2M_PORTX_CTL	,	F_16
desc_ring_dma	,	V_63
octeon_map_pci_barx	,	F_69
setup_oq_regs	,	V_89
CN6XXX_SLI_OQ_PKTS_SENT	,	F_42
fn_list	,	V_87
pci_win_wr_addr_lo	,	V_130
oq_no	,	V_59
cn6xxx	,	V_28
"Reset completed\n"	,	L_3
PCIE_MRRS_DEFAULT	,	V_18
"BIST enabled for soft reset\n"	,	L_1
oct_get_config_info	,	F_72
CFG_GET_IQ_MAX_Q	,	F_74
OCT_DEV_INTR_PKT_DATA	,	V_120
CN6XXX_WIN_RD_ADDR64	,	V_139
MAX_BAR1_IOREMAP_SIZE	,	V_154
CN6XXX_WIN_WR_DATA_HI	,	V_141
CN6XXX_SLI_OQ_WMARK	,	V_34
pci_win_wr_data	,	V_144
lio_cn6xxx_setup_global_input_regs	,	F_19
pkts_sent_reg	,	V_66
pci_read_config_dword	,	F_11
int_status	,	V_117
CVM_CAST64	,	F_59
droq_cnt_enb	,	V_107
"PCI-E Link error detected: 0x%08x\n"	,	L_4
lio_cn6xxx_setup_device_regs	,	F_28
CN6XXX_SLI_PKT_TIME_INT_ENB	,	V_68
CN6XXX_WIN_WR_DATA64	,	V_145
u32	,	T_1
disable_interrupt	,	V_164
CN6XXX_SLI_OQ_INT_LEVEL_TIME	,	V_45
lio_cn6xxx_enable_error_reporting	,	F_10
lio_cn6xxx_setup_pcie_mrrs	,	F_15
intr_sum_reg64	,	V_115
CFG_GET_IS_SLI_BP_ON	,	F_23
CN6XXX_SLI_IQ_PKT_INSTR_HDR64	,	F_30
CN6XXX_SLI_PKT_INSTR_ENB	,	V_74
CN6XXX_SLI_INT_SUM64	,	V_152
intr_mask64	,	V_98
CN6XXX_SLI_PKT_INPUT_CONTROL	,	V_22
CN6XXX_MAX_INPUT_QUEUES	,	V_170
"Error Intr: 0x%016llx\n"	,	L_8
CN6XXX_WIN_WR_ADDR_HI	,	V_129
base_addr_dma	,	V_52
soft_reset	,	V_156
lock_for_droq_int_enb_reg	,	V_114
lio_cn6xxx_soft_reset	,	F_1
d32	,	V_80
CN6XXX_MIO_RST_BOOT	,	V_19
iq_no	,	V_48
"Using PCIE Port %d\n"	,	L_7
octeon_config	,	V_166
CN6XXX_SLI_PKT_SLIST_ROR	,	V_38
droq_mask	,	V_105
CN6XXX_INPUT_CTL_MASK	,	V_23
CN6XXX_SLI_IQ_INSTR_COUNT	,	F_34
disable_io_queues	,	V_165
lio_cn6xxx_enable_interrupt	,	F_54
droq_cnt_mask	,	V_108
octeon_droq_check_hw_for_pkts	,	F_61
spin_lock	,	F_62
PCIE_MPS_DEFAULT	,	V_14
value	,	V_112
CN6XXX_WIN_RD_ADDR_LO	,	V_137
oq	,	V_76
readl	,	F_35
writel	,	F_49
pci_win_wr_addr_hi	,	V_128
irqreturn_t	,	T_3
octeon_pcie_mrrs	,	V_16
octeon_unmap_pci_barx	,	F_70
droq_time_mask	,	V_104
readq	,	F_65
core_addr	,	V_93
u64	,	T_2
CN6XXX_WIN_RD_DATA_LO	,	V_149
conf6xxx	,	V_169
schedule_timeout_uninterruptible	,	F_47
"%s CN66XX BAR1 map failed\n"	,	L_9
CN6XXX_WIN_WR_MASK_REG	,	V_3
writeq	,	F_55
CFG_GET_OQ_MAX_Q	,	F_22
