# Simulator cluster file generated by ILP layout synthesizer.

[Coordinator]
inbound_nic_speed=10000.0 * mbps
outbound_nic_speed=10000.0 * mbps

[MachineTypes]
types=['T4', 'T4x2', 'T4x4', 'L4', 'L4x2', 'V100', 'A100']

[ComputeNodes]
names=['compute_node_2', 'compute_node_3', 'compute_node_4', 'compute_node_5']

[compute_node_2]
vram_size=64000.0 * MB
inbound_nic_speed=10000.0 * mbps
outbound_nic_speed=10000.0 * mbps
disk_speed=1000.0 * mbps
machine_type="T4x4"
kv_cache_capacity=2948608
activation_backup_capacity=0

[compute_node_3]
vram_size=64000.0 * MB
inbound_nic_speed=10000.0 * mbps
outbound_nic_speed=10000.0 * mbps
disk_speed=1000.0 * mbps
machine_type="T4x4"
kv_cache_capacity=2948608
activation_backup_capacity=0

[compute_node_4]
vram_size=64000.0 * MB
inbound_nic_speed=10000.0 * mbps
outbound_nic_speed=10000.0 * mbps
disk_speed=1000.0 * mbps
machine_type="T4x4"
kv_cache_capacity=2948608
activation_backup_capacity=0

[compute_node_5]
vram_size=64000.0 * MB
inbound_nic_speed=10000.0 * mbps
outbound_nic_speed=10000.0 * mbps
disk_speed=1000.0 * mbps
machine_type="T4x4"
kv_cache_capacity=2948608
activation_backup_capacity=0

[Links]
names=['link_source_compute_node_2', 'link_compute_node_2_compute_node_3', 'link_compute_node_3_compute_node_4', 'link_compute_node_4_compute_node_5', 'link_compute_node_5_sink']

[link_source_compute_node_2]
in=source
out=compute_node_2
latency=1.0 * MilliSec
bandwidth=1000.0 * mbps

[link_compute_node_2_compute_node_3]
in=compute_node_2
out=compute_node_3
latency=1.0 * MilliSec
bandwidth=1000.0 * mbps

[link_compute_node_3_compute_node_4]
in=compute_node_3
out=compute_node_4
latency=1.0 * MilliSec
bandwidth=1000.0 * mbps

[link_compute_node_4_compute_node_5]
in=compute_node_4
out=compute_node_5
latency=1.0 * MilliSec
bandwidth=1000.0 * mbps

[link_compute_node_5_sink]
in=compute_node_5
out=sink
latency=1.0 * MilliSec
bandwidth=1000.0 * mbps
