`timescale 1ns / 1ps


module debug_hardware(
                        input clk_100mhz,
                        input btnc,
                        input [15:0] sw,
                        output [7:0] jb
);


endmodule
