

================================================================
== Vivado HLS Report for 'aes256_encrypt_ecb'
================================================================
* Date:           Wed Apr 15 21:54:55 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        BUG1
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     9.254|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   46|   46|   46|   46|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- ecb1    |   32|   32|         2|          1|          1|    32|    yes   |
        |- cpkey   |    2|    2|         2|          1|          1|     2|    yes   |
        |- sub     |    2|    2|         2|          1|          1|     2|    yes   |
        |- addkey  |    2|    2|         2|          1|          1|     2|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
  Pipeline-3 : II = 1, D = 2, States = { 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp)
	3  / (!tmp)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (tmp_i)
	6  / (!tmp_i)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (tmp_i2)
	9  / (!tmp_i2)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	13  / (tmp_i8)
	12  / (!tmp_i8)
12 --> 
	11  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read1)"   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read)"   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.15ns)   --->   "%ctx_body_key = alloca [32 x i8], align 1" [buf4bug1.cpp:202]   --->   Operation 16 'alloca' 'ctx_body_key' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (2.15ns)   --->   "%ctx_body_enckey = alloca [32 x i8], align 1" [buf4bug1.cpp:202]   --->   Operation 17 'alloca' 'ctx_body_enckey' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 18 [1/1] (1.66ns)   --->   "br label %1" [buf4bug1.cpp:208]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_1, %branch0 ]"   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.45ns)   --->   "%tmp = icmp eq i6 %i, -32" [buf4bug1.cpp:208]   --->   Operation 20 'icmp' 'tmp' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.94ns)   --->   "%i_1 = add i6 %i, 1" [buf4bug1.cpp:208]   --->   Operation 22 'add' 'i_1' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %branch0" [buf4bug1.cpp:208]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = zext i6 %i to i64" [buf4bug1.cpp:210]   --->   Operation 24 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k_addr = getelementptr [32 x i8]* %k, i64 0, i64 %tmp_s" [buf4bug1.cpp:210]   --->   Operation 25 'getelementptr' 'k_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.15ns)   --->   "%k_load = load i8* %k_addr, align 1" [buf4bug1.cpp:210]   --->   Operation 26 'load' 'k_load' <Predicate = (!tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [buf4bug1.cpp:208]   --->   Operation 27 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str7) nounwind" [buf4bug1.cpp:208]   --->   Operation 28 'specregionbegin' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [buf4bug1.cpp:209]   --->   Operation 29 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (2.15ns)   --->   "%k_load = load i8* %k_addr, align 1" [buf4bug1.cpp:210]   --->   Operation 30 'load' 'k_load' <Predicate = (!tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%ctx_enckey_addr = getelementptr [32 x i8]* %ctx_body_enckey, i64 0, i64 %tmp_s" [buf4bug1.cpp:210]   --->   Operation 31 'getelementptr' 'ctx_enckey_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.15ns)   --->   "store i8 %k_load, i8* %ctx_enckey_addr, align 1" [buf4bug1.cpp:210]   --->   Operation 32 'store' <Predicate = (!tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str7, i32 %tmp_5) nounwind" [buf4bug1.cpp:211]   --->   Operation 33 'specregionend' 'empty_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [buf4bug1.cpp:208]   --->   Operation 34 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.66>
ST_4 : Operation 35 [1/1] (1.66ns)   --->   "br label %.preheader" [buf4bug1.cpp:137->buf4bug1.cpp:217]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.66>

State 5 <SV = 3> <Delay = 4.83>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%buf = phi i8 [ %buf_1, %branch1.i_ifconv ], [ %p_read_2, %.preheader.preheader ]" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 36 'phi' 'buf' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%buf1 = phi i8 [ %buf13_1, %branch1.i_ifconv ], [ %p_read_1, %.preheader.preheader ]" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 37 'phi' 'buf1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ %i_2, %branch1.i_ifconv ], [ -2, %.preheader.preheader ]"   --->   Operation 38 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.93ns)   --->   "%tmp_i = icmp eq i2 %i_i, 0" [buf4bug1.cpp:137->buf4bug1.cpp:217]   --->   Operation 39 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 40 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %aes_addRoundKey_cpy.exit.preheader, label %branch1.i_ifconv" [buf4bug1.cpp:137->buf4bug1.cpp:217]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i2 %i_i to i1" [buf4bug1.cpp:137->buf4bug1.cpp:217]   --->   Operation 42 'trunc' 'tmp_16' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%i_2 = add i2 -1, %i_i" [buf4bug1.cpp:137->buf4bug1.cpp:217]   --->   Operation 43 'add' 'i_2' <Predicate = (!tmp_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%i_2_cast = sext i2 %i_2 to i8" [buf4bug1.cpp:137->buf4bug1.cpp:217]   --->   Operation 44 'sext' 'i_2_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_i_16 = zext i8 %i_2_cast to i64" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 45 'zext' 'tmp_i_16' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%ctx_enckey_addr_1 = getelementptr [32 x i8]* %ctx_body_enckey, i64 0, i64 %tmp_i_16" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 46 'getelementptr' 'ctx_enckey_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (2.15ns)   --->   "%ctx_enckey_load = load i8* %ctx_enckey_addr_1, align 1" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 47 'load' 'ctx_enckey_load' <Predicate = (!tmp_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_42_i_cast = sext i2 %i_2 to i5" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 48 'sext' 'tmp_42_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.10ns)   --->   "%tmp_43_i = xor i5 %tmp_42_i_cast, -16" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 49 'xor' 'tmp_43_i' <Predicate = (!tmp_i)> <Delay = 1.10> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_44_i = zext i5 %tmp_43_i to i64" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 50 'zext' 'tmp_44_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ctx_enckey_addr_2 = getelementptr [32 x i8]* %ctx_body_enckey, i64 0, i64 %tmp_44_i" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 51 'getelementptr' 'ctx_enckey_addr_2' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (2.15ns)   --->   "%ctx_enckey_load_1 = load i8* %ctx_enckey_addr_2, align 1" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 52 'load' 'ctx_enckey_load_1' <Predicate = (!tmp_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 6 <SV = 4> <Delay = 4.89>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [buf4bug1.cpp:137->buf4bug1.cpp:217]   --->   Operation 53 'specloopname' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str3)" [buf4bug1.cpp:137->buf4bug1.cpp:217]   --->   Operation 54 'specregionbegin' 'tmp_9_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [buf4bug1.cpp:138->buf4bug1.cpp:217]   --->   Operation 55 'specpipeline' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 56 [1/2] (2.15ns)   --->   "%ctx_enckey_load = load i8* %ctx_enckey_addr_1, align 1" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 56 'load' 'ctx_enckey_load' <Predicate = (!tmp_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%ctx_key_addr = getelementptr [32 x i8]* %ctx_body_key, i64 0, i64 %tmp_i_16" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 57 'getelementptr' 'ctx_key_addr' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (2.15ns)   --->   "store i8 %ctx_enckey_load, i8* %ctx_key_addr, align 1" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 58 'store' <Predicate = (!tmp_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_41_i)   --->   "%buf_load_i_phi = select i1 %tmp_16, i8 %buf, i8 %buf1" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 59 'select' 'buf_load_i_phi' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_41_i = xor i8 %ctx_enckey_load, %buf_load_i_phi" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 60 'xor' 'tmp_41_i' <Predicate = (!tmp_i)> <Delay = 1.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.37ns)   --->   "%buf_1 = select i1 %tmp_16, i8 %tmp_41_i, i8 %buf" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 61 'select' 'buf_1' <Predicate = (!tmp_i)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.37ns)   --->   "%buf13_1 = select i1 %tmp_16, i8 %buf1, i8 %tmp_41_i" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 62 'select' 'buf13_1' <Predicate = (!tmp_i)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/2] (2.15ns)   --->   "%ctx_enckey_load_1 = load i8* %ctx_enckey_addr_2, align 1" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 63 'load' 'ctx_enckey_load_1' <Predicate = (!tmp_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%ctx_key_addr_2 = getelementptr [32 x i8]* %ctx_body_key, i64 0, i64 %tmp_44_i" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 64 'getelementptr' 'ctx_key_addr_2' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (2.15ns)   --->   "store i8 %ctx_enckey_load_1, i8* %ctx_key_addr_2, align 1" [buf4bug1.cpp:139->buf4bug1.cpp:217]   --->   Operation 65 'store' <Predicate = (!tmp_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str3, i32 %tmp_9_i)" [buf4bug1.cpp:140->buf4bug1.cpp:217]   --->   Operation 66 'specregionend' 'empty_17' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader" [buf4bug1.cpp:140->buf4bug1.cpp:217]   --->   Operation 67 'br' <Predicate = (!tmp_i)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.66>
ST_7 : Operation 68 [1/1] (1.66ns)   --->   "br label %aes_addRoundKey_cpy.exit" [buf4bug1.cpp:115->buf4bug1.cpp:226]   --->   Operation 68 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 5> <Delay = 4.62>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%buf_2 = phi i8 [ %buf_3, %branch1.i6_ifconv ], [ %buf, %aes_addRoundKey_cpy.exit.preheader ]" [buf4bug1.cpp:117->buf4bug1.cpp:226]   --->   Operation 69 'phi' 'buf_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%buf13_2 = phi i8 [ %buf13_3, %branch1.i6_ifconv ], [ %buf1, %aes_addRoundKey_cpy.exit.preheader ]" [buf4bug1.cpp:117->buf4bug1.cpp:226]   --->   Operation 70 'phi' 'buf13_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%i_i1 = phi i2 [ %i_3, %branch1.i6_ifconv ], [ -2, %aes_addRoundKey_cpy.exit.preheader ]"   --->   Operation 71 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.93ns)   --->   "%tmp_i2 = icmp eq i2 %i_i1, 0" [buf4bug1.cpp:115->buf4bug1.cpp:226]   --->   Operation 72 'icmp' 'tmp_i2' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 73 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_i2, label %aes_subBytes.exit.preheader, label %branch1.i6_ifconv" [buf4bug1.cpp:115->buf4bug1.cpp:226]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i2 %i_i1 to i1" [buf4bug1.cpp:115->buf4bug1.cpp:226]   --->   Operation 75 'trunc' 'tmp_17' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.58ns)   --->   "%i_3 = add i2 -1, %i_i1" [buf4bug1.cpp:115->buf4bug1.cpp:226]   --->   Operation 76 'add' 'i_3' <Predicate = (!tmp_i2)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (1.37ns)   --->   "%buf_load_i5_phi = select i1 %tmp_17, i8 %buf_2, i8 %buf13_2" [buf4bug1.cpp:117->buf4bug1.cpp:226]   --->   Operation 77 'select' 'buf_load_i5_phi' <Predicate = (!tmp_i2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_40_i = zext i8 %buf_load_i5_phi to i64" [buf4bug1.cpp:117->buf4bug1.cpp:226]   --->   Operation 78 'zext' 'tmp_40_i' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %tmp_40_i" [buf4bug1.cpp:117->buf4bug1.cpp:226]   --->   Operation 79 'getelementptr' 'sbox_addr' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (3.25ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [buf4bug1.cpp:117->buf4bug1.cpp:226]   --->   Operation 80 'load' 'sbox_load' <Predicate = (!tmp_i2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 9 <SV = 6> <Delay = 9.25>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [buf4bug1.cpp:115->buf4bug1.cpp:226]   --->   Operation 81 'specloopname' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_8_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [buf4bug1.cpp:115->buf4bug1.cpp:226]   --->   Operation 82 'specregionbegin' 'tmp_8_i' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [buf4bug1.cpp:116->buf4bug1.cpp:226]   --->   Operation 83 'specpipeline' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_9 : Operation 84 [1/2] (3.25ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [buf4bug1.cpp:117->buf4bug1.cpp:226]   --->   Operation 84 'load' 'sbox_load' <Predicate = (!tmp_i2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 85 [1/1] (1.37ns)   --->   "%buf_3 = select i1 %tmp_17, i8 %sbox_load, i8 %buf_2" [buf4bug1.cpp:117->buf4bug1.cpp:226]   --->   Operation 85 'select' 'buf_3' <Predicate = (!tmp_i2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (1.37ns)   --->   "%buf13_3 = select i1 %tmp_17, i8 %buf13_2, i8 %sbox_load" [buf4bug1.cpp:117->buf4bug1.cpp:226]   --->   Operation 86 'select' 'buf13_3' <Predicate = (!tmp_i2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_8_i) nounwind" [buf4bug1.cpp:118->buf4bug1.cpp:226]   --->   Operation 87 'specregionend' 'empty_19' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "br label %aes_addRoundKey_cpy.exit" [buf4bug1.cpp:118->buf4bug1.cpp:226]   --->   Operation 88 'br' <Predicate = (!tmp_i2)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 1.66>
ST_10 : Operation 89 [1/1] (1.66ns)   --->   "br label %aes_subBytes.exit" [buf4bug1.cpp:126->buf4bug1.cpp:229]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.66>

State 11 <SV = 7> <Delay = 3.73>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%buf_4 = phi i8 [ %buf_5, %branch1.i14_ifconv ], [ %buf_2, %aes_subBytes.exit.preheader ]" [buf4bug1.cpp:128->buf4bug1.cpp:229]   --->   Operation 90 'phi' 'buf_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%buf13_4 = phi i8 [ %buf13_5, %branch1.i14_ifconv ], [ %buf13_2, %aes_subBytes.exit.preheader ]" [buf4bug1.cpp:128->buf4bug1.cpp:229]   --->   Operation 91 'phi' 'buf13_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%i_i7 = phi i2 [ %i_4, %branch1.i14_ifconv ], [ -2, %aes_subBytes.exit.preheader ]"   --->   Operation 92 'phi' 'i_i7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.93ns)   --->   "%tmp_i8 = icmp eq i2 %i_i7, 0" [buf4bug1.cpp:126->buf4bug1.cpp:229]   --->   Operation 93 'icmp' 'tmp_i8' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 94 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %tmp_i8, label %aes_addRoundKey.exit, label %branch1.i14_ifconv" [buf4bug1.cpp:126->buf4bug1.cpp:229]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i2 %i_i7 to i1" [buf4bug1.cpp:126->buf4bug1.cpp:229]   --->   Operation 96 'trunc' 'tmp_18' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (1.58ns)   --->   "%i_4 = add i2 -1, %i_i7" [buf4bug1.cpp:126->buf4bug1.cpp:229]   --->   Operation 97 'add' 'i_4' <Predicate = (!tmp_i8)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%i_4_cast = sext i2 %i_4 to i8" [buf4bug1.cpp:126->buf4bug1.cpp:229]   --->   Operation 98 'sext' 'i_4_cast' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_i9 = zext i8 %i_4_cast to i64" [buf4bug1.cpp:128->buf4bug1.cpp:229]   --->   Operation 99 'zext' 'tmp_i9' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%ctx_key_addr_1 = getelementptr [32 x i8]* %ctx_body_key, i64 0, i64 %tmp_i9" [buf4bug1.cpp:128->buf4bug1.cpp:229]   --->   Operation 100 'getelementptr' 'ctx_key_addr_1' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_11 : Operation 101 [2/2] (2.15ns)   --->   "%ctx_key_load = load i8* %ctx_key_addr_1, align 1" [buf4bug1.cpp:128->buf4bug1.cpp:229]   --->   Operation 101 'load' 'ctx_key_load' <Predicate = (!tmp_i8)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 8> <Delay = 4.89>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [buf4bug1.cpp:126->buf4bug1.cpp:229]   --->   Operation 102 'specloopname' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_10_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str2)" [buf4bug1.cpp:126->buf4bug1.cpp:229]   --->   Operation 103 'specregionbegin' 'tmp_10_i' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [buf4bug1.cpp:127->buf4bug1.cpp:229]   --->   Operation 104 'specpipeline' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_12 : Operation 105 [1/2] (2.15ns)   --->   "%ctx_key_load = load i8* %ctx_key_addr_1, align 1" [buf4bug1.cpp:128->buf4bug1.cpp:229]   --->   Operation 105 'load' 'ctx_key_load' <Predicate = (!tmp_i8)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_45_i)   --->   "%buf_load_i13_phi = select i1 %tmp_18, i8 %buf_4, i8 %buf13_4" [buf4bug1.cpp:128->buf4bug1.cpp:229]   --->   Operation 106 'select' 'buf_load_i13_phi' <Predicate = (!tmp_i8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_45_i = xor i8 %ctx_key_load, %buf_load_i13_phi" [buf4bug1.cpp:128->buf4bug1.cpp:229]   --->   Operation 107 'xor' 'tmp_45_i' <Predicate = (!tmp_i8)> <Delay = 1.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (1.37ns)   --->   "%buf_5 = select i1 %tmp_18, i8 %tmp_45_i, i8 %buf_4" [buf4bug1.cpp:128->buf4bug1.cpp:229]   --->   Operation 108 'select' 'buf_5' <Predicate = (!tmp_i8)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (1.37ns)   --->   "%buf13_5 = select i1 %tmp_18, i8 %buf13_4, i8 %tmp_45_i" [buf4bug1.cpp:128->buf4bug1.cpp:229]   --->   Operation 109 'select' 'buf13_5' <Predicate = (!tmp_i8)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str2, i32 %tmp_10_i)" [buf4bug1.cpp:129->buf4bug1.cpp:229]   --->   Operation 110 'specregionend' 'empty_21' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "br label %aes_subBytes.exit" [buf4bug1.cpp:129->buf4bug1.cpp:229]   --->   Operation 111 'br' <Predicate = (!tmp_i8)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8 } undef, i8 %buf_4, 0" [buf4bug1.cpp:230]   --->   Operation 112 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8 } %mrv, i8 %buf13_4, 1" [buf4bug1.cpp:230]   --->   Operation 113 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "ret { i8, i8 } %mrv_1" [buf4bug1.cpp:230]   --->   Operation 114 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ k]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read             ) [ 00111110000000]
p_read_2          (read             ) [ 00111110000000]
ctx_body_key      (alloca           ) [ 00111111111110]
ctx_body_enckey   (alloca           ) [ 00111110000000]
StgValue_18       (br               ) [ 01110000000000]
i                 (phi              ) [ 00100000000000]
tmp               (icmp             ) [ 00110000000000]
empty             (speclooptripcount) [ 00000000000000]
i_1               (add              ) [ 01110000000000]
StgValue_23       (br               ) [ 00000000000000]
tmp_s             (zext             ) [ 00110000000000]
k_addr            (getelementptr    ) [ 00110000000000]
StgValue_27       (specloopname     ) [ 00000000000000]
tmp_5             (specregionbegin  ) [ 00000000000000]
StgValue_29       (specpipeline     ) [ 00000000000000]
k_load            (load             ) [ 00000000000000]
ctx_enckey_addr   (getelementptr    ) [ 00000000000000]
StgValue_32       (store            ) [ 00000000000000]
empty_14          (specregionend    ) [ 00000000000000]
StgValue_34       (br               ) [ 01110000000000]
StgValue_35       (br               ) [ 00001110000000]
buf               (phi              ) [ 00000111110000]
buf1              (phi              ) [ 00000111110000]
i_i               (phi              ) [ 00000100000000]
tmp_i             (icmp             ) [ 00000110000000]
empty_15          (speclooptripcount) [ 00000000000000]
StgValue_41       (br               ) [ 00000000000000]
tmp_16            (trunc            ) [ 00000110000000]
i_2               (add              ) [ 00001110000000]
i_2_cast          (sext             ) [ 00000000000000]
tmp_i_16          (zext             ) [ 00000110000000]
ctx_enckey_addr_1 (getelementptr    ) [ 00000110000000]
tmp_42_i_cast     (sext             ) [ 00000000000000]
tmp_43_i          (xor              ) [ 00000000000000]
tmp_44_i          (zext             ) [ 00000110000000]
ctx_enckey_addr_2 (getelementptr    ) [ 00000110000000]
StgValue_53       (specloopname     ) [ 00000000000000]
tmp_9_i           (specregionbegin  ) [ 00000000000000]
StgValue_55       (specpipeline     ) [ 00000000000000]
ctx_enckey_load   (load             ) [ 00000000000000]
ctx_key_addr      (getelementptr    ) [ 00000000000000]
StgValue_58       (store            ) [ 00000000000000]
buf_load_i_phi    (select           ) [ 00000000000000]
tmp_41_i          (xor              ) [ 00000000000000]
buf_1             (select           ) [ 00001110000000]
buf13_1           (select           ) [ 00001110000000]
ctx_enckey_load_1 (load             ) [ 00000000000000]
ctx_key_addr_2    (getelementptr    ) [ 00000000000000]
StgValue_65       (store            ) [ 00000000000000]
empty_17          (specregionend    ) [ 00000000000000]
StgValue_67       (br               ) [ 00001110000000]
StgValue_68       (br               ) [ 00000001110000]
buf_2             (phi              ) [ 00000000111110]
buf13_2           (phi              ) [ 00000000111110]
i_i1              (phi              ) [ 00000000100000]
tmp_i2            (icmp             ) [ 00000000110000]
empty_18          (speclooptripcount) [ 00000000000000]
StgValue_74       (br               ) [ 00000000000000]
tmp_17            (trunc            ) [ 00000000110000]
i_3               (add              ) [ 00000001110000]
buf_load_i5_phi   (select           ) [ 00000000000000]
tmp_40_i          (zext             ) [ 00000000000000]
sbox_addr         (getelementptr    ) [ 00000000110000]
StgValue_81       (specloopname     ) [ 00000000000000]
tmp_8_i           (specregionbegin  ) [ 00000000000000]
StgValue_83       (specpipeline     ) [ 00000000000000]
sbox_load         (load             ) [ 00000000000000]
buf_3             (select           ) [ 00000001110000]
buf13_3           (select           ) [ 00000001110000]
empty_19          (specregionend    ) [ 00000000000000]
StgValue_88       (br               ) [ 00000001110000]
StgValue_89       (br               ) [ 00000000001110]
buf_4             (phi              ) [ 00000000000111]
buf13_4           (phi              ) [ 00000000000111]
i_i7              (phi              ) [ 00000000000100]
tmp_i8            (icmp             ) [ 00000000000110]
empty_20          (speclooptripcount) [ 00000000000000]
StgValue_95       (br               ) [ 00000000000000]
tmp_18            (trunc            ) [ 00000000000110]
i_4               (add              ) [ 00000000001110]
i_4_cast          (sext             ) [ 00000000000000]
tmp_i9            (zext             ) [ 00000000000000]
ctx_key_addr_1    (getelementptr    ) [ 00000000000110]
StgValue_102      (specloopname     ) [ 00000000000000]
tmp_10_i          (specregionbegin  ) [ 00000000000000]
StgValue_104      (specpipeline     ) [ 00000000000000]
ctx_key_load      (load             ) [ 00000000000000]
buf_load_i13_phi  (select           ) [ 00000000000000]
tmp_45_i          (xor              ) [ 00000000000000]
buf_5             (select           ) [ 00000000001110]
buf13_5           (select           ) [ 00000000001110]
empty_21          (specregionend    ) [ 00000000000000]
StgValue_111      (br               ) [ 00000000001110]
mrv               (insertvalue      ) [ 00000000000000]
mrv_1             (insertvalue      ) [ 00000000000000]
StgValue_114      (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="k">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="ctx_body_key_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_body_key/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ctx_body_enckey_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_body_enckey/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_2_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="k_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="6" slack="0"/>
<pin id="84" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="ctx_enckey_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="1"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_enckey_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
<pin id="122" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_32/3 ctx_enckey_load/5 ctx_enckey_load_1/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ctx_enckey_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_enckey_addr_1/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="ctx_enckey_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_enckey_addr_2/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="ctx_key_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="1"/>
<pin id="128" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_key_addr/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="5" slack="0"/>
<pin id="144" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
<pin id="146" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_58/6 StgValue_65/6 ctx_key_load/11 "/>
</bind>
</comp>

<comp id="137" class="1004" name="ctx_key_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="1"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_key_addr_2/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sbox_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_addr/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sbox_load/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ctx_key_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_key_addr_1/11 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="1"/>
<pin id="171" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="buf_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="buf_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="8" slack="3"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf/5 "/>
</bind>
</comp>

<comp id="190" class="1005" name="buf1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="1"/>
<pin id="192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="buf1_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="8" slack="3"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf1/5 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="1"/>
<pin id="202" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_i_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="2" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="buf_2_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_2 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="buf_2_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="8" slack="2"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_2/8 "/>
</bind>
</comp>

<comp id="222" class="1005" name="buf13_2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="1"/>
<pin id="224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf13_2 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="buf13_2_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="8" slack="2"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf13_2/8 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_i1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="1"/>
<pin id="235" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_i1_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="2" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/8 "/>
</bind>
</comp>

<comp id="244" class="1005" name="buf_4_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_4 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="buf_4_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="8" slack="2"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_4/11 "/>
</bind>
</comp>

<comp id="255" class="1005" name="buf13_4_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf13_4 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="buf13_4_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="8" slack="2"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf13_4/11 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_i7_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="1"/>
<pin id="268" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i7 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_i7_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="2" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i7/11 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_i_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_16_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="2" slack="0"/>
<pin id="307" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="i_2_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_2_cast/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_i_16_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_16/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_42_i_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42_i_cast/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_43_i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_43_i/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_44_i_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_i/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="buf_load_i_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="8" slack="1"/>
<pin id="337" dir="0" index="2" bw="8" slack="1"/>
<pin id="338" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_load_i_phi/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_41_i_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_41_i/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="buf_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="1"/>
<pin id="351" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="buf13_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="8" slack="1"/>
<pin id="357" dir="0" index="2" bw="8" slack="0"/>
<pin id="358" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf13_1/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_i2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_17_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="i_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="2" slack="0"/>
<pin id="374" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="buf_load_i5_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="8" slack="0"/>
<pin id="381" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_load_i5_phi/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_40_i_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_i/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="buf_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="0" index="2" bw="8" slack="1"/>
<pin id="394" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_3/9 "/>
</bind>
</comp>

<comp id="397" class="1004" name="buf13_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="8" slack="1"/>
<pin id="400" dir="0" index="2" bw="8" slack="0"/>
<pin id="401" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf13_3/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_i8_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i8/11 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_18_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/11 "/>
</bind>
</comp>

<comp id="414" class="1004" name="i_4_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="2" slack="0"/>
<pin id="417" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/11 "/>
</bind>
</comp>

<comp id="420" class="1004" name="i_4_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_4_cast/11 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_i9_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i9/11 "/>
</bind>
</comp>

<comp id="429" class="1004" name="buf_load_i13_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="8" slack="1"/>
<pin id="432" dir="0" index="2" bw="8" slack="1"/>
<pin id="433" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_load_i13_phi/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_45_i_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_45_i/12 "/>
</bind>
</comp>

<comp id="442" class="1004" name="buf_5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="0" index="2" bw="8" slack="1"/>
<pin id="446" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_5/12 "/>
</bind>
</comp>

<comp id="449" class="1004" name="buf13_5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="0" index="1" bw="8" slack="1"/>
<pin id="452" dir="0" index="2" bw="8" slack="0"/>
<pin id="453" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf13_5/12 "/>
</bind>
</comp>

<comp id="456" class="1004" name="mrv_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="1"/>
<pin id="459" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/13 "/>
</bind>
</comp>

<comp id="462" class="1004" name="mrv_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="1"/>
<pin id="465" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/13 "/>
</bind>
</comp>

<comp id="468" class="1005" name="p_read_1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="3"/>
<pin id="470" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="p_read_2_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="3"/>
<pin id="475" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="482" class="1005" name="i_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="tmp_s_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="492" class="1005" name="k_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="1"/>
<pin id="494" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_addr "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_i_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_16_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="508" class="1005" name="i_2_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_i_16_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="1"/>
<pin id="515" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_16 "/>
</bind>
</comp>

<comp id="518" class="1005" name="ctx_enckey_addr_1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="1"/>
<pin id="520" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ctx_enckey_addr_1 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_44_i_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="1"/>
<pin id="525" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44_i "/>
</bind>
</comp>

<comp id="528" class="1005" name="ctx_enckey_addr_2_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="1"/>
<pin id="530" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ctx_enckey_addr_2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="buf_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="1"/>
<pin id="535" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="buf13_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="1"/>
<pin id="540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf13_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_i2_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_17_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="553" class="1005" name="i_3_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="0"/>
<pin id="555" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="558" class="1005" name="sbox_addr_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="1"/>
<pin id="560" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_addr "/>
</bind>
</comp>

<comp id="563" class="1005" name="buf_3_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="1"/>
<pin id="565" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_3 "/>
</bind>
</comp>

<comp id="568" class="1005" name="buf13_3_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="1"/>
<pin id="570" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf13_3 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_i8_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i8 "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_18_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="584" class="1005" name="i_4_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="589" class="1005" name="ctx_key_addr_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="1"/>
<pin id="591" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ctx_key_addr_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="buf_5_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_5 "/>
</bind>
</comp>

<comp id="599" class="1005" name="buf13_5_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="1"/>
<pin id="601" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf13_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="87" pin="3"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="106" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="113" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="99" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="99" pin="7"/><net_sink comp="130" pin=4"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="162" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="189"><net_src comp="183" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="199"><net_src comp="193" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="220"><net_src comp="180" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="221"><net_src comp="214" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="231"><net_src comp="190" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="253"><net_src comp="211" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="264"><net_src comp="222" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="173" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="173" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="20" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="173" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="298"><net_src comp="204" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="204" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="204" pin="4"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="322"><net_src comp="304" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="339"><net_src comp="180" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="190" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="99" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="180" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="190" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="341" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="237" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="44" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="237" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="237" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="367" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="214" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="225" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="395"><net_src comp="156" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="211" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="222" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="156" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="270" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="270" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="48" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="270" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="434"><net_src comp="244" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="435"><net_src comp="255" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="130" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="429" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="244" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="255" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="455"><net_src comp="436" pin="2"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="58" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="244" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="255" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="68" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="476"><net_src comp="74" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="481"><net_src comp="277" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="283" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="490"><net_src comp="289" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="495"><net_src comp="80" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="500"><net_src comp="294" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="300" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="507"><net_src comp="501" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="511"><net_src comp="304" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="516"><net_src comp="314" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="521"><net_src comp="106" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="526"><net_src comp="329" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="531"><net_src comp="113" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="536"><net_src comp="347" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="541"><net_src comp="354" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="546"><net_src comp="361" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="367" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="556"><net_src comp="371" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="561"><net_src comp="149" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="566"><net_src comp="390" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="571"><net_src comp="397" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="576"><net_src comp="404" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="410" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="587"><net_src comp="414" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="592"><net_src comp="162" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="597"><net_src comp="442" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="602"><net_src comp="449" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="258" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: aes256_encrypt_ecb : k | {2 3 }
	Port: aes256_encrypt_ecb : p_read | {1 }
	Port: aes256_encrypt_ecb : p_read1 | {1 }
	Port: aes256_encrypt_ecb : sbox | {8 9 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_23 : 2
		tmp_s : 1
		k_addr : 2
		k_load : 3
	State 3
		StgValue_32 : 1
		empty_14 : 1
	State 4
	State 5
		tmp_i : 1
		StgValue_41 : 2
		tmp_16 : 1
		i_2 : 1
		i_2_cast : 2
		tmp_i_16 : 3
		ctx_enckey_addr_1 : 4
		ctx_enckey_load : 5
		tmp_42_i_cast : 2
		tmp_43_i : 3
		tmp_44_i : 3
		ctx_enckey_addr_2 : 4
		ctx_enckey_load_1 : 5
	State 6
		StgValue_58 : 1
		tmp_41_i : 1
		buf_1 : 1
		buf13_1 : 1
		StgValue_65 : 1
		empty_17 : 1
	State 7
	State 8
		tmp_i2 : 1
		StgValue_74 : 2
		tmp_17 : 1
		i_3 : 1
		buf_load_i5_phi : 2
		tmp_40_i : 3
		sbox_addr : 4
		sbox_load : 5
	State 9
		buf_3 : 1
		buf13_3 : 1
		empty_19 : 1
	State 10
	State 11
		tmp_i8 : 1
		StgValue_95 : 2
		tmp_18 : 1
		i_4 : 1
		i_4_cast : 2
		tmp_i9 : 3
		ctx_key_addr_1 : 4
		ctx_key_load : 5
	State 12
		tmp_45_i : 1
		buf_5 : 1
		buf13_5 : 1
		empty_21 : 1
	State 13
		mrv_1 : 1
		StgValue_114 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |  buf_load_i_phi_fu_334  |    0    |    8    |
|          |       buf_1_fu_347      |    0    |    8    |
|          |      buf13_1_fu_354     |    0    |    8    |
|          |  buf_load_i5_phi_fu_377 |    0    |    8    |
|  select  |       buf_3_fu_390      |    0    |    8    |
|          |      buf13_3_fu_397     |    0    |    8    |
|          | buf_load_i13_phi_fu_429 |    0    |    8    |
|          |       buf_5_fu_442      |    0    |    8    |
|          |      buf13_5_fu_449     |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |        i_1_fu_283       |    0    |    15   |
|    add   |        i_2_fu_304       |    0    |    10   |
|          |        i_3_fu_371       |    0    |    10   |
|          |        i_4_fu_414       |    0    |    10   |
|----------|-------------------------|---------|---------|
|          |     tmp_43_i_fu_323     |    0    |    12   |
|    xor   |     tmp_41_i_fu_341     |    0    |    15   |
|          |     tmp_45_i_fu_436     |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_277       |    0    |    11   |
|   icmp   |       tmp_i_fu_294      |    0    |    8    |
|          |      tmp_i2_fu_361      |    0    |    8    |
|          |      tmp_i8_fu_404      |    0    |    8    |
|----------|-------------------------|---------|---------|
|   read   |   p_read_1_read_fu_68   |    0    |    0    |
|          |   p_read_2_read_fu_74   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_s_fu_289      |    0    |    0    |
|          |     tmp_i_16_fu_314     |    0    |    0    |
|   zext   |     tmp_44_i_fu_329     |    0    |    0    |
|          |     tmp_40_i_fu_385     |    0    |    0    |
|          |      tmp_i9_fu_424      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      tmp_16_fu_300      |    0    |    0    |
|   trunc  |      tmp_17_fu_367      |    0    |    0    |
|          |      tmp_18_fu_410      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     i_2_cast_fu_310     |    0    |    0    |
|   sext   |   tmp_42_i_cast_fu_319  |    0    |    0    |
|          |     i_4_cast_fu_420     |    0    |    0    |
|----------|-------------------------|---------|---------|
|insertvalue|        mrv_fu_456       |    0    |    0    |
|          |       mrv_1_fu_462      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   194   |
|----------|-------------------------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|ctx_body_enckey|    0   |   16   |    4   |
|  ctx_body_key |    1   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    1   |   16   |    4   |
+---------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     buf13_1_reg_538     |    8   |
|     buf13_2_reg_222     |    8   |
|     buf13_3_reg_568     |    8   |
|     buf13_4_reg_255     |    8   |
|     buf13_5_reg_599     |    8   |
|       buf1_reg_190      |    8   |
|      buf_1_reg_533      |    8   |
|      buf_2_reg_211      |    8   |
|      buf_3_reg_563      |    8   |
|      buf_4_reg_244      |    8   |
|      buf_5_reg_594      |    8   |
|       buf_reg_180       |    8   |
|ctx_enckey_addr_1_reg_518|    5   |
|ctx_enckey_addr_2_reg_528|    5   |
|  ctx_key_addr_1_reg_589 |    5   |
|       i_1_reg_482       |    6   |
|       i_2_reg_508       |    2   |
|       i_3_reg_553       |    2   |
|       i_4_reg_584       |    2   |
|       i_i1_reg_233      |    2   |
|       i_i7_reg_266      |    2   |
|       i_i_reg_200       |    2   |
|        i_reg_169        |    6   |
|      k_addr_reg_492     |    5   |
|     p_read_1_reg_468    |    8   |
|     p_read_2_reg_473    |    8   |
|    sbox_addr_reg_558    |    8   |
|      tmp_16_reg_501     |    1   |
|      tmp_17_reg_547     |    1   |
|      tmp_18_reg_577     |    1   |
|     tmp_44_i_reg_523    |   64   |
|      tmp_i2_reg_543     |    1   |
|      tmp_i8_reg_573     |    1   |
|     tmp_i_16_reg_513    |   64   |
|      tmp_i_reg_497      |    1   |
|       tmp_reg_478       |    1   |
|      tmp_s_reg_487      |   64   |
+-------------------------+--------+
|          Total          |   363  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_99 |  p0  |   3  |   5  |   15   ||    15   |
|  grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_130 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_156 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  8.4095 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   194  |
|   Memory  |    1   |    -   |   16   |    4   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   363  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   379  |   255  |
+-----------+--------+--------+--------+--------+
