{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693228653193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693228653199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 21:17:33 2023 " "Processing started: Mon Aug 28 21:17:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693228653199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693228653199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hack -c hack " "Command: quartus_map --read_settings_files=on --write_settings_files=off hack -c hack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693228653199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693228653473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693228653473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hack_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file hack_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 hack_tb " "Found entity 1: hack_tb" {  } { { "hack_tb.v" "" { Text "D:/dctime-hack/hack_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228661177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693228661177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hack.v 6 6 " "Found 6 design units, including 6 entities, in source file hack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register1 " "Found entity 1: Register1" {  } { { "registers_and_rams/Register1.v" "" { Text "D:/dctime-hack/registers_and_rams/Register1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228661183 ""} { "Info" "ISGN_ENTITY_NAME" "2 Register16 " "Found entity 2: Register16" {  } { { "registers_and_rams/Register16.v" "" { Text "D:/dctime-hack/registers_and_rams/Register16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228661183 ""} { "Info" "ISGN_ENTITY_NAME" "3 RAM8 " "Found entity 3: RAM8" {  } { { "registers_and_rams/RAM8.v" "" { Text "D:/dctime-hack/registers_and_rams/RAM8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228661183 ""} { "Info" "ISGN_ENTITY_NAME" "4 RAM64 " "Found entity 4: RAM64" {  } { { "registers_and_rams/RAM64.v" "" { Text "D:/dctime-hack/registers_and_rams/RAM64.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228661183 ""} { "Info" "ISGN_ENTITY_NAME" "5 RAM512 " "Found entity 5: RAM512" {  } { { "registers_and_rams/RAM512.v" "" { Text "D:/dctime-hack/registers_and_rams/RAM512.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228661183 ""} { "Info" "ISGN_ENTITY_NAME" "6 hack " "Found entity 6: hack" {  } { { "hack.v" "" { Text "D:/dctime-hack/hack.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228661183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693228661183 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/hack_tb.v " "Can't analyze file -- file output_files/hack_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693228661185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hack " "Elaborating entity \"hack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693228661209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM512 RAM512:ram512 " "Elaborating entity \"RAM512\" for hierarchy \"RAM512:ram512\"" {  } { { "hack.v" "ram512" { Text "D:/dctime-hack/hack.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693228661216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RAM512.v(26) " "Verilog HDL assignment warning at RAM512.v(26): truncated value with size 32 to match size of target (4)" {  } { { "registers_and_rams/RAM512.v" "" { Text "D:/dctime-hack/registers_and_rams/RAM512.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693228661218 "|hack|RAM512:ram512"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM64 RAM512:ram512\|RAM64:RAM64to512\[0\].ram64 " "Elaborating entity \"RAM64\" for hierarchy \"RAM512:ram512\|RAM64:RAM64to512\[0\].ram64\"" {  } { { "registers_and_rams/RAM512.v" "RAM64to512\[0\].ram64" { Text "D:/dctime-hack/registers_and_rams/RAM512.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693228661226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RAM64.v(25) " "Verilog HDL assignment warning at RAM64.v(25): truncated value with size 32 to match size of target (4)" {  } { { "registers_and_rams/RAM64.v" "" { Text "D:/dctime-hack/registers_and_rams/RAM64.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693228661227 "|hack|RAM512:ram512|RAM64:RAM64to512[0].ram64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM8 RAM512:ram512\|RAM64:RAM64to512\[0\].ram64\|RAM8:RAM8to64\[0\].ram8 " "Elaborating entity \"RAM8\" for hierarchy \"RAM512:ram512\|RAM64:RAM64to512\[0\].ram64\|RAM8:RAM8to64\[0\].ram8\"" {  } { { "registers_and_rams/RAM64.v" "RAM8to64\[0\].ram8" { Text "D:/dctime-hack/registers_and_rams/RAM64.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693228661235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RAM8.v(24) " "Verilog HDL assignment warning at RAM8.v(24): truncated value with size 32 to match size of target (4)" {  } { { "registers_and_rams/RAM8.v" "" { Text "D:/dctime-hack/registers_and_rams/RAM8.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693228661236 "|hack|RAM512:ram512|RAM64:RAM64to512[0].ram64|RAM8:RAM8to64[0].ram8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RAM8.v(32) " "Verilog HDL assignment warning at RAM8.v(32): truncated value with size 32 to match size of target (4)" {  } { { "registers_and_rams/RAM8.v" "" { Text "D:/dctime-hack/registers_and_rams/RAM8.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693228661236 "|hack|RAM512:ram512|RAM64:RAM64to512[0].ram64|RAM8:RAM8to64[0].ram8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 RAM512:ram512\|RAM64:RAM64to512\[0\].ram64\|RAM8:RAM8to64\[0\].ram8\|Register16:Register16toRAM8\[0\].register16 " "Elaborating entity \"Register16\" for hierarchy \"RAM512:ram512\|RAM64:RAM64to512\[0\].ram64\|RAM8:RAM8to64\[0\].ram8\|Register16:Register16toRAM8\[0\].register16\"" {  } { { "registers_and_rams/RAM8.v" "Register16toRAM8\[0\].register16" { Text "D:/dctime-hack/registers_and_rams/RAM8.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693228661243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register1 RAM512:ram512\|RAM64:RAM64to512\[0\].ram64\|RAM8:RAM8to64\[0\].ram8\|Register16:Register16toRAM8\[0\].register16\|Register1:Register1to16\[0\].register1 " "Elaborating entity \"Register1\" for hierarchy \"RAM512:ram512\|RAM64:RAM64to512\[0\].ram64\|RAM8:RAM8to64\[0\].ram8\|Register16:Register16toRAM8\[0\].register16\|Register1:Register1to16\[0\].register1\"" {  } { { "registers_and_rams/Register16.v" "Register1to16\[0\].register1" { Text "D:/dctime-hack/registers_and_rams/Register16.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693228661250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693228674469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693228678830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693228678830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14275 " "Implemented 14275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693228679891 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693228679891 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14232 " "Implemented 14232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693228679891 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693228679891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693228679989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 21:17:59 2023 " "Processing ended: Mon Aug 28 21:17:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693228679989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693228679989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693228679989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693228679989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1693228681551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693228681556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 21:18:00 2023 " "Processing started: Mon Aug 28 21:18:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693228681556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693228681556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hack -c hack " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hack -c hack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693228681556 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693228682502 ""}
{ "Info" "0" "" "Project  = hack" {  } {  } 0 0 "Project  = hack" 0 0 "Fitter" 0 0 1693228682502 ""}
{ "Info" "0" "" "Revision = hack" {  } {  } 0 0 "Revision = hack" 0 0 "Fitter" 0 0 1693228682502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1693228682686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1693228682686 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hack EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"hack\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693228682747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693228682784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693228682784 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693228683043 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693228683053 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693228683369 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693228683369 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693228683369 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1693228683369 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/digital_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/digital_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/dctime-hack/" { { 0 { 0 ""} 0 23709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693228683392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/digital_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/digital_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/dctime-hack/" { { 0 { 0 ""} 0 23711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693228683392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/digital_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/digital_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/dctime-hack/" { { 0 { 0 ""} 0 23713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693228683392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/digital_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/digital_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/dctime-hack/" { { 0 { 0 ""} 0 23715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693228683392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/digital_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/digital_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/dctime-hack/" { { 0 { 0 ""} 0 23717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693228683392 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1693228683392 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1693228683399 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hack.sdc " "Synopsys Design Constraints File file not found: 'hack.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693228684602 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693228684603 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1693228684753 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1693228684753 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1693228684756 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693228686429 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693228686450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693228686451 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693228686469 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693228686513 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693228686543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693228686543 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693228686559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693228687899 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1693228687915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693228687915 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr\[10\] " "Node \"addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/digital_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/digital_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1693228688222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr\[11\] " "Node \"addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/digital_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/digital_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1693228688222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr\[9\] " "Node \"addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/digital_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/digital_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1693228688222 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1693228688222 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693228688222 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1693228688235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693228689138 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "8192 6272 register node " "Design contains 8192 blocks of type register node.  However, the device contains only 6272 blocks." {  } { { "d:/digital_design/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/dctime-hack/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, the device contains only %2!d! blocks." 0 0 "Fitter" 0 -1 1693228689483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693228689484 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1693228689484 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1693228693655 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1693228693671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/dctime-hack/output_files/hack.fit.smsg " "Generated suppressed messages file D:/dctime-hack/output_files/hack.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693228694236 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 9 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5391 " "Peak virtual memory: 5391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693228694474 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 28 21:18:14 2023 " "Processing ended: Mon Aug 28 21:18:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693228694474 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693228694474 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693228694474 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693228694474 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693228695204 ""}
