<HTML>
<HEAD><TITLE>Synopsys - Technology Report</TITLE></HEAD>
<BODY text="#000000" bgcolor="#FFFFFF">
<table COLS=2 WIDTH="100%" >
  <tr>
   <td><IMG SRC="./synopsys_logo.gif" ALT="Synopsys"></td>
   <td><div align=right>coreAssembler</div></td>
  </tr>
</table>
<HR WIDTH="100%">
<H1><CENTER>Technology Report</CENTER></H1>
<H3><B>DC Technology Setup</B></H3>
<TABLE BORDER WIDTH="100%" CELLPADDING=1 CELLSPACING=1>
<tr>
<td><B>Parameter<B></td>
<td><B>Value<B></td>
</tr>
<tr>
<td>search_path</td>
<td><PRE>.
/project/linuxlab/synopsys/syncore/libraries/syn
/project/linuxlab/synopsys/syncore/minpower/syn
/project/linuxlab/synopsys/syncore/dw/syn_ver
/project/linuxlab/synopsys/syncore/dw/sim_ver
/project/linuxlab/cadence/vendoers/VTVT/vtvt_tscm180/Synopsys_Libararies/libs</PRE></td>
</tr>
<tr>
<td>target_library</td>
<td><PRE>/project/linuxlab/cadence/vendors/VTVT/vtvt_tsmc180/Synopsys_Libraries/libs/vtvt_tsmc180.db</PRE></td>
</tr>
<tr>
<td>link_library</td>
<td><PRE>*
/project/linuxlab/cadence/vendors/VTVT/vtvt_tsmc180/Synopsys_Libraries/libs/vtvt_tsmc180.db</PRE></td>
</tr>
<tr>
<td>Min timing library</td>
<td><PRE></PRE></td>
</tr>
<tr>
<td>Milkyway Design Library</td>
<td><PRE></PRE></td>
</tr>
<tr>
<td>TechFileFormat</td>
<td><PRE>tf</PRE></td>
</tr>
<tr>
<td>TechFile</td>
<td><PRE></PRE></td>
</tr>
<tr>
<td>CreateMwDesignOptions</td>
<td><PRE></PRE></td>
</tr>
<tr>
<td>MaxTluPlusFile</td>
<td><PRE></PRE></td>
</tr>
<tr>
<td>MinTluPlusFile</td>
<td><PRE></PRE></td>
</tr>
<tr>
<td>Tech2ItfMap</td>
<td><PRE></PRE></td>
</tr>
<tr>
<td>MaxEmulationTluPlus</td>
<td><PRE></PRE></td>
</tr>
<tr>
<td>MinEmulationTluPlus</td>
<td><PRE></PRE></td>
</tr>
<tr>
<td>Milkyway Reference Library</td>
<td><PRE></PRE></td>
</tr>
<tr>
<td>Milkyway Logic 0 Net</td>
<td><PRE>VSS</PRE></td>
</tr>
<tr>
<td>Milkyway Logic 1 Net</td>
<td><PRE>VDD</PRE></td>
</tr>
</TABLE>
<H3><B>DC Setup Variables</B></H3>
<TABLE BORDER=1 WIDTH=100% CELLPADDING=1 CELLSPACING=1>
<TR><TH><B> Variable </B></TH>
<TH><B> Value </B></TH></TR>
<TR><TD> alib_library_analysis_cache </TD>
<TD> ./ </TD>
</TR>
<TR><TD> alib_library_analysis_path </TD>
<TD> ./ </TD>
</TR>
<TR><TD> bus_dimension_separator_style </TD>
<TD> ][ </TD>
</TR>
<TR><TD> bus_naming_style </TD>
<TD> %s[%d] </TD>
</TR>
<TR><TD> compile_seqmap_identify_shift_registers </TD>
<TD> true </TD>
</TR>
<TR><TD> hdl_naming_threshold </TD>
<TD> 20 </TD>
</TR>
<TR><TD> hdlin_enable_presto_for_vhdl </TD>
<TD> true </TD>
</TR>
<TR><TD> hdlin_field_naming_style </TD>
<TD>  </TD>
</TR>
<TR><TD> hdlin_vrlg_std </TD>
<TD> 2005 </TD>
</TR>
<TR><TD> hlo_disable_datapath_optimization </TD>
<TD> false </TD>
</TR>
<TR><TD> mw_design_library </TD>
<TD>  </TD>
</TR>
<TR><TD> mw_logic0_net </TD>
<TD> VSS </TD>
</TR>
<TR><TD> mw_logic1_net </TD>
<TD> VDD </TD>
</TR>
<TR><TD> template_naming_style </TD>
<TD> %s_%p </TD>
</TR>
<TR><TD> template_parameter_style </TD>
<TD> %s%d </TD>
</TR>
<TR><TD> template_separator_style </TD>
<TD> _ </TD>
</TR>
<TR><TD> test_default_scan_style </TD>
<TD> multiplexed_flip_flop </TD>
</TR>
<TR><TD> uniquify_naming_style </TD>
<TD> %s_%d </TD>
</TR>
</TABLE>

<HR WIDTH="100%">
<table COLS=2 WIDTH="100%" >
  <tr>
   <td><IMG SRC="./synopsys_logo.gif" ALT="Synopsys"></td>
   <td><div align=right>coreAssembler</div></td>
  </tr>
</table>
</BODY></HTML>

