

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Wed Nov  1 16:45:07 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  691303951|  691303951|  6.913 sec|  6.913 sec|  691303951|  691303951|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                         |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- TJ_TI                  |  691303950|  691303950|   3072462|          -|          -|   225|        no|
        | + TN                    |    2858568|    2858568|    357321|          -|          -|     8|        no|
        |  ++ NOUT                |     352608|     352608|     11019|          -|          -|    32|        no|
        |   +++ TY                |      11016|      11016|       648|          -|          -|    17|        no|
        |    ++++ TX              |        646|        646|        38|          -|          -|    17|        no|
        | + VITIS_LOOP_141_1      |     204640|     204640|      6395|          -|          -|    32|        no|
        |  ++ VITIS_LOOP_143_2    |       6392|       6392|       376|          -|          -|    17|        no|
        |   +++ VITIS_LOOP_145_3  |        374|        374|        22|          -|          -|    17|        no|
        +-------------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 71
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 46 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 5 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 8 
46 --> 47 71 
47 --> 48 
48 --> 49 46 
49 --> 50 48 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 49 
71 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 72 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 73 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 74 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_26, i32 0, i32 0, void @empty_14, i32 4294967295, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_18, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_17, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_16, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:9]   --->   Operation 79 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:9]   --->   Operation 80 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:9]   --->   Operation 81 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %indvar_flatten" [src/conv2.cpp:30]   --->   Operation 82 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %tj" [src/conv2.cpp:30]   --->   Operation 83 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %ti" [src/conv2.cpp:30]   --->   Operation 84 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TN" [src/conv2.cpp:30]   --->   Operation 85 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [src/conv2.cpp:30]   --->   Operation 86 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %indvar_flatten_load, i8 225" [src/conv2.cpp:30]   --->   Operation 87 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.76ns)   --->   "%add_ln30_1 = add i8 %indvar_flatten_load, i8 1" [src/conv2.cpp:30]   --->   Operation 88 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc78, void %for.end80" [src/conv2.cpp:30]   --->   Operation 89 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%ti_load = load i4 %ti" [src/conv2.cpp:31]   --->   Operation 90 'load' 'ti_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [src/conv2.cpp:30]   --->   Operation 91 'load' 'tj_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %tj_load, i4 1" [src/conv2.cpp:30]   --->   Operation 92 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TJ_TI_str"   --->   Operation 93 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225"   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %ti_load, i4 15" [src/conv2.cpp:31]   --->   Operation 95 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.39ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i4 0, i4 %ti_load" [src/conv2.cpp:30]   --->   Operation 96 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.39ns)   --->   "%select_ln30_1 = select i1 %icmp_ln31, i4 %add_ln30, i4 %tj_load" [src/conv2.cpp:30]   --->   Operation 97 'select' 'select_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %select_ln30_1" [src/conv2.cpp:30]   --->   Operation 98 'zext' 'zext_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl_mid2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30_1, i4 0" [src/conv2.cpp:30]   --->   Operation 99 'bitconcatenate' 'p_shl_mid2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln30, i4 %add_ln30" [src/conv2.cpp:30]   --->   Operation 100 'bitconcatenate' 'tmp_2_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_load, i4 %tj_load" [src/conv2.cpp:30]   --->   Operation 101 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.39ns)   --->   "%select_ln30_2 = select i1 %icmp_ln31, i8 %tmp_2_mid1, i8 %tmp_s" [src/conv2.cpp:30]   --->   Operation 102 'select' 'select_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv2.cpp:31]   --->   Operation 103 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30, i4 0" [src/conv2.cpp:30]   --->   Operation 104 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ti_cast9 = zext i4 %select_ln30" [src/conv2.cpp:30]   --->   Operation 105 'zext' 'ti_cast9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30, i4 %select_ln30" [src/conv2.cpp:30]   --->   Operation 106 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.42ns)   --->   "%br_ln38 = br void %NOUT" [src/conv2.cpp:38]   --->   Operation 107 'br' 'br_ln38' <Predicate = (!icmp_ln30)> <Delay = 0.42>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [src/conv2.cpp:82]   --->   Operation 108 'ret' 'ret_ln82' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tn = phi i4 0, void %for.inc78, i4 %tn_1, void %for.inc72"   --->   Operation 109 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.79ns)   --->   "%icmp_ln38 = icmp_eq  i4 %tn, i4 8" [src/conv2.cpp:38]   --->   Operation 110 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.79ns)   --->   "%tn_1 = add i4 %tn, i4 1" [src/conv2.cpp:38]   --->   Operation 111 'add' 'tn_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %NOUT.split, void %VITIS_LOOP_143_2.i.preheader" [src/conv2.cpp:38]   --->   Operation 112 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i4 %tn" [src/conv2.cpp:41]   --->   Operation 113 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tn0 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln41, i3 0" [src/conv2.cpp:41]   --->   Operation 114 'bitconcatenate' 'tn0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (0.81ns)   --->   "%call_ln51 = call void @load_buffer_tile_c2, i32 %i2, i64 %input_ftmap_read, i32 %w2, i64 %conv2_weights_read, i8 %tmp_3, i8 %select_ln30_2, i6 %tn0, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/conv2.cpp:51]   --->   Operation 115 'call' 'call_ln51' <Predicate = (!icmp_ln38)> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln141 = br void %VITIS_LOOP_143_2.i" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 116 'br' 'br_ln141' <Predicate = (icmp_ln38)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.42>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:38]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [src/conv2.cpp:38]   --->   Operation 118 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln51 = call void @load_buffer_tile_c2, i32 %i2, i64 %input_ftmap_read, i32 %w2, i64 %conv2_weights_read, i8 %tmp_3, i8 %select_ln30_2, i6 %tn0, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/conv2.cpp:51]   --->   Operation 119 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [1/1] (0.42ns)   --->   "%br_ln55 = br void %TY" [src/conv2.cpp:55]   --->   Operation 120 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%nout_1 = phi i6 %add_ln55, void %for.inc69, i6 0, void %NOUT.split" [src/conv2.cpp:55]   --->   Operation 121 'phi' 'nout_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i6 %nout_1" [src/conv2.cpp:55]   --->   Operation 122 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%nout_1_cast = zext i6 %nout_1" [src/conv2.cpp:55]   --->   Operation 123 'zext' 'nout_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %nout_1, i4 0" [src/conv2.cpp:55]   --->   Operation 124 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i10 %tmp_2" [src/conv2.cpp:55]   --->   Operation 125 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.78ns)   --->   "%empty = add i11 %tmp_11_cast, i11 %nout_1_cast" [src/conv2.cpp:55]   --->   Operation 126 'add' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i6 %nout_1, i6 32" [src/conv2.cpp:55]   --->   Operation 127 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.78ns)   --->   "%add_ln55 = add i6 %nout_1, i6 1" [src/conv2.cpp:55]   --->   Operation 128 'add' 'add_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %TY.split, void %for.inc72" [src/conv2.cpp:55]   --->   Operation 129 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_0_addr = getelementptr i32 %weights_buffer_0_0_0, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 130 'getelementptr' 'weights_buffer_0_0_0_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_0_load = load i5 %weights_buffer_0_0_0_addr" [src/conv2.cpp:55]   --->   Operation 131 'load' 'weights_buffer_0_0_0_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_1_addr = getelementptr i32 %weights_buffer_0_0_1, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 132 'getelementptr' 'weights_buffer_0_0_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 133 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_1_load = load i5 %weights_buffer_0_0_1_addr" [src/conv2.cpp:55]   --->   Operation 133 'load' 'weights_buffer_0_0_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_2_addr = getelementptr i32 %weights_buffer_0_0_2, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 134 'getelementptr' 'weights_buffer_0_0_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 135 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_2_load = load i5 %weights_buffer_0_0_2_addr" [src/conv2.cpp:55]   --->   Operation 135 'load' 'weights_buffer_0_0_2_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_3_addr = getelementptr i32 %weights_buffer_0_0_3, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 136 'getelementptr' 'weights_buffer_0_0_3_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 137 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_3_load = load i5 %weights_buffer_0_0_3_addr" [src/conv2.cpp:55]   --->   Operation 137 'load' 'weights_buffer_0_0_3_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_4_addr = getelementptr i32 %weights_buffer_0_0_4, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 138 'getelementptr' 'weights_buffer_0_0_4_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 139 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_4_load = load i5 %weights_buffer_0_0_4_addr" [src/conv2.cpp:55]   --->   Operation 139 'load' 'weights_buffer_0_0_4_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_5_addr = getelementptr i32 %weights_buffer_0_0_5, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 140 'getelementptr' 'weights_buffer_0_0_5_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 141 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_5_load = load i5 %weights_buffer_0_0_5_addr" [src/conv2.cpp:55]   --->   Operation 141 'load' 'weights_buffer_0_0_5_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_6_addr = getelementptr i32 %weights_buffer_0_0_6, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 142 'getelementptr' 'weights_buffer_0_0_6_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 143 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_6_load = load i5 %weights_buffer_0_0_6_addr" [src/conv2.cpp:55]   --->   Operation 143 'load' 'weights_buffer_0_0_6_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_7_addr = getelementptr i32 %weights_buffer_0_0_7, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 144 'getelementptr' 'weights_buffer_0_0_7_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 145 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_7_load = load i5 %weights_buffer_0_0_7_addr" [src/conv2.cpp:55]   --->   Operation 145 'load' 'weights_buffer_0_0_7_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln38 = br void %NOUT" [src/conv2.cpp:38]   --->   Operation 146 'br' 'br_ln38' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:55]   --->   Operation 147 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/conv2.cpp:55]   --->   Operation 148 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_0_load = load i5 %weights_buffer_0_0_0_addr" [src/conv2.cpp:55]   --->   Operation 149 'load' 'weights_buffer_0_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 150 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_1_load = load i5 %weights_buffer_0_0_1_addr" [src/conv2.cpp:55]   --->   Operation 150 'load' 'weights_buffer_0_0_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 151 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_2_load = load i5 %weights_buffer_0_0_2_addr" [src/conv2.cpp:55]   --->   Operation 151 'load' 'weights_buffer_0_0_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 152 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_3_load = load i5 %weights_buffer_0_0_3_addr" [src/conv2.cpp:55]   --->   Operation 152 'load' 'weights_buffer_0_0_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 153 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_4_load = load i5 %weights_buffer_0_0_4_addr" [src/conv2.cpp:55]   --->   Operation 153 'load' 'weights_buffer_0_0_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 154 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_5_load = load i5 %weights_buffer_0_0_5_addr" [src/conv2.cpp:55]   --->   Operation 154 'load' 'weights_buffer_0_0_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 155 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_6_load = load i5 %weights_buffer_0_0_6_addr" [src/conv2.cpp:55]   --->   Operation 155 'load' 'weights_buffer_0_0_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 156 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_7_load = load i5 %weights_buffer_0_0_7_addr" [src/conv2.cpp:55]   --->   Operation 156 'load' 'weights_buffer_0_0_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 157 [1/1] (0.42ns)   --->   "%br_ln58 = br void %TX" [src/conv2.cpp:58]   --->   Operation 157 'br' 'br_ln58' <Predicate = true> <Delay = 0.42>

State 7 <SV = 6> <Delay = 1.62>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%ty_3 = phi i5 %add_ln58, void %for.inc66, i5 0, void %TY.split" [src/conv2.cpp:58]   --->   Operation 158 'phi' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %ty_3" [src/conv2.cpp:73]   --->   Operation 159 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln73_14 = zext i5 %ty_3" [src/conv2.cpp:73]   --->   Operation 160 'zext' 'zext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_3, i4 0" [src/conv2.cpp:73]   --->   Operation 161 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln73_15 = zext i9 %tmp_6" [src/conv2.cpp:73]   --->   Operation 162 'zext' 'zext_ln73_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.77ns)   --->   "%add_ln73 = add i10 %zext_ln73_15, i10 %zext_ln73_14" [src/conv2.cpp:73]   --->   Operation 163 'add' 'add_ln73' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln73_16 = zext i10 %add_ln73" [src/conv2.cpp:73]   --->   Operation 164 'zext' 'zext_ln73_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln73_17 = zext i10 %add_ln73" [src/conv2.cpp:73]   --->   Operation 165 'zext' 'zext_ln73_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.78ns)   --->   "%add_ln73_23 = add i10 %add_ln73, i10 289" [src/conv2.cpp:73]   --->   Operation 166 'add' 'add_ln73_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.79ns)   --->   "%add_ln73_24 = add i11 %zext_ln73_17, i11 578" [src/conv2.cpp:73]   --->   Operation 167 'add' 'add_ln73_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.79ns)   --->   "%add_ln73_25 = add i11 %zext_ln73_17, i11 867" [src/conv2.cpp:73]   --->   Operation 168 'add' 'add_ln73_25' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.79ns)   --->   "%add_ln73_26 = add i11 %zext_ln73_17, i11 1156" [src/conv2.cpp:73]   --->   Operation 169 'add' 'add_ln73_26' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.79ns)   --->   "%add_ln73_27 = add i11 %zext_ln73_17, i11 1445" [src/conv2.cpp:73]   --->   Operation 170 'add' 'add_ln73_27' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.80ns)   --->   "%add_ln73_28 = add i12 %zext_ln73_16, i12 1734" [src/conv2.cpp:73]   --->   Operation 171 'add' 'add_ln73_28' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.80ns)   --->   "%add_ln73_29 = add i12 %zext_ln73_16, i12 2023" [src/conv2.cpp:73]   --->   Operation 172 'add' 'add_ln73_29' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.79ns)   --->   "%empty_87 = add i11 %empty, i11 %zext_ln73" [src/conv2.cpp:55]   --->   Operation 173 'add' 'empty_87' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_87" [src/conv2.cpp:55]   --->   Operation 174 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%empty_88 = trunc i11 %empty_87" [src/conv2.cpp:55]   --->   Operation 175 'trunc' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %empty_88, i4 0" [src/conv2.cpp:55]   --->   Operation 176 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.83ns)   --->   "%empty_89 = add i14 %p_shl3, i14 %p_cast" [src/conv2.cpp:55]   --->   Operation 177 'add' 'empty_89' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.78ns)   --->   "%icmp_ln58 = icmp_eq  i5 %ty_3, i5 17" [src/conv2.cpp:58]   --->   Operation 178 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.78ns)   --->   "%add_ln58 = add i5 %ty_3, i5 1" [src/conv2.cpp:58]   --->   Operation 179 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %TX.split, void %for.inc69" [src/conv2.cpp:58]   --->   Operation 180 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:58]   --->   Operation 181 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [src/conv2.cpp:58]   --->   Operation 182 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.42ns)   --->   "%br_ln59 = br void %KY" [src/conv2.cpp:59]   --->   Operation 183 'br' 'br_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln55 = br void %TY" [src/conv2.cpp:55]   --->   Operation 184 'br' 'br_ln55' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%tx_3 = phi i5 %add_ln59, void %KY.split, i5 0, void %TX.split" [src/conv2.cpp:59]   --->   Operation 185 'phi' 'tx_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln73_18 = zext i5 %tx_3" [src/conv2.cpp:73]   --->   Operation 186 'zext' 'zext_ln73_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln73_19 = zext i5 %tx_3" [src/conv2.cpp:73]   --->   Operation 187 'zext' 'zext_ln73_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln73_20 = zext i5 %tx_3" [src/conv2.cpp:73]   --->   Operation 188 'zext' 'zext_ln73_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln73_21 = zext i5 %tx_3" [src/conv2.cpp:73]   --->   Operation 189 'zext' 'zext_ln73_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.78ns)   --->   "%add_ln73_30 = add i10 %add_ln73, i10 %zext_ln73_21" [src/conv2.cpp:73]   --->   Operation 190 'add' 'add_ln73_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln73_22 = zext i10 %add_ln73_30" [src/conv2.cpp:73]   --->   Operation 191 'zext' 'zext_ln73_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln73_22" [src/conv2.cpp:73]   --->   Operation 192 'getelementptr' 'input_fm_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.78ns)   --->   "%add_ln73_31 = add i10 %add_ln73_23, i10 %zext_ln73_21" [src/conv2.cpp:73]   --->   Operation 193 'add' 'add_ln73_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln73_23 = zext i10 %add_ln73_31" [src/conv2.cpp:73]   --->   Operation 194 'zext' 'zext_ln73_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_289 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln73_23" [src/conv2.cpp:73]   --->   Operation 195 'getelementptr' 'input_fm_buffer_1_addr_289' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.79ns)   --->   "%add_ln73_32 = add i11 %add_ln73_24, i11 %zext_ln73_20" [src/conv2.cpp:73]   --->   Operation 196 'add' 'add_ln73_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln73_24 = zext i11 %add_ln73_32" [src/conv2.cpp:73]   --->   Operation 197 'zext' 'zext_ln73_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_290 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln73_24" [src/conv2.cpp:73]   --->   Operation 198 'getelementptr' 'input_fm_buffer_1_addr_290' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.79ns)   --->   "%add_ln73_33 = add i11 %add_ln73_25, i11 %zext_ln73_20" [src/conv2.cpp:73]   --->   Operation 199 'add' 'add_ln73_33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln73_25 = zext i11 %add_ln73_33" [src/conv2.cpp:73]   --->   Operation 200 'zext' 'zext_ln73_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_291 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln73_25" [src/conv2.cpp:73]   --->   Operation 201 'getelementptr' 'input_fm_buffer_1_addr_291' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.79ns)   --->   "%add_ln73_34 = add i11 %add_ln73_26, i11 %zext_ln73_20" [src/conv2.cpp:73]   --->   Operation 202 'add' 'add_ln73_34' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln73_26 = zext i11 %add_ln73_34" [src/conv2.cpp:73]   --->   Operation 203 'zext' 'zext_ln73_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_292 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln73_26" [src/conv2.cpp:73]   --->   Operation 204 'getelementptr' 'input_fm_buffer_1_addr_292' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.79ns)   --->   "%add_ln73_35 = add i11 %add_ln73_27, i11 %zext_ln73_20" [src/conv2.cpp:73]   --->   Operation 205 'add' 'add_ln73_35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln73_27 = zext i11 %add_ln73_35" [src/conv2.cpp:73]   --->   Operation 206 'zext' 'zext_ln73_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_293 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln73_27" [src/conv2.cpp:73]   --->   Operation 207 'getelementptr' 'input_fm_buffer_1_addr_293' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.80ns)   --->   "%add_ln73_36 = add i12 %add_ln73_28, i12 %zext_ln73_19" [src/conv2.cpp:73]   --->   Operation 208 'add' 'add_ln73_36' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln73_28 = zext i12 %add_ln73_36" [src/conv2.cpp:73]   --->   Operation 209 'zext' 'zext_ln73_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_294 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln73_28" [src/conv2.cpp:73]   --->   Operation 210 'getelementptr' 'input_fm_buffer_1_addr_294' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.80ns)   --->   "%add_ln73_37 = add i12 %add_ln73_29, i12 %zext_ln73_19" [src/conv2.cpp:73]   --->   Operation 211 'add' 'add_ln73_37' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln73_29 = zext i12 %add_ln73_37" [src/conv2.cpp:73]   --->   Operation 212 'zext' 'zext_ln73_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_295 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln73_29" [src/conv2.cpp:73]   --->   Operation 213 'getelementptr' 'input_fm_buffer_1_addr_295' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.83ns)   --->   "%empty_90 = add i14 %empty_89, i14 %zext_ln73_18" [src/conv2.cpp:55]   --->   Operation 214 'add' 'empty_90' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%p_cast140 = zext i14 %empty_90" [src/conv2.cpp:55]   --->   Operation 215 'zext' 'p_cast140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_1 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast140" [src/conv2.cpp:55]   --->   Operation 216 'getelementptr' 'output_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.78ns)   --->   "%icmp_ln59 = icmp_eq  i5 %tx_3, i5 17" [src/conv2.cpp:59]   --->   Operation 217 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.78ns)   --->   "%add_ln59 = add i5 %tx_3, i5 1" [src/conv2.cpp:59]   --->   Operation 218 'add' 'add_ln59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %KY.split, void %for.inc66" [src/conv2.cpp:59]   --->   Operation 219 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load = load i12 %input_fm_buffer_1_addr" [src/conv2.cpp:73]   --->   Operation 220 'load' 'input_fm_buffer_1_load' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_8 : Operation 221 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_1 = load i12 %input_fm_buffer_1_addr_289" [src/conv2.cpp:73]   --->   Operation 221 'load' 'input_fm_buffer_1_load_1' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln58 = br void %TX" [src/conv2.cpp:58]   --->   Operation 222 'br' 'br_ln58' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 223 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load = load i12 %input_fm_buffer_1_addr" [src/conv2.cpp:73]   --->   Operation 223 'load' 'input_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_9 : Operation 224 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_1 = load i12 %input_fm_buffer_1_addr_289" [src/conv2.cpp:73]   --->   Operation 224 'load' 'input_fm_buffer_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_9 : Operation 225 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_2 = load i12 %input_fm_buffer_1_addr_290" [src/conv2.cpp:73]   --->   Operation 225 'load' 'input_fm_buffer_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_9 : Operation 226 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_3 = load i12 %input_fm_buffer_1_addr_291" [src/conv2.cpp:73]   --->   Operation 226 'load' 'input_fm_buffer_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : [1/1] (0.96ns)   --->   Input mux for Operation 227 '%mul = fmul i32 %weights_buffer_0_0_0_load, i32 %input_fm_buffer_1_load'
ST_10 : Operation 227 [3/3] (6.05ns)   --->   "%mul = fmul i32 %weights_buffer_0_0_0_load, i32 %input_fm_buffer_1_load" [src/conv2.cpp:73]   --->   Operation 227 'fmul' 'mul' <Predicate = true> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (0.96ns)   --->   Input mux for Operation 228 '%mul49_1 = fmul i32 %weights_buffer_0_0_1_load, i32 %input_fm_buffer_1_load_1'
ST_10 : Operation 228 [3/3] (6.05ns)   --->   "%mul49_1 = fmul i32 %weights_buffer_0_0_1_load, i32 %input_fm_buffer_1_load_1" [src/conv2.cpp:73]   --->   Operation 228 'fmul' 'mul49_1' <Predicate = true> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_2 = load i12 %input_fm_buffer_1_addr_290" [src/conv2.cpp:73]   --->   Operation 229 'load' 'input_fm_buffer_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_10 : Operation 230 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_3 = load i12 %input_fm_buffer_1_addr_291" [src/conv2.cpp:73]   --->   Operation 230 'load' 'input_fm_buffer_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_10 : Operation 231 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_4 = load i12 %input_fm_buffer_1_addr_292" [src/conv2.cpp:73]   --->   Operation 231 'load' 'input_fm_buffer_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_10 : Operation 232 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_5 = load i12 %input_fm_buffer_1_addr_293" [src/conv2.cpp:73]   --->   Operation 232 'load' 'input_fm_buffer_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 233 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_1 = load i14 %output_fm_buffer_addr_1" [src/conv2.cpp:73]   --->   Operation 233 'load' 'output_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_11 : Operation 234 [2/3] (7.01ns)   --->   "%mul = fmul i32 %weights_buffer_0_0_0_load, i32 %input_fm_buffer_1_load" [src/conv2.cpp:73]   --->   Operation 234 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [2/3] (7.01ns)   --->   "%mul49_1 = fmul i32 %weights_buffer_0_0_1_load, i32 %input_fm_buffer_1_load_1" [src/conv2.cpp:73]   --->   Operation 235 'fmul' 'mul49_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.96ns)   --->   Input mux for Operation 236 '%mul49_2 = fmul i32 %weights_buffer_0_0_2_load, i32 %input_fm_buffer_1_load_2'
ST_11 : Operation 236 [3/3] (6.05ns)   --->   "%mul49_2 = fmul i32 %weights_buffer_0_0_2_load, i32 %input_fm_buffer_1_load_2" [src/conv2.cpp:73]   --->   Operation 236 'fmul' 'mul49_2' <Predicate = true> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.96ns)   --->   Input mux for Operation 237 '%mul49_3 = fmul i32 %weights_buffer_0_0_3_load, i32 %input_fm_buffer_1_load_3'
ST_11 : Operation 237 [3/3] (6.05ns)   --->   "%mul49_3 = fmul i32 %weights_buffer_0_0_3_load, i32 %input_fm_buffer_1_load_3" [src/conv2.cpp:73]   --->   Operation 237 'fmul' 'mul49_3' <Predicate = true> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_4 = load i12 %input_fm_buffer_1_addr_292" [src/conv2.cpp:73]   --->   Operation 238 'load' 'input_fm_buffer_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_11 : Operation 239 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_5 = load i12 %input_fm_buffer_1_addr_293" [src/conv2.cpp:73]   --->   Operation 239 'load' 'input_fm_buffer_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_11 : Operation 240 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_6 = load i12 %input_fm_buffer_1_addr_294" [src/conv2.cpp:73]   --->   Operation 240 'load' 'input_fm_buffer_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_11 : Operation 241 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_7 = load i12 %input_fm_buffer_1_addr_295" [src/conv2.cpp:73]   --->   Operation 241 'load' 'input_fm_buffer_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 242 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_1 = load i14 %output_fm_buffer_addr_1" [src/conv2.cpp:73]   --->   Operation 242 'load' 'output_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_12 : Operation 243 [1/3] (7.01ns)   --->   "%mul = fmul i32 %weights_buffer_0_0_0_load, i32 %input_fm_buffer_1_load" [src/conv2.cpp:73]   --->   Operation 243 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [1/3] (7.01ns)   --->   "%mul49_1 = fmul i32 %weights_buffer_0_0_1_load, i32 %input_fm_buffer_1_load_1" [src/conv2.cpp:73]   --->   Operation 244 'fmul' 'mul49_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [2/3] (7.01ns)   --->   "%mul49_2 = fmul i32 %weights_buffer_0_0_2_load, i32 %input_fm_buffer_1_load_2" [src/conv2.cpp:73]   --->   Operation 245 'fmul' 'mul49_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [2/3] (7.01ns)   --->   "%mul49_3 = fmul i32 %weights_buffer_0_0_3_load, i32 %input_fm_buffer_1_load_3" [src/conv2.cpp:73]   --->   Operation 246 'fmul' 'mul49_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.96ns)   --->   Input mux for Operation 247 '%mul49_4 = fmul i32 %weights_buffer_0_0_4_load, i32 %input_fm_buffer_1_load_4'
ST_12 : Operation 247 [3/3] (6.05ns)   --->   "%mul49_4 = fmul i32 %weights_buffer_0_0_4_load, i32 %input_fm_buffer_1_load_4" [src/conv2.cpp:73]   --->   Operation 247 'fmul' 'mul49_4' <Predicate = true> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.96ns)   --->   Input mux for Operation 248 '%mul49_5 = fmul i32 %weights_buffer_0_0_5_load, i32 %input_fm_buffer_1_load_5'
ST_12 : Operation 248 [3/3] (6.05ns)   --->   "%mul49_5 = fmul i32 %weights_buffer_0_0_5_load, i32 %input_fm_buffer_1_load_5" [src/conv2.cpp:73]   --->   Operation 248 'fmul' 'mul49_5' <Predicate = true> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_6 = load i12 %input_fm_buffer_1_addr_294" [src/conv2.cpp:73]   --->   Operation 249 'load' 'input_fm_buffer_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_12 : Operation 250 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_7 = load i12 %input_fm_buffer_1_addr_295" [src/conv2.cpp:73]   --->   Operation 250 'load' 'input_fm_buffer_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : [1/1] (0.80ns)   --->   Input mux for Operation 251 '%add = fadd i32 %output_fm_buffer_load_1, i32 %mul'
ST_13 : Operation 251 [4/4] (5.62ns)   --->   "%add = fadd i32 %output_fm_buffer_load_1, i32 %mul" [src/conv2.cpp:73]   --->   Operation 251 'fadd' 'add' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [1/3] (7.01ns)   --->   "%mul49_2 = fmul i32 %weights_buffer_0_0_2_load, i32 %input_fm_buffer_1_load_2" [src/conv2.cpp:73]   --->   Operation 252 'fmul' 'mul49_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 253 [1/3] (7.01ns)   --->   "%mul49_3 = fmul i32 %weights_buffer_0_0_3_load, i32 %input_fm_buffer_1_load_3" [src/conv2.cpp:73]   --->   Operation 253 'fmul' 'mul49_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 254 [2/3] (7.01ns)   --->   "%mul49_4 = fmul i32 %weights_buffer_0_0_4_load, i32 %input_fm_buffer_1_load_4" [src/conv2.cpp:73]   --->   Operation 254 'fmul' 'mul49_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 255 [2/3] (7.01ns)   --->   "%mul49_5 = fmul i32 %weights_buffer_0_0_5_load, i32 %input_fm_buffer_1_load_5" [src/conv2.cpp:73]   --->   Operation 255 'fmul' 'mul49_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (0.96ns)   --->   Input mux for Operation 256 '%mul49_6 = fmul i32 %weights_buffer_0_0_6_load, i32 %input_fm_buffer_1_load_6'
ST_13 : Operation 256 [3/3] (6.05ns)   --->   "%mul49_6 = fmul i32 %weights_buffer_0_0_6_load, i32 %input_fm_buffer_1_load_6" [src/conv2.cpp:73]   --->   Operation 256 'fmul' 'mul49_6' <Predicate = true> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (0.96ns)   --->   Input mux for Operation 257 '%mul49_7 = fmul i32 %weights_buffer_0_0_7_load, i32 %input_fm_buffer_1_load_7'
ST_13 : Operation 257 [3/3] (6.05ns)   --->   "%mul49_7 = fmul i32 %weights_buffer_0_0_7_load, i32 %input_fm_buffer_1_load_7" [src/conv2.cpp:73]   --->   Operation 257 'fmul' 'mul49_7' <Predicate = true> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 258 [3/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load_1, i32 %mul" [src/conv2.cpp:73]   --->   Operation 258 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [1/3] (7.01ns)   --->   "%mul49_4 = fmul i32 %weights_buffer_0_0_4_load, i32 %input_fm_buffer_1_load_4" [src/conv2.cpp:73]   --->   Operation 259 'fmul' 'mul49_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 260 [1/3] (7.01ns)   --->   "%mul49_5 = fmul i32 %weights_buffer_0_0_5_load, i32 %input_fm_buffer_1_load_5" [src/conv2.cpp:73]   --->   Operation 260 'fmul' 'mul49_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 261 [2/3] (7.01ns)   --->   "%mul49_6 = fmul i32 %weights_buffer_0_0_6_load, i32 %input_fm_buffer_1_load_6" [src/conv2.cpp:73]   --->   Operation 261 'fmul' 'mul49_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [2/3] (7.01ns)   --->   "%mul49_7 = fmul i32 %weights_buffer_0_0_7_load, i32 %input_fm_buffer_1_load_7" [src/conv2.cpp:73]   --->   Operation 262 'fmul' 'mul49_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 263 [2/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load_1, i32 %mul" [src/conv2.cpp:73]   --->   Operation 263 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [1/3] (7.01ns)   --->   "%mul49_6 = fmul i32 %weights_buffer_0_0_6_load, i32 %input_fm_buffer_1_load_6" [src/conv2.cpp:73]   --->   Operation 264 'fmul' 'mul49_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/3] (7.01ns)   --->   "%mul49_7 = fmul i32 %weights_buffer_0_0_7_load, i32 %input_fm_buffer_1_load_7" [src/conv2.cpp:73]   --->   Operation 265 'fmul' 'mul49_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 266 [1/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load_1, i32 %mul" [src/conv2.cpp:73]   --->   Operation 266 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : [1/1] (0.80ns)   --->   Input mux for Operation 267 '%add56_1 = fadd i32 %add, i32 %mul49_1'
ST_17 : Operation 267 [4/4] (5.62ns)   --->   "%add56_1 = fadd i32 %add, i32 %mul49_1" [src/conv2.cpp:73]   --->   Operation 267 'fadd' 'add56_1' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 268 [3/4] (6.43ns)   --->   "%add56_1 = fadd i32 %add, i32 %mul49_1" [src/conv2.cpp:73]   --->   Operation 268 'fadd' 'add56_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 269 [2/4] (6.43ns)   --->   "%add56_1 = fadd i32 %add, i32 %mul49_1" [src/conv2.cpp:73]   --->   Operation 269 'fadd' 'add56_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 270 [1/4] (6.43ns)   --->   "%add56_1 = fadd i32 %add, i32 %mul49_1" [src/conv2.cpp:73]   --->   Operation 270 'fadd' 'add56_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : [1/1] (0.80ns)   --->   Input mux for Operation 271 '%add56_2 = fadd i32 %add56_1, i32 %mul49_2'
ST_21 : Operation 271 [4/4] (5.62ns)   --->   "%add56_2 = fadd i32 %add56_1, i32 %mul49_2" [src/conv2.cpp:73]   --->   Operation 271 'fadd' 'add56_2' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 272 [3/4] (6.43ns)   --->   "%add56_2 = fadd i32 %add56_1, i32 %mul49_2" [src/conv2.cpp:73]   --->   Operation 272 'fadd' 'add56_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 273 [2/4] (6.43ns)   --->   "%add56_2 = fadd i32 %add56_1, i32 %mul49_2" [src/conv2.cpp:73]   --->   Operation 273 'fadd' 'add56_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 274 [1/4] (6.43ns)   --->   "%add56_2 = fadd i32 %add56_1, i32 %mul49_2" [src/conv2.cpp:73]   --->   Operation 274 'fadd' 'add56_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : [1/1] (0.80ns)   --->   Input mux for Operation 275 '%add56_3 = fadd i32 %add56_2, i32 %mul49_3'
ST_25 : Operation 275 [4/4] (5.62ns)   --->   "%add56_3 = fadd i32 %add56_2, i32 %mul49_3" [src/conv2.cpp:73]   --->   Operation 275 'fadd' 'add56_3' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 276 [3/4] (6.43ns)   --->   "%add56_3 = fadd i32 %add56_2, i32 %mul49_3" [src/conv2.cpp:73]   --->   Operation 276 'fadd' 'add56_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 277 [2/4] (6.43ns)   --->   "%add56_3 = fadd i32 %add56_2, i32 %mul49_3" [src/conv2.cpp:73]   --->   Operation 277 'fadd' 'add56_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 278 [1/4] (6.43ns)   --->   "%add56_3 = fadd i32 %add56_2, i32 %mul49_3" [src/conv2.cpp:73]   --->   Operation 278 'fadd' 'add56_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : [1/1] (0.80ns)   --->   Input mux for Operation 279 '%add56_4 = fadd i32 %add56_3, i32 %mul49_4'
ST_29 : Operation 279 [4/4] (5.62ns)   --->   "%add56_4 = fadd i32 %add56_3, i32 %mul49_4" [src/conv2.cpp:73]   --->   Operation 279 'fadd' 'add56_4' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 280 [3/4] (6.43ns)   --->   "%add56_4 = fadd i32 %add56_3, i32 %mul49_4" [src/conv2.cpp:73]   --->   Operation 280 'fadd' 'add56_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 281 [2/4] (6.43ns)   --->   "%add56_4 = fadd i32 %add56_3, i32 %mul49_4" [src/conv2.cpp:73]   --->   Operation 281 'fadd' 'add56_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 282 [1/4] (6.43ns)   --->   "%add56_4 = fadd i32 %add56_3, i32 %mul49_4" [src/conv2.cpp:73]   --->   Operation 282 'fadd' 'add56_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : [1/1] (0.80ns)   --->   Input mux for Operation 283 '%add56_5 = fadd i32 %add56_4, i32 %mul49_5'
ST_33 : Operation 283 [4/4] (5.62ns)   --->   "%add56_5 = fadd i32 %add56_4, i32 %mul49_5" [src/conv2.cpp:73]   --->   Operation 283 'fadd' 'add56_5' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 284 [3/4] (6.43ns)   --->   "%add56_5 = fadd i32 %add56_4, i32 %mul49_5" [src/conv2.cpp:73]   --->   Operation 284 'fadd' 'add56_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 285 [2/4] (6.43ns)   --->   "%add56_5 = fadd i32 %add56_4, i32 %mul49_5" [src/conv2.cpp:73]   --->   Operation 285 'fadd' 'add56_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 286 [1/4] (6.43ns)   --->   "%add56_5 = fadd i32 %add56_4, i32 %mul49_5" [src/conv2.cpp:73]   --->   Operation 286 'fadd' 'add56_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : [1/1] (0.80ns)   --->   Input mux for Operation 287 '%add56_6 = fadd i32 %add56_5, i32 %mul49_6'
ST_37 : Operation 287 [4/4] (5.62ns)   --->   "%add56_6 = fadd i32 %add56_5, i32 %mul49_6" [src/conv2.cpp:73]   --->   Operation 287 'fadd' 'add56_6' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 288 [3/4] (6.43ns)   --->   "%add56_6 = fadd i32 %add56_5, i32 %mul49_6" [src/conv2.cpp:73]   --->   Operation 288 'fadd' 'add56_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 289 [2/4] (6.43ns)   --->   "%add56_6 = fadd i32 %add56_5, i32 %mul49_6" [src/conv2.cpp:73]   --->   Operation 289 'fadd' 'add56_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 290 [1/4] (6.43ns)   --->   "%add56_6 = fadd i32 %add56_5, i32 %mul49_6" [src/conv2.cpp:73]   --->   Operation 290 'fadd' 'add56_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : [1/1] (0.80ns)   --->   Input mux for Operation 291 '%add56_7 = fadd i32 %add56_6, i32 %mul49_7'
ST_41 : Operation 291 [4/4] (5.62ns)   --->   "%add56_7 = fadd i32 %add56_6, i32 %mul49_7" [src/conv2.cpp:73]   --->   Operation 291 'fadd' 'add56_7' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 292 [3/4] (6.43ns)   --->   "%add56_7 = fadd i32 %add56_6, i32 %mul49_7" [src/conv2.cpp:73]   --->   Operation 292 'fadd' 'add56_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 293 [2/4] (6.43ns)   --->   "%add56_7 = fadd i32 %add56_6, i32 %mul49_7" [src/conv2.cpp:73]   --->   Operation 293 'fadd' 'add56_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 294 [1/4] (6.43ns)   --->   "%add56_7 = fadd i32 %add56_6, i32 %mul49_7" [src/conv2.cpp:73]   --->   Operation 294 'fadd' 'add56_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.23>
ST_45 : Operation 295 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:59]   --->   Operation 295 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/conv2.cpp:59]   --->   Operation 296 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 297 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %add56_7, i14 %output_fm_buffer_addr_1" [src/conv2.cpp:73]   --->   Operation 297 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_45 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln59 = br void %KY" [src/conv2.cpp:59]   --->   Operation 298 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>

State 46 <SV = 3> <Delay = 1.23>
ST_46 : Operation 299 [1/1] (0.00ns)   --->   "%nout = phi i6 %add_ln141, void %for.inc44.i, i6 0, void %VITIS_LOOP_143_2.i.preheader" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 299 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 300 [1/1] (0.00ns)   --->   "%phi_mul = phi i23 %add_ln141_1, void %for.inc44.i, i23 0, void %VITIS_LOOP_143_2.i.preheader" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 300 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 301 [1/1] (0.92ns)   --->   "%add_ln141_1 = add i23 %phi_mul, i23 260100" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 301 'add' 'add_ln141_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i6 %nout" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 302 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i6 %nout" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 303 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %nout, i4 0" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 304 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln147_5 = zext i10 %tmp_1" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 305 'zext' 'zext_ln147_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 306 [1/1] (0.78ns)   --->   "%add_ln147_5 = add i11 %zext_ln147_5, i11 %zext_ln147" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 306 'add' 'add_ln147_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 307 [1/1] (0.78ns)   --->   "%icmp_ln141 = icmp_eq  i6 %nout, i6 32" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 307 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 308 [1/1] (0.78ns)   --->   "%add_ln141 = add i6 %nout, i6 1" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 308 'add' 'add_ln141' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %VITIS_LOOP_143_2.i.split, void %memset.loop.i.preheader" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 309 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 310 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln141" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 310 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_46 : Operation 311 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 311 'load' 'conv2_biases_load' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i23 %phi_mul" [src/conv2.cpp:143->src/conv2.cpp:80]   --->   Operation 312 'zext' 'zext_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_46 : Operation 313 [1/1] (1.08ns)   --->   "%add_ln147_2 = add i64 %zext_ln143, i64 %output_ftmap_read" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 313 'add' 'add_ln147_2' <Predicate = (!icmp_ln141)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 314 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_1, i32 %output_fm_buffer"   --->   Operation 314 'call' 'call_ln0' <Predicate = (icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 315 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %select_ln30, i4 1" [src/conv2.cpp:31]   --->   Operation 315 'add' 'add_ln31' <Predicate = (icmp_ln141)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 316 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln30_1, i8 %indvar_flatten" [src/conv2.cpp:31]   --->   Operation 316 'store' 'store_ln31' <Predicate = (icmp_ln141)> <Delay = 0.42>
ST_46 : Operation 317 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %select_ln30_1, i4 %tj" [src/conv2.cpp:31]   --->   Operation 317 'store' 'store_ln31' <Predicate = (icmp_ln141)> <Delay = 0.42>
ST_46 : Operation 318 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %ti" [src/conv2.cpp:31]   --->   Operation 318 'store' 'store_ln31' <Predicate = (icmp_ln141)> <Delay = 0.42>

State 47 <SV = 4> <Delay = 1.23>
ST_47 : Operation 319 [1/1] (0.00ns)   --->   "%speclooptripcount_ln141 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 319 'speclooptripcount' 'speclooptripcount_ln141' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 320 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 321 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 321 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 322 [1/1] (0.00ns)   --->   "%empty_91 = bitcast i32 %conv2_biases_load" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 322 'bitcast' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 323 [1/1] (0.42ns)   --->   "%br_ln143 = br void %VITIS_LOOP_145_3.i" [src/conv2.cpp:143->src/conv2.cpp:80]   --->   Operation 323 'br' 'br_ln143' <Predicate = true> <Delay = 0.42>

State 48 <SV = 5> <Delay = 2.42>
ST_48 : Operation 324 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln143, void %for.inc41.i, i5 0, void %VITIS_LOOP_143_2.i.split" [src/conv2.cpp:143->src/conv2.cpp:80]   --->   Operation 324 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln147_6 = zext i5 %ty" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 325 'zext' 'zext_ln147_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 326 [1/1] (0.79ns)   --->   "%add_ln147_6 = add i11 %add_ln147_5, i11 %zext_ln147_6" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 326 'add' 'add_ln147_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln147_7 = zext i11 %add_ln147_6" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 327 'zext' 'zext_ln147_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i11 %add_ln147_6" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 328 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 329 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln147, i4 0" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 329 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 330 [1/1] (0.83ns)   --->   "%add_ln147_7 = add i14 %p_shl6, i14 %zext_ln147_7" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 330 'add' 'add_ln147_7' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 331 [1/1] (0.78ns)   --->   "%icmp_ln143 = icmp_eq  i5 %ty, i5 17" [src/conv2.cpp:143->src/conv2.cpp:80]   --->   Operation 331 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 332 [1/1] (0.78ns)   --->   "%add_ln143 = add i5 %ty, i5 1" [src/conv2.cpp:143->src/conv2.cpp:80]   --->   Operation 332 'add' 'add_ln143' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %VITIS_LOOP_145_3.i.split, void %for.inc44.i" [src/conv2.cpp:143->src/conv2.cpp:80]   --->   Operation 333 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 334 [1/1] (0.00ns)   --->   "%speclooptripcount_ln143 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:143->src/conv2.cpp:80]   --->   Operation 334 'speclooptripcount' 'speclooptripcount_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_48 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv2.cpp:143->src/conv2.cpp:80]   --->   Operation 335 'specloopname' 'specloopname_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_48 : Operation 336 [1/1] (0.78ns)   --->   "%tmp = add i5 %zext_ln30, i5 %ty" [src/conv2.cpp:30]   --->   Operation 336 'add' 'tmp' <Predicate = (!icmp_ln143)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %tmp" [src/conv2.cpp:30]   --->   Operation 337 'zext' 'tmp_cast' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_48 : Operation 338 [1/1] (0.76ns)   --->   "%empty_92 = add i8 %tmp_cast, i8 %p_shl_mid2" [src/conv2.cpp:30]   --->   Operation 338 'add' 'empty_92' <Predicate = (!icmp_ln143)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_92, i10 0" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 339 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_48 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln147_1 = zext i18 %shl_ln" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 340 'zext' 'zext_ln147_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_48 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln147_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_92, i2 0" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 341 'bitconcatenate' 'shl_ln147_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_48 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln147_2 = zext i10 %shl_ln147_1" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 342 'zext' 'zext_ln147_2' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_48 : Operation 343 [1/1] (0.87ns)   --->   "%sub_ln147 = sub i19 %zext_ln147_1, i19 %zext_ln147_2" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 343 'sub' 'sub_ln147' <Predicate = (!icmp_ln143)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 344 [1/1] (0.42ns)   --->   "%br_ln145 = br void %for.body8.i" [src/conv2.cpp:145->src/conv2.cpp:80]   --->   Operation 344 'br' 'br_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.42>
ST_48 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln141 = br void %VITIS_LOOP_143_2.i" [src/conv2.cpp:141->src/conv2.cpp:80]   --->   Operation 345 'br' 'br_ln141' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 49 <SV = 6> <Delay = 3.52>
ST_49 : Operation 346 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln145, void %for.body8.i.split, i5 0, void %VITIS_LOOP_145_3.i.split" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 346 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln147_8 = zext i5 %tx" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 347 'zext' 'zext_ln147_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 348 [1/1] (0.83ns)   --->   "%add_ln147_8 = add i14 %add_ln147_7, i14 %zext_ln147_8" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 348 'add' 'add_ln147_8' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln147_9 = zext i14 %add_ln147_8" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 349 'zext' 'zext_ln147_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 350 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln147_9" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 350 'getelementptr' 'output_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 351 [1/1] (0.78ns)   --->   "%icmp_ln145 = icmp_eq  i5 %tx, i5 17" [src/conv2.cpp:145->src/conv2.cpp:80]   --->   Operation 351 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 352 [1/1] (0.78ns)   --->   "%add_ln145 = add i5 %tx, i5 1" [src/conv2.cpp:145->src/conv2.cpp:80]   --->   Operation 352 'add' 'add_ln145' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %for.body8.i.split, void %for.inc41.i" [src/conv2.cpp:145->src/conv2.cpp:80]   --->   Operation 353 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 354 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 354 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln145)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_49 : Operation 355 [1/1] (0.78ns)   --->   "%add_ln147 = add i5 %ti_cast9, i5 %tx" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 355 'add' 'add_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln147_3 = zext i5 %add_ln147" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 356 'zext' 'zext_ln147_3' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_49 : Operation 357 [1/1] (0.76ns)   --->   "%add_ln147_1 = add i8 %zext_ln147_3, i8 %p_shl1" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 357 'add' 'add_ln147_1' <Predicate = (!icmp_ln145)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln147_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln147_1, i2 0" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 358 'bitconcatenate' 'shl_ln147_2' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_49 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln147_4 = zext i10 %shl_ln147_2" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 359 'zext' 'zext_ln147_4' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_49 : Operation 360 [1/1] (0.88ns)   --->   "%add_ln147_4 = add i19 %sub_ln147, i19 %zext_ln147_4" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 360 'add' 'add_ln147_4' <Predicate = (!icmp_ln145)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i19 %add_ln147_4" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 361 'sext' 'sext_ln147_1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_49 : Operation 362 [1/1] (1.08ns)   --->   "%add_ln147_3 = add i64 %sext_ln147_1, i64 %add_ln147_2" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 362 'add' 'add_ln147_3' <Predicate = (!icmp_ln145)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln147_3, i32 2, i32 63" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 363 'partselect' 'trunc_ln' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_49 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i62 %trunc_ln" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 364 'sext' 'sext_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_49 : Operation 365 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln147" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 365 'getelementptr' 'i3_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_49 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_145_3.i" [src/conv2.cpp:143->src/conv2.cpp:80]   --->   Operation 366 'br' 'br_ln143' <Predicate = (icmp_ln145)> <Delay = 0.00>

State 50 <SV = 7> <Delay = 7.30>
ST_50 : Operation 367 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 367 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_50 : Operation 368 [8/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 368 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 8> <Delay = 7.30>
ST_51 : [1/1] (0.80ns)   --->   Input mux for Operation 369 '%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_91'
ST_51 : Operation 369 [4/4] (5.62ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_91" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 369 'fadd' 'add_i' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 370 [7/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 370 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 9> <Delay = 7.30>
ST_52 : Operation 371 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_91" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 371 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 372 [6/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 372 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 10> <Delay = 7.30>
ST_53 : Operation 373 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_91" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 373 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 374 [5/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 374 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 11> <Delay = 7.30>
ST_54 : Operation 375 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_91" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 375 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 376 [4/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 376 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 12> <Delay = 7.30>
ST_55 : Operation 377 [3/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 377 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 13> <Delay = 7.30>
ST_56 : Operation 378 [2/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 378 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 14> <Delay = 7.30>
ST_57 : Operation 379 [1/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 379 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 15> <Delay = 7.30>
ST_58 : Operation 380 [1/1] (7.30ns)   --->   "%i3_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i3_addr" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 380 'read' 'i3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 16> <Delay = 7.30>
ST_59 : Operation 381 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i32 %i3_addr_read" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 381 'bitcast' 'bitcast_ln147' <Predicate = true> <Delay = 0.00>
ST_59 : [1/1] (0.80ns)   --->   Input mux for Operation 382 '%add23_i = fadd i32 %bitcast_ln147, i32 %add_i'
ST_59 : Operation 382 [4/4] (5.62ns)   --->   "%add23_i = fadd i32 %bitcast_ln147, i32 %add_i" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 382 'fadd' 'add23_i' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 383 [1/1] (7.30ns)   --->   "%i3_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 383 'writereq' 'i3_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 17> <Delay = 6.43>
ST_60 : Operation 384 [3/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln147, i32 %add_i" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 384 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 18> <Delay = 6.43>
ST_61 : Operation 385 [2/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln147, i32 %add_i" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 385 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 19> <Delay = 6.43>
ST_62 : Operation 386 [1/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln147, i32 %add_i" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 386 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 20> <Delay = 2.78>
ST_63 : [1/1] (0.52ns)   --->   Input mux for Operation 387 '%tmp_5 = fcmp_olt  i32 %add23_i, i32 0'
ST_63 : Operation 387 [2/2] (2.25ns)   --->   "%tmp_5 = fcmp_olt  i32 %add23_i, i32 0" [src/conv2.cpp:148->src/conv2.cpp:80]   --->   Operation 387 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.25> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 21> <Delay = 3.23>
ST_64 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln147_1 = bitcast i32 %add23_i" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 388 'bitcast' 'bitcast_ln147_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln147_1, i32 23, i32 30" [src/conv2.cpp:148->src/conv2.cpp:80]   --->   Operation 389 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i32 %bitcast_ln147_1" [src/conv2.cpp:148->src/conv2.cpp:80]   --->   Operation 390 'trunc' 'trunc_ln148' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 391 [1/1] (0.76ns)   --->   "%icmp_ln148 = icmp_ne  i8 %tmp_4, i8 255" [src/conv2.cpp:148->src/conv2.cpp:80]   --->   Operation 391 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 392 [1/1] (0.92ns)   --->   "%icmp_ln148_1 = icmp_eq  i23 %trunc_ln148, i23 0" [src/conv2.cpp:148->src/conv2.cpp:80]   --->   Operation 392 'icmp' 'icmp_ln148_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln148)   --->   "%or_ln148 = or i1 %icmp_ln148_1, i1 %icmp_ln148" [src/conv2.cpp:148->src/conv2.cpp:80]   --->   Operation 393 'or' 'or_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 394 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_olt  i32 %add23_i, i32 0" [src/conv2.cpp:148->src/conv2.cpp:80]   --->   Operation 394 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln148)   --->   "%and_ln148 = and i1 %or_ln148, i1 %tmp_5" [src/conv2.cpp:148->src/conv2.cpp:80]   --->   Operation 395 'and' 'and_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 396 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln148 = select i1 %and_ln148, i32 0, i32 %bitcast_ln147_1" [src/conv2.cpp:148->src/conv2.cpp:80]   --->   Operation 396 'select' 'select_ln148' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 65 <SV = 22> <Delay = 7.30>
ST_65 : Operation 397 [1/1] (7.30ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %i3_addr, i32 %select_ln148, i4 15" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 397 'write' 'write_ln147' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 23> <Delay = 7.30>
ST_66 : Operation 398 [5/5] (7.30ns)   --->   "%i3_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %i3_addr" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 398 'writeresp' 'i3_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 24> <Delay = 7.30>
ST_67 : Operation 399 [4/5] (7.30ns)   --->   "%i3_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %i3_addr" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 399 'writeresp' 'i3_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 25> <Delay = 7.30>
ST_68 : Operation 400 [3/5] (7.30ns)   --->   "%i3_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %i3_addr" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 400 'writeresp' 'i3_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 26> <Delay = 7.30>
ST_69 : Operation 401 [2/5] (7.30ns)   --->   "%i3_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %i3_addr" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 401 'writeresp' 'i3_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 27> <Delay = 7.30>
ST_70 : Operation 402 [1/1] (0.00ns)   --->   "%speclooptripcount_ln145 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:145->src/conv2.cpp:80]   --->   Operation 402 'speclooptripcount' 'speclooptripcount_ln145' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 403 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv2.cpp:145->src/conv2.cpp:80]   --->   Operation 403 'specloopname' 'specloopname_ln145' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 404 [1/5] (7.30ns)   --->   "%i3_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %i3_addr" [src/conv2.cpp:147->src/conv2.cpp:80]   --->   Operation 404 'writeresp' 'i3_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.body8.i" [src/conv2.cpp:145->src/conv2.cpp:80]   --->   Operation 405 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>

State 71 <SV = 4> <Delay = 0.00>
ST_71 : Operation 406 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_1, i32 %output_fm_buffer"   --->   Operation 406 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TN" [src/conv2.cpp:31]   --->   Operation 407 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [20]  (0.000 ns)
	'store' operation ('store_ln30', src/conv2.cpp:30) of constant 0 on local variable 'indvar_flatten' [28]  (0.427 ns)

 <State 2>: 1.190ns
The critical path consists of the following:
	'load' operation ('ti_load', src/conv2.cpp:31) on local variable 'ti' [38]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv2.cpp:31) [43]  (0.797 ns)
	'select' operation ('select_ln30_2', src/conv2.cpp:30) [50]  (0.393 ns)

 <State 3>: 1.616ns
The critical path consists of the following:
	'phi' operation ('tn') with incoming values : ('tn', src/conv2.cpp:38) [57]  (0.000 ns)
	'call' operation ('call_ln51', src/conv2.cpp:51) to 'load_buffer_tile_c2' [66]  (0.819 ns)
	blocking operation 0.797 ns on control path)

 <State 4>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('nout', src/conv2.cpp:55) with incoming values : ('add_ln55', src/conv2.cpp:55) [69]  (0.427 ns)

 <State 5>: 1.237ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv2.cpp:55) with incoming values : ('add_ln55', src/conv2.cpp:55) [69]  (0.000 ns)
	'getelementptr' operation ('weights_buffer_0_0_0_addr', src/conv2.cpp:55) [81]  (0.000 ns)
	'load' operation ('weights_buffer_0_0_0_load', src/conv2.cpp:55) on array 'weights_buffer_0_0_0' [82]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation ('weights_buffer_0_0_0_load', src/conv2.cpp:55) on array 'weights_buffer_0_0_0' [82]  (1.237 ns)

 <State 7>: 1.629ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:58) with incoming values : ('add_ln58', src/conv2.cpp:58) [99]  (0.000 ns)
	'add' operation ('empty_87', src/conv2.cpp:55) [114]  (0.798 ns)
	'add' operation ('empty_89', src/conv2.cpp:55) [118]  (0.831 ns)

 <State 8>: 2.024ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:59) with incoming values : ('add_ln59', src/conv2.cpp:59) [127]  (0.000 ns)
	'add' operation ('add_ln73_30', src/conv2.cpp:73) [132]  (0.787 ns)
	'getelementptr' operation ('input_fm_buffer_1_addr', src/conv2.cpp:73) [134]  (0.000 ns)
	'load' operation ('input_fm_buffer_1_load', src/conv2.cpp:73) on array 'input_fm_buffer_1' [166]  (1.237 ns)

 <State 9>: 1.237ns
The critical path consists of the following:
	'load' operation ('input_fm_buffer_1_load', src/conv2.cpp:73) on array 'input_fm_buffer_1' [166]  (1.237 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.961 ns)
'fmul' operation ('mul', src/conv2.cpp:73) [167]  (6.055 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:73) [167]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:73) [167]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul49_2', src/conv2.cpp:73) [173]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul49_4', src/conv2.cpp:73) [179]  (7.016 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul49_6', src/conv2.cpp:73) [185]  (7.016 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:73) [168]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.810 ns)
'fadd' operation ('add56_1', src/conv2.cpp:73) [171]  (5.627 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_1', src/conv2.cpp:73) [171]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_1', src/conv2.cpp:73) [171]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_1', src/conv2.cpp:73) [171]  (6.437 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.810 ns)
'fadd' operation ('add56_2', src/conv2.cpp:73) [174]  (5.627 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_2', src/conv2.cpp:73) [174]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_2', src/conv2.cpp:73) [174]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_2', src/conv2.cpp:73) [174]  (6.437 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.810 ns)
'fadd' operation ('add56_3', src/conv2.cpp:73) [177]  (5.627 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_3', src/conv2.cpp:73) [177]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_3', src/conv2.cpp:73) [177]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_3', src/conv2.cpp:73) [177]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.810 ns)
'fadd' operation ('add56_4', src/conv2.cpp:73) [180]  (5.627 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_4', src/conv2.cpp:73) [180]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_4', src/conv2.cpp:73) [180]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_4', src/conv2.cpp:73) [180]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.810 ns)
'fadd' operation ('add56_5', src/conv2.cpp:73) [183]  (5.627 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_5', src/conv2.cpp:73) [183]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_5', src/conv2.cpp:73) [183]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_5', src/conv2.cpp:73) [183]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.810 ns)
'fadd' operation ('add56_6', src/conv2.cpp:73) [186]  (5.627 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_6', src/conv2.cpp:73) [186]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_6', src/conv2.cpp:73) [186]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_6', src/conv2.cpp:73) [186]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.810 ns)
'fadd' operation ('add56_7', src/conv2.cpp:73) [189]  (5.627 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_7', src/conv2.cpp:73) [189]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_7', src/conv2.cpp:73) [189]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_7', src/conv2.cpp:73) [189]  (6.437 ns)

 <State 45>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln73', src/conv2.cpp:73) of variable 'add56_7', src/conv2.cpp:73 on array 'output_fm_buffer' [190]  (1.237 ns)

 <State 46>: 1.237ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv2.cpp:141->src/conv2.cpp:80) with incoming values : ('add_ln141', src/conv2.cpp:141->src/conv2.cpp:80) [201]  (0.000 ns)
	'getelementptr' operation ('conv2_biases_addr', src/conv2.cpp:141->src/conv2.cpp:80) [215]  (0.000 ns)
	'load' operation ('conv2_biases_load', src/conv2.cpp:141->src/conv2.cpp:80) on array 'conv2_biases' [216]  (1.237 ns)

 <State 47>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv2_biases_load', src/conv2.cpp:141->src/conv2.cpp:80) on array 'conv2_biases' [216]  (1.237 ns)

 <State 48>: 2.427ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:143->src/conv2.cpp:80) with incoming values : ('add_ln143', src/conv2.cpp:143->src/conv2.cpp:80) [222]  (0.000 ns)
	'add' operation ('tmp', src/conv2.cpp:30) [235]  (0.789 ns)
	'add' operation ('empty_92', src/conv2.cpp:30) [237]  (0.765 ns)
	'sub' operation ('sub_ln147', src/conv2.cpp:147->src/conv2.cpp:80) [242]  (0.873 ns)

 <State 49>: 3.523ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:147->src/conv2.cpp:80) with incoming values : ('add_ln145', src/conv2.cpp:145->src/conv2.cpp:80) [245]  (0.000 ns)
	'add' operation ('add_ln147', src/conv2.cpp:147->src/conv2.cpp:80) [258]  (0.789 ns)
	'add' operation ('add_ln147_1', src/conv2.cpp:147->src/conv2.cpp:80) [260]  (0.765 ns)
	'add' operation ('add_ln147_4', src/conv2.cpp:147->src/conv2.cpp:80) [263]  (0.884 ns)
	'add' operation ('add_ln147_3', src/conv2.cpp:147->src/conv2.cpp:80) [265]  (1.085 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [269]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [269]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [269]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [269]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [269]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [269]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [269]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [269]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus read operation ('i3_addr_read', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [270]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_addr_req', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [282]  (7.300 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv2.cpp:147->src/conv2.cpp:80) [272]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv2.cpp:147->src/conv2.cpp:80) [272]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv2.cpp:147->src/conv2.cpp:80) [272]  (6.437 ns)

 <State 63>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.525 ns)
'fcmp' operation ('tmp_5', src/conv2.cpp:148->src/conv2.cpp:80) [279]  (2.257 ns)

 <State 64>: 3.231ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', src/conv2.cpp:148->src/conv2.cpp:80) [279]  (2.782 ns)
	'and' operation ('and_ln148', src/conv2.cpp:148->src/conv2.cpp:80) [280]  (0.000 ns)
	'select' operation ('select_ln148', src/conv2.cpp:148->src/conv2.cpp:80) [281]  (0.449 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln147', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [283]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus response operation ('i3_addr_resp', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [284]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus response operation ('i3_addr_resp', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [284]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus response operation ('i3_addr_resp', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [284]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus response operation ('i3_addr_resp', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [284]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus response operation ('i3_addr_resp', src/conv2.cpp:147->src/conv2.cpp:80) on port 'i3' (src/conv2.cpp:147->src/conv2.cpp:80) [284]  (7.300 ns)

 <State 71>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
