Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Apr 25 17:46:36 2025
| Host         : Arif running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file p04_top_timing_summary_routed.rpt -pb p04_top_timing_summary_routed.pb -rpx p04_top_timing_summary_routed.rpx -warn_on_violation
| Design       : p04_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ard_SPI_E_in (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ard_SPI_clk_in (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.503        0.000                      0                   50        0.320        0.000                      0                   50        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
CLK_top  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_top             5.503        0.000                      0                   50        0.320        0.000                      0                   50        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_top
  To Clock:  CLK_top

Setup :            0  Failing Endpoints,  Worst Slack        5.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 p04_7seg/minicounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/SEGMENT7_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.792ns (42.342%)  route 2.440ns (57.658%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  p04_7seg/minicounter_reg[2]/Q
                         net (fo=3, routed)           1.149     6.808    p04_7seg/minicounter_reg[2]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.932 r  p04_7seg/minicounter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.932    p04_7seg/minicounter0_carry_i_7_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.482 r  p04_7seg/minicounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.491    p04_7seg/minicounter0_carry_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  p04_7seg/minicounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    p04_7seg/minicounter0_carry__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 f  p04_7seg/minicounter0_carry__1/CO[1]
                         net (fo=22, routed)          0.457     8.219    p04_7seg/sel
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.329     8.548 r  p04_7seg/SEGMENT4[3]_i_1/O
                         net (fo=6, routed)           0.826     9.374    p04_7seg/SEGMENT4[3]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  p04_7seg/SEGMENT7_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    14.843    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  p04_7seg/SEGMENT7_reg[1]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.877    p04_7seg/SEGMENT7_reg[1]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 p04_7seg/minicounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/SEGMENT7_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.792ns (42.342%)  route 2.440ns (57.658%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  p04_7seg/minicounter_reg[2]/Q
                         net (fo=3, routed)           1.149     6.808    p04_7seg/minicounter_reg[2]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.932 r  p04_7seg/minicounter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.932    p04_7seg/minicounter0_carry_i_7_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.482 r  p04_7seg/minicounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.491    p04_7seg/minicounter0_carry_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  p04_7seg/minicounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    p04_7seg/minicounter0_carry__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 f  p04_7seg/minicounter0_carry__1/CO[1]
                         net (fo=22, routed)          0.457     8.219    p04_7seg/sel
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.329     8.548 r  p04_7seg/SEGMENT4[3]_i_1/O
                         net (fo=6, routed)           0.826     9.374    p04_7seg/SEGMENT4[3]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  p04_7seg/SEGMENT7_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    14.843    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  p04_7seg/SEGMENT7_reg[1]_lopt_replica/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.877    p04_7seg/SEGMENT7_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 p04_7seg/minicounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/minicounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.463ns (41.671%)  route 2.048ns (58.329%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  p04_7seg/minicounter_reg[2]/Q
                         net (fo=3, routed)           1.149     6.808    p04_7seg/minicounter_reg[2]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.932 r  p04_7seg/minicounter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.932    p04_7seg/minicounter0_carry_i_7_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.482 r  p04_7seg/minicounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.491    p04_7seg/minicounter0_carry_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  p04_7seg/minicounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    p04_7seg/minicounter0_carry__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  p04_7seg/minicounter0_carry__1/CO[1]
                         net (fo=22, routed)          0.890     8.652    p04_7seg/sel
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504    14.845    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[0]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.729    14.377    p04_7seg/minicounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 p04_7seg/minicounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/minicounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.463ns (41.671%)  route 2.048ns (58.329%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  p04_7seg/minicounter_reg[2]/Q
                         net (fo=3, routed)           1.149     6.808    p04_7seg/minicounter_reg[2]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.932 r  p04_7seg/minicounter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.932    p04_7seg/minicounter0_carry_i_7_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.482 r  p04_7seg/minicounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.491    p04_7seg/minicounter0_carry_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  p04_7seg/minicounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    p04_7seg/minicounter0_carry__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  p04_7seg/minicounter0_carry__1/CO[1]
                         net (fo=22, routed)          0.890     8.652    p04_7seg/sel
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504    14.845    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[1]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.729    14.377    p04_7seg/minicounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 p04_7seg/minicounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/minicounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.463ns (41.671%)  route 2.048ns (58.329%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  p04_7seg/minicounter_reg[2]/Q
                         net (fo=3, routed)           1.149     6.808    p04_7seg/minicounter_reg[2]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.932 r  p04_7seg/minicounter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.932    p04_7seg/minicounter0_carry_i_7_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.482 r  p04_7seg/minicounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.491    p04_7seg/minicounter0_carry_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  p04_7seg/minicounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    p04_7seg/minicounter0_carry__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  p04_7seg/minicounter0_carry__1/CO[1]
                         net (fo=22, routed)          0.890     8.652    p04_7seg/sel
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504    14.845    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[2]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.729    14.377    p04_7seg/minicounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 p04_7seg/minicounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/minicounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.463ns (41.671%)  route 2.048ns (58.329%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  p04_7seg/minicounter_reg[2]/Q
                         net (fo=3, routed)           1.149     6.808    p04_7seg/minicounter_reg[2]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.932 r  p04_7seg/minicounter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.932    p04_7seg/minicounter0_carry_i_7_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.482 r  p04_7seg/minicounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.491    p04_7seg/minicounter0_carry_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  p04_7seg/minicounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    p04_7seg/minicounter0_carry__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  p04_7seg/minicounter0_carry__1/CO[1]
                         net (fo=22, routed)          0.890     8.652    p04_7seg/sel
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504    14.845    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[3]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.729    14.377    p04_7seg/minicounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 p04_7seg/minicounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/SEGMENT4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.792ns (44.940%)  route 2.196ns (55.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  p04_7seg/minicounter_reg[2]/Q
                         net (fo=3, routed)           1.149     6.808    p04_7seg/minicounter_reg[2]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.932 r  p04_7seg/minicounter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.932    p04_7seg/minicounter0_carry_i_7_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.482 r  p04_7seg/minicounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.491    p04_7seg/minicounter0_carry_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  p04_7seg/minicounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    p04_7seg/minicounter0_carry__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 f  p04_7seg/minicounter0_carry__1/CO[1]
                         net (fo=22, routed)          0.457     8.219    p04_7seg/sel
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.329     8.548 r  p04_7seg/SEGMENT4[3]_i_1/O
                         net (fo=6, routed)           0.581     9.129    p04_7seg/SEGMENT4[3]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  p04_7seg/SEGMENT4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    14.846    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  p04_7seg/SEGMENT4_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.866    p04_7seg/SEGMENT4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 p04_7seg/minicounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/SEGMENT4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.792ns (44.940%)  route 2.196ns (55.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  p04_7seg/minicounter_reg[2]/Q
                         net (fo=3, routed)           1.149     6.808    p04_7seg/minicounter_reg[2]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.932 r  p04_7seg/minicounter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.932    p04_7seg/minicounter0_carry_i_7_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.482 r  p04_7seg/minicounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.491    p04_7seg/minicounter0_carry_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  p04_7seg/minicounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    p04_7seg/minicounter0_carry__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 f  p04_7seg/minicounter0_carry__1/CO[1]
                         net (fo=22, routed)          0.457     8.219    p04_7seg/sel
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.329     8.548 r  p04_7seg/SEGMENT4[3]_i_1/O
                         net (fo=6, routed)           0.581     9.129    p04_7seg/SEGMENT4[3]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  p04_7seg/SEGMENT4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    14.846    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  p04_7seg/SEGMENT4_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.866    p04_7seg/SEGMENT4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 p04_7seg/minicounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/SEGMENT4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.792ns (44.940%)  route 2.196ns (55.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  p04_7seg/minicounter_reg[2]/Q
                         net (fo=3, routed)           1.149     6.808    p04_7seg/minicounter_reg[2]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.932 r  p04_7seg/minicounter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.932    p04_7seg/minicounter0_carry_i_7_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.482 r  p04_7seg/minicounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.491    p04_7seg/minicounter0_carry_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  p04_7seg/minicounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    p04_7seg/minicounter0_carry__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 f  p04_7seg/minicounter0_carry__1/CO[1]
                         net (fo=22, routed)          0.457     8.219    p04_7seg/sel
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.329     8.548 r  p04_7seg/SEGMENT4[3]_i_1/O
                         net (fo=6, routed)           0.581     9.129    p04_7seg/SEGMENT4[3]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  p04_7seg/SEGMENT4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    14.846    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  p04_7seg/SEGMENT4_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.866    p04_7seg/SEGMENT4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 p04_7seg/minicounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/SEGMENT4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.792ns (44.940%)  route 2.196ns (55.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  p04_7seg/minicounter_reg[2]/Q
                         net (fo=3, routed)           1.149     6.808    p04_7seg/minicounter_reg[2]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.932 r  p04_7seg/minicounter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.932    p04_7seg/minicounter0_carry_i_7_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.482 r  p04_7seg/minicounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.491    p04_7seg/minicounter0_carry_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  p04_7seg/minicounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    p04_7seg/minicounter0_carry__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 f  p04_7seg/minicounter0_carry__1/CO[1]
                         net (fo=22, routed)          0.457     8.219    p04_7seg/sel
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.329     8.548 r  p04_7seg/SEGMENT4[3]_i_1/O
                         net (fo=6, routed)           0.581     9.129    p04_7seg/SEGMENT4[3]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  p04_7seg/SEGMENT4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    14.846    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  p04_7seg/SEGMENT4_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.866    p04_7seg/SEGMENT4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 p04_7seg/minicounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/minicounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  p04_7seg/minicounter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.805    p04_7seg/minicounter_reg[0]
    SLICE_X64Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.850 r  p04_7seg/minicounter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.850    p04_7seg/minicounter[0]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.920 r  p04_7seg/minicounter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    p04_7seg/minicounter_reg[0]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    p04_7seg/minicounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 p04_7seg/minicounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/minicounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.279ns (57.076%)  route 0.210ns (42.924%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  p04_7seg/minicounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  p04_7seg/minicounter_reg[12]/Q
                         net (fo=3, routed)           0.210     1.840    p04_7seg/minicounter_reg[12]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.955 r  p04_7seg/minicounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    p04_7seg/minicounter_reg[12]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  p04_7seg/minicounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  p04_7seg/minicounter_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    p04_7seg/minicounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 p04_7seg/minicounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/minicounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.279ns (57.052%)  route 0.210ns (42.948%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.582     1.465    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  p04_7seg/minicounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  p04_7seg/minicounter_reg[4]/Q
                         net (fo=3, routed)           0.210     1.839    p04_7seg/minicounter_reg[4]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  p04_7seg/minicounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    p04_7seg/minicounter_reg[4]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  p04_7seg/minicounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     1.977    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  p04_7seg/minicounter_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    p04_7seg/minicounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 p04_7seg/minicounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/minicounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.181%)  route 0.175ns (35.819%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  p04_7seg/minicounter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.805    p04_7seg/minicounter_reg[0]
    SLICE_X64Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.850 r  p04_7seg/minicounter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.850    p04_7seg/minicounter[0]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.955 r  p04_7seg/minicounter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.955    p04_7seg/minicounter_reg[0]_i_1_n_6
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  p04_7seg/minicounter_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    p04_7seg/minicounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 p04_7seg/minicounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/minicounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.279ns (56.932%)  route 0.211ns (43.068%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  p04_7seg/minicounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  p04_7seg/minicounter_reg[16]/Q
                         net (fo=2, routed)           0.211     1.843    p04_7seg/minicounter_reg[16]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.958 r  p04_7seg/minicounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    p04_7seg/minicounter_reg[16]_i_1_n_7
    SLICE_X64Y27         FDRE                                         r  p04_7seg/minicounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.980    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  p04_7seg/minicounter_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    p04_7seg/minicounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 p04_7seg/minicounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/minicounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.314ns (59.944%)  route 0.210ns (40.056%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  p04_7seg/minicounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  p04_7seg/minicounter_reg[12]/Q
                         net (fo=3, routed)           0.210     1.840    p04_7seg/minicounter_reg[12]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.990 r  p04_7seg/minicounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    p04_7seg/minicounter_reg[12]_i_1_n_6
    SLICE_X64Y26         FDRE                                         r  p04_7seg/minicounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  p04_7seg/minicounter_reg[13]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    p04_7seg/minicounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 p04_7seg/minicounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/minicounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.314ns (59.920%)  route 0.210ns (40.080%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.582     1.465    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  p04_7seg/minicounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  p04_7seg/minicounter_reg[4]/Q
                         net (fo=3, routed)           0.210     1.839    p04_7seg/minicounter_reg[4]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.989 r  p04_7seg/minicounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.989    p04_7seg/minicounter_reg[4]_i_1_n_6
    SLICE_X64Y24         FDRE                                         r  p04_7seg/minicounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     1.977    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  p04_7seg/minicounter_reg[5]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    p04_7seg/minicounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 p04_7seg/minicounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/minicounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.314ns (59.803%)  route 0.211ns (40.197%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  p04_7seg/minicounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  p04_7seg/minicounter_reg[16]/Q
                         net (fo=2, routed)           0.211     1.843    p04_7seg/minicounter_reg[16]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.993 r  p04_7seg/minicounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.993    p04_7seg/minicounter_reg[16]_i_1_n_6
    SLICE_X64Y27         FDRE                                         r  p04_7seg/minicounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.980    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  p04_7seg/minicounter_reg[17]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    p04_7seg/minicounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 p04_7seg/sevenouter4index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/SEGMENT4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.225ns (43.971%)  route 0.287ns (56.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  p04_7seg/sevenouter4index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  p04_7seg/sevenouter4index_reg[1]/Q
                         net (fo=5, routed)           0.287     1.883    p04_7seg/sevenouter4index_reg[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.097     1.980 r  p04_7seg/SEGMENT4[2]_i_1/O
                         net (fo=1, routed)           0.000     1.980    p04_7seg/SEGMENT4[2]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  p04_7seg/SEGMENT4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.980    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  p04_7seg/SEGMENT4_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.107     1.588    p04_7seg/SEGMENT4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 p04_7seg/sevenouter4index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p04_7seg/SEGMENT4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.226ns (44.080%)  route 0.287ns (55.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  p04_7seg/sevenouter4index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  p04_7seg/sevenouter4index_reg[1]/Q
                         net (fo=5, routed)           0.287     1.883    p04_7seg/sevenouter4index_reg[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.098     1.981 r  p04_7seg/SEGMENT4[3]_i_2/O
                         net (fo=1, routed)           0.000     1.981    p04_7seg/SEGMENT4[3]_i_2_n_0
    SLICE_X65Y27         FDRE                                         r  p04_7seg/SEGMENT4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.980    p04_7seg/CLK_top_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  p04_7seg/SEGMENT4_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.107     1.588    p04_7seg/SEGMENT4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.393    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_top
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_top }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_top_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   p04_7seg/SEGMENT4_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   p04_7seg/SEGMENT4_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   p04_7seg/SEGMENT4_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   p04_7seg/SEGMENT4_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   p04_7seg/SEGMENT7_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   p04_7seg/SEGMENT7_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   p04_7seg/minicounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   p04_7seg/minicounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   p04_7seg/minicounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   p04_7seg/SEGMENT4_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   p04_7seg/SEGMENT4_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   p04_7seg/SEGMENT4_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   p04_7seg/SEGMENT4_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   p04_7seg/SEGMENT7_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   p04_7seg/SEGMENT7_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   p04_7seg/minicounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   p04_7seg/minicounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   p04_7seg/minicounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   p04_7seg/minicounter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   p04_7seg/SEGMENT4_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   p04_7seg/SEGMENT4_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   p04_7seg/SEGMENT4_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   p04_7seg/SEGMENT4_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   p04_7seg/SEGMENT7_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   p04_7seg/SEGMENT7_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   p04_7seg/minicounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   p04_7seg/minicounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   p04_7seg/minicounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   p04_7seg/minicounter_reg[12]/C



