# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../divisor.srcs/sources_1/new/shift_register.vhd" \
"../../../../divisor.srcs/sources_1/new/data_path.vhd" \
"../../../../divisor.srcs/sim_1/new/datapath_tb.vhd" \

# Do not sort compile order
nosort
