Classic Timing Analyzer report for Csc21100_Full_adder_4bit
Fri Sep 08 11:51:58 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                    ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.950 ns   ; cin  ; sum4[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 12.950 ns       ; cin   ; sum4[3] ;
; N/A   ; None              ; 12.752 ns       ; cin   ; cout4   ;
; N/A   ; None              ; 12.573 ns       ; cin   ; sum4[2] ;
; N/A   ; None              ; 12.192 ns       ; cin   ; sum4[1] ;
; N/A   ; None              ; 8.293 ns        ; b4[0] ; sum4[3] ;
; N/A   ; None              ; 8.095 ns        ; b4[0] ; cout4   ;
; N/A   ; None              ; 8.003 ns        ; a4[0] ; sum4[3] ;
; N/A   ; None              ; 7.916 ns        ; b4[0] ; sum4[2] ;
; N/A   ; None              ; 7.805 ns        ; a4[0] ; cout4   ;
; N/A   ; None              ; 7.626 ns        ; a4[0] ; sum4[2] ;
; N/A   ; None              ; 7.568 ns        ; a4[1] ; sum4[3] ;
; N/A   ; None              ; 7.535 ns        ; b4[0] ; sum4[1] ;
; N/A   ; None              ; 7.459 ns        ; b4[1] ; sum4[3] ;
; N/A   ; None              ; 7.370 ns        ; a4[1] ; cout4   ;
; N/A   ; None              ; 7.298 ns        ; b4[3] ; sum4[3] ;
; N/A   ; None              ; 7.261 ns        ; b4[1] ; cout4   ;
; N/A   ; None              ; 7.245 ns        ; a4[0] ; sum4[1] ;
; N/A   ; None              ; 7.191 ns        ; a4[1] ; sum4[2] ;
; N/A   ; None              ; 7.102 ns        ; b4[3] ; cout4   ;
; N/A   ; None              ; 7.082 ns        ; b4[1] ; sum4[2] ;
; N/A   ; None              ; 6.982 ns        ; a4[2] ; sum4[3] ;
; N/A   ; None              ; 6.942 ns        ; b4[2] ; sum4[3] ;
; N/A   ; None              ; 6.851 ns        ; b4[0] ; sum4[0] ;
; N/A   ; None              ; 6.810 ns        ; a4[1] ; sum4[1] ;
; N/A   ; None              ; 6.784 ns        ; a4[2] ; cout4   ;
; N/A   ; None              ; 6.744 ns        ; b4[2] ; cout4   ;
; N/A   ; None              ; 6.706 ns        ; b4[1] ; sum4[1] ;
; N/A   ; None              ; 6.605 ns        ; a4[2] ; sum4[2] ;
; N/A   ; None              ; 6.599 ns        ; a4[3] ; sum4[3] ;
; N/A   ; None              ; 6.566 ns        ; b4[2] ; sum4[2] ;
; N/A   ; None              ; 6.537 ns        ; a4[0] ; sum4[0] ;
; N/A   ; None              ; 6.393 ns        ; a4[3] ; cout4   ;
+-------+-------------------+-----------------+-------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Sep 08 11:51:58 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Csc21100_Full_adder_4bit -c Csc21100_Full_adder_4bit --timing_analysis_only
Info: Longest tpd from source pin "cin" to destination pin "sum4[3]" is 12.950 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 7; PIN Node = 'cin'
    Info: 2: + IC(6.520 ns) + CELL(0.416 ns) = 7.788 ns; Loc. = LCCOMB_X60_Y4_N24; Fanout = 2; COMB Node = 'Csc21100_Full_adder_4bit:inst|Csc21100_Full_adder:Full_adder_4bit0|cout1~0'
    Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 8.495 ns; Loc. = LCCOMB_X60_Y4_N2; Fanout = 2; COMB Node = 'Csc21100_Full_adder_4bit:inst|Csc21100_Full_adder:Full_adder_4bit1|cout1~0'
    Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 8.892 ns; Loc. = LCCOMB_X60_Y4_N12; Fanout = 2; COMB Node = 'Csc21100_Full_adder_4bit:inst|Csc21100_Full_adder:Full_adder_4bit2|cout1~0'
    Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 9.288 ns; Loc. = LCCOMB_X60_Y4_N0; Fanout = 1; COMB Node = 'Csc21100_Full_adder_4bit:inst|Csc21100_Full_adder:Full_adder_4bit3|Csc21100_Half_adder:Full_adder1|sum~0'
    Info: 6: + IC(0.874 ns) + CELL(2.788 ns) = 12.950 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'sum4[3]'
    Info: Total cell delay = 4.794 ns ( 37.02 % )
    Info: Total interconnect delay = 8.156 ns ( 62.98 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Fri Sep 08 11:51:58 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


