_input_inc
{
  STRUCT inc_spec_PLL_input
  {
      int tx_pll;
      int ty_pll;
      string port_name_pll;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };
  STRUCT inc_spec_PLL_input inc_PLL_input_spec[] = 
  {
  //tx_pll      ty    port_name_pll      port_name_con       device_name_con         tx_con  ty_con
      {18,    47,    "CLK_IN0[0]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_IN0[1]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_IN0[2]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_IN0[3]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_IN0[6]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_IN0[7]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_IN0[8]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_IN0[9]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_IN0[10]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_IN0[11]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_IN1[0]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_IN1[1]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_IN1[2]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_IN1[3]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_IN1[6]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_IN1[7]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_IN1[8]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_IN1[9]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_IN1[10]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_IN1[11]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_FB[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_FB[1]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_FB[4]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_FB[5]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_FB[6]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_FB[7]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "LOCK_CAS",    "LOCK",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_CAS",    "CLK_OUT4_CAS",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN0[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN0[1]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN0[2]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN0[3]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN0[4]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN0[5]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN0[6]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN0[8]",    "CLK_OUT2",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN0[9]",    "CLK_OUT4",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN0[10]",    "CLK_OUT2",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN0[11]",    "CLK_OUT4",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN0[12]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN0[13]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN0[14]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN1[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN1[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN1[2]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN1[3]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN1[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN1[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN1[6]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN1[8]",    "CLK_OUT2",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN1[9]",    "CLK_OUT4",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN1[10]",    "CLK_OUT2",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN1[11]",    "CLK_OUT4",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN1[12]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN1[13]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN1[14]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN2[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN2[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN2[2]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN2[3]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN2[4]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN2[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN2[7]",    "CLK_OUT0",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN2[8]",    "CLK_OUT3",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN2[9]",    "CLK_OUT4",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN2[10]",    "CLK_OUT1",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN2[11]",    "CLK_OUT2",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN2[12]",    "CLK_OUT4",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN2[13]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN2[14]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN3[0]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN3[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN3[2]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN3[3]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN3[4]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN3[6]",    "CLK_OUT0",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN3[7]",    "CLK_OUT1",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN3[8]",    "CLK_OUT3",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN3[9]",    "CLK_OUT1",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN3[10]",    "CLK_OUT3",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN3[11]",    "CLK_OUT4",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN3[12]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN3[13]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN3[14]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN4[0]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN4[1]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN4[2]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN4[3]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN4[4]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN4[6]",    "CLK_OUT0",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN4[7]",    "CLK_OUT1",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN4[8]",    "CLK_OUT3",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN4[9]",    "CLK_OUT1",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN4[10]",    "CLK_OUT3",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN4[11]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN4[12]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN4[13]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN4[14]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN5[0]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN5[1]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN5[2]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN5[3]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN5[4]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN5[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN5[7]",    "CLK_OUT1",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN5[8]",    "CLK_OUT2",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN5[9]",    "CLK_OUT3",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN5[10]",    "CLK_OUT0",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN5[11]",    "CLK_OUT1",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN5[12]",    "CLK_OUT3",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN5[13]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN5[14]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN6[0]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN6[1]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN6[2]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN6[3]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN6[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN6[5]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN6[7]",    "CLK_OUT1",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN6[8]",    "CLK_OUT2",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN6[9]",    "CLK_OUT0",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN6[10]",    "CLK_OUT2",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN6[11]",    "CLK_OUT3",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN6[12]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN6[13]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN6[14]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN7[0]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN7[1]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN7[2]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN7[3]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    46},
      {18,    47,    "CLK_PREGM_IN7[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN7[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    46},
      {18,    47,    "CLK_PREGM_IN7[7]",    "CLK_OUT1",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN7[8]",    "CLK_OUT2",    "PLL_TILE",    18,    42},
      {18,    47,    "CLK_PREGM_IN7[9]",    "CLK_OUT0",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN7[10]",    "CLK_OUT2",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN7[11]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN7[12]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN7[13]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_PREGM_IN7[14]",    "TIEHI",    "PLL_TILE",    18,    47},
      {18,    47,    "CLK_USCM[29]",    "CLK_USCM_T[14]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[28]",    "CLK_USCM_T[13]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[27]",    "CLK_USCM_T[12]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[26]",    "CLK_USCM_T[11]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[25]",    "CLK_USCM_T[10]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[24]",    "CLK_USCM_T[9]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[23]",    "CLK_USCM_T[8]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[22]",    "CLK_USCM_T[7]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[21]",    "CLK_USCM_T[6]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[20]",    "CLK_USCM_T[5]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[19]",    "CLK_USCM_T[4]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[18]",    "CLK_USCM_T[3]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[17]",    "CLK_USCM_T[2]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[16]",    "CLK_USCM_T[1]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[15]",    "CLK_USCM_T[0]",    "USCM_TILE",    16,    31},
      {18,    47,    "CLK_USCM[14]",    "CLK_USCM_T[14]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[13]",    "CLK_USCM_T[13]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[12]",    "CLK_USCM_T[12]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[11]",    "CLK_USCM_T[11]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[10]",    "CLK_USCM_T[10]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[9]",    "CLK_USCM_T[9]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[8]",    "CLK_USCM_T[8]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[7]",    "CLK_USCM_T[7]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[6]",    "CLK_USCM_T[6]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[5]",    "CLK_USCM_T[5]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[4]",    "CLK_USCM_T[4]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[3]",    "CLK_USCM_T[3]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[2]",    "CLK_USCM_T[2]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[1]",    "CLK_USCM_T[1]",    "USCM_TILE",    16,    26},
      {18,    47,    "CLK_USCM[0]",    "CLK_USCM_T[0]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_IN0[0]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_IN0[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_IN0[2]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_IN0[3]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_IN0[6]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_IN0[7]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_IN0[8]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_IN0[9]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_IN0[10]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_IN0[11]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_IN1[0]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_IN1[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_IN1[2]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_IN1[3]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_IN1[6]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_IN1[7]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_IN1[8]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_IN1[9]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_IN1[10]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_IN1[11]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_FB[0]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_FB[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_FB[4]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_FB[5]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_FB[6]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_FB[7]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "LOCK_CAS",    "LOCK",    "PLL_TILE",    18,    16},
      {18,    42,    "CLK_CAS",    "CLK_OUT4_CAS",    "PLL_TILE",    18,    16},
      {18,    42,    "CLK_PREGM_IN0[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN0[1]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN0[2]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN0[3]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN0[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN0[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN0[7]",    "CLK_OUT0",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN0[8]",    "CLK_OUT2",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN0[9]",    "CLK_OUT4",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN0[10]",    "CLK_OUT0",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN0[11]",    "CLK_OUT2",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN0[12]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN0[13]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN0[14]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN1[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN1[1]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN1[2]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN1[3]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN1[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN1[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN1[7]",    "CLK_OUT0",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN1[8]",    "CLK_OUT4",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN1[9]",    "CLK_OUT1",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN1[10]",    "CLK_OUT2",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN1[11]",    "CLK_OUT4",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN1[12]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN1[13]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN1[14]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN2[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN2[1]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN2[2]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN2[3]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN2[4]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN2[5]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN2[6]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN2[7]",    "CLK_OUT0",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN2[8]",    "CLK_OUT4",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN2[9]",    "CLK_OUT1",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN2[10]",    "CLK_OUT4",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN2[11]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN2[12]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN2[13]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN2[14]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN3[0]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN3[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN3[2]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN3[3]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN3[4]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN3[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN3[6]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN3[7]",    "CLK_OUT0",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN3[8]",    "CLK_OUT3",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN3[9]",    "CLK_OUT4",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN3[10]",    "CLK_OUT1",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN3[11]",    "CLK_OUT4",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN3[12]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN3[13]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN3[14]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN4[0]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN4[1]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN4[2]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN4[3]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN4[4]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN4[5]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN4[7]",    "CLK_OUT0",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN4[8]",    "CLK_OUT3",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN4[9]",    "CLK_OUT0",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN4[10]",    "CLK_OUT1",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN4[11]",    "CLK_OUT3",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN4[12]",    "CLK_OUT4",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN4[13]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN4[14]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN5[0]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN5[1]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN5[2]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN5[3]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN5[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN5[7]",    "CLK_OUT1",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN5[8]",    "CLK_OUT3",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN5[9]",    "CLK_OUT0",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN5[10]",    "CLK_OUT3",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN5[11]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN5[12]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN5[13]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN5[14]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN6[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN6[1]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN6[2]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN6[3]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN6[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN6[7]",    "CLK_OUT1",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN6[8]",    "CLK_OUT2",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN6[9]",    "CLK_OUT3",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN6[10]",    "CLK_OUT0",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN6[11]",    "CLK_OUT3",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN6[12]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN6[13]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN6[14]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN7[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN7[1]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN7[2]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    46},
      {18,    42,    "CLK_PREGM_IN7[3]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN7[4]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN7[5]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    46},
      {18,    42,    "CLK_PREGM_IN7[7]",    "CLK_OUT1",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN7[8]",    "CLK_OUT2",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN7[9]",    "CLK_OUT4",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN7[10]",    "CLK_OUT0",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN7[11]",    "CLK_OUT2",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN7[12]",    "CLK_OUT3",    "PLL_TILE",    18,    47},
      {18,    42,    "CLK_PREGM_IN7[13]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_PREGM_IN7[14]",    "TIEHI",    "PLL_TILE",    18,    42},
      {18,    42,    "CLK_USCM[29]",    "CLK_USCM_T[14]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[28]",    "CLK_USCM_T[13]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[27]",    "CLK_USCM_T[12]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[26]",    "CLK_USCM_T[11]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[25]",    "CLK_USCM_T[10]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[24]",    "CLK_USCM_T[9]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[23]",    "CLK_USCM_T[8]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[22]",    "CLK_USCM_T[7]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[21]",    "CLK_USCM_T[6]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[20]",    "CLK_USCM_T[5]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[19]",    "CLK_USCM_T[4]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[18]",    "CLK_USCM_T[3]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[17]",    "CLK_USCM_T[2]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[16]",    "CLK_USCM_T[1]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[15]",    "CLK_USCM_T[0]",    "USCM_TILE",    16,    31},
      {18,    42,    "CLK_USCM[14]",    "CLK_USCM_T[14]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[13]",    "CLK_USCM_T[13]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[12]",    "CLK_USCM_T[12]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[11]",    "CLK_USCM_T[11]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[10]",    "CLK_USCM_T[10]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[9]",    "CLK_USCM_T[9]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[8]",    "CLK_USCM_T[8]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[7]",    "CLK_USCM_T[7]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[6]",    "CLK_USCM_T[6]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[5]",    "CLK_USCM_T[5]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[4]",    "CLK_USCM_T[4]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[3]",    "CLK_USCM_T[3]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[2]",    "CLK_USCM_T[2]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[1]",    "CLK_USCM_T[1]",    "USCM_TILE",    16,    26},
      {18,    42,    "CLK_USCM[0]",    "CLK_USCM_T[0]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_IN0[0]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_IN0[1]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_IN0[2]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_IN0[3]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_IN0[6]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_IN0[7]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_IN0[8]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_IN0[9]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_IN0[10]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_IN0[11]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_IN1[0]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_IN1[1]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_IN1[2]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_IN1[3]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_IN1[6]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_IN1[7]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_IN1[8]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_IN1[9]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_IN1[10]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_IN1[11]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_FB[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_FB[1]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_FB[4]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_FB[5]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_FB[6]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_FB[7]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "LOCK_CAS",    "LOCK",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_CAS",    "CLK_OUT4_CAS",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN0[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN0[1]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN0[2]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN0[3]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN0[4]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN0[5]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN0[6]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN0[8]",    "CLK_OUT2",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN0[9]",    "CLK_OUT4",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN0[10]",    "CLK_OUT2",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN0[11]",    "CLK_OUT4",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN0[12]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN0[13]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN0[14]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN1[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN1[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN1[2]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN1[3]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN1[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN1[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN1[6]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN1[8]",    "CLK_OUT2",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN1[9]",    "CLK_OUT4",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN1[10]",    "CLK_OUT2",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN1[11]",    "CLK_OUT4",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN1[12]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN1[13]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN1[14]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN2[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN2[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN2[2]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN2[3]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN2[4]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN2[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN2[7]",    "CLK_OUT0",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN2[8]",    "CLK_OUT3",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN2[9]",    "CLK_OUT4",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN2[10]",    "CLK_OUT1",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN2[11]",    "CLK_OUT2",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN2[12]",    "CLK_OUT4",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN2[13]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN2[14]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN3[0]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN3[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN3[2]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN3[3]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN3[4]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN3[6]",    "CLK_OUT0",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN3[7]",    "CLK_OUT1",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN3[8]",    "CLK_OUT3",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN3[9]",    "CLK_OUT1",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN3[10]",    "CLK_OUT3",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN3[11]",    "CLK_OUT4",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN3[12]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN3[13]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN3[14]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN4[0]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN4[1]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN4[2]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN4[3]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN4[4]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN4[6]",    "CLK_OUT0",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN4[7]",    "CLK_OUT1",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN4[8]",    "CLK_OUT3",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN4[9]",    "CLK_OUT1",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN4[10]",    "CLK_OUT3",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN4[11]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN4[12]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN4[13]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN4[14]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN5[0]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN5[1]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN5[2]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN5[3]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN5[4]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN5[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN5[7]",    "CLK_OUT1",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN5[8]",    "CLK_OUT2",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN5[9]",    "CLK_OUT3",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN5[10]",    "CLK_OUT0",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN5[11]",    "CLK_OUT1",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN5[12]",    "CLK_OUT3",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN5[13]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN5[14]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN6[0]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN6[1]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN6[2]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN6[3]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN6[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN6[5]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN6[7]",    "CLK_OUT1",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN6[8]",    "CLK_OUT2",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN6[9]",    "CLK_OUT0",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN6[10]",    "CLK_OUT2",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN6[11]",    "CLK_OUT3",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN6[12]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN6[13]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN6[14]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN7[0]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN7[1]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN7[2]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN7[3]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    15},
      {18,    16,    "CLK_PREGM_IN7[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN7[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    15},
      {18,    16,    "CLK_PREGM_IN7[7]",    "CLK_OUT1",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN7[8]",    "CLK_OUT2",    "PLL_TILE",    18,    11},
      {18,    16,    "CLK_PREGM_IN7[9]",    "CLK_OUT0",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN7[10]",    "CLK_OUT2",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN7[11]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN7[12]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN7[13]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_PREGM_IN7[14]",    "TIEHI",    "PLL_TILE",    18,    16},
      {18,    16,    "CLK_USCM[29]",    "CLK_USCM_B[14]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[28]",    "CLK_USCM_B[13]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[27]",    "CLK_USCM_B[12]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[26]",    "CLK_USCM_B[11]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[25]",    "CLK_USCM_B[10]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[24]",    "CLK_USCM_B[9]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[23]",    "CLK_USCM_B[8]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[22]",    "CLK_USCM_B[7]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[21]",    "CLK_USCM_B[6]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[20]",    "CLK_USCM_B[5]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[19]",    "CLK_USCM_B[4]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[18]",    "CLK_USCM_B[3]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[17]",    "CLK_USCM_B[2]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[16]",    "CLK_USCM_B[1]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[15]",    "CLK_USCM_B[0]",    "USCM_TILE",    16,    31},
      {18,    16,    "CLK_USCM[14]",    "CLK_USCM_B[14]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[13]",    "CLK_USCM_B[13]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[12]",    "CLK_USCM_B[12]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[11]",    "CLK_USCM_B[11]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[10]",    "CLK_USCM_B[10]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[9]",    "CLK_USCM_B[9]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[8]",    "CLK_USCM_B[8]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[7]",    "CLK_USCM_B[7]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[6]",    "CLK_USCM_B[6]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[5]",    "CLK_USCM_B[5]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[4]",    "CLK_USCM_B[4]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[3]",    "CLK_USCM_B[3]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[2]",    "CLK_USCM_B[2]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[1]",    "CLK_USCM_B[1]",    "USCM_TILE",    16,    26},
      {18,    16,    "CLK_USCM[0]",    "CLK_USCM_B[0]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_IN0[0]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_IN0[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_IN0[2]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_IN0[3]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_IN0[6]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_IN0[7]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_IN0[8]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_IN0[9]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_IN0[10]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_IN0[11]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_IN1[0]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_IN1[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_IN1[2]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_IN1[3]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_IN1[6]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_IN1[7]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_IN1[8]",    "BUS2_CLK_OUT[3]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_IN1[9]",    "BUS2_CLK_OUT[2]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_IN1[10]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_IN1[11]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_FB[0]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_FB[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_FB[4]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_FB[5]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_FB[6]",    "BUS2_CLK_OUT[8]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_FB[7]",    "BUS2_CLK_OUT[9]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "LOCK_CAS",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_CAS",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN0[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN0[1]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN0[2]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN0[3]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN0[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN0[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN0[7]",    "CLK_OUT0",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN0[8]",    "CLK_OUT2",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN0[9]",    "CLK_OUT4",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN0[10]",    "CLK_OUT0",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN0[11]",    "CLK_OUT2",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN0[12]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN0[13]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN0[14]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN1[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN1[1]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN1[2]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN1[3]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN1[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN1[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN1[7]",    "CLK_OUT0",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN1[8]",    "CLK_OUT4",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN1[9]",    "CLK_OUT1",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN1[10]",    "CLK_OUT2",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN1[11]",    "CLK_OUT4",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN1[12]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN1[13]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN1[14]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN2[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN2[1]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN2[2]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN2[3]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN2[4]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN2[5]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN2[6]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN2[7]",    "CLK_OUT0",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN2[8]",    "CLK_OUT4",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN2[9]",    "CLK_OUT1",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN2[10]",    "CLK_OUT4",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN2[11]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN2[12]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN2[13]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN2[14]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN3[0]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN3[1]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN3[2]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN3[3]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN3[4]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN3[5]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN3[6]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN3[7]",    "CLK_OUT0",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN3[8]",    "CLK_OUT3",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN3[9]",    "CLK_OUT4",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN3[10]",    "CLK_OUT1",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN3[11]",    "CLK_OUT4",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN3[12]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN3[13]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN3[14]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN4[0]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN4[1]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN4[2]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN4[3]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN4[4]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN4[5]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN4[7]",    "CLK_OUT0",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN4[8]",    "CLK_OUT3",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN4[9]",    "CLK_OUT0",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN4[10]",    "CLK_OUT1",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN4[11]",    "CLK_OUT3",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN4[12]",    "CLK_OUT4",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN4[13]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN4[14]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN5[0]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN5[1]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN5[2]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN5[3]",    "BUS2_CLK_OUT[0]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN5[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN5[7]",    "CLK_OUT1",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN5[8]",    "CLK_OUT3",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN5[9]",    "CLK_OUT0",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN5[10]",    "CLK_OUT3",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN5[11]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN5[12]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN5[13]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN5[14]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN6[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN6[1]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN6[2]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN6[3]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN6[4]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN6[7]",    "CLK_OUT1",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN6[8]",    "CLK_OUT2",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN6[9]",    "CLK_OUT3",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN6[10]",    "CLK_OUT0",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN6[11]",    "CLK_OUT3",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN6[12]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN6[13]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN6[14]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN7[0]",    "BUS2_CLK_OUT[5]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN7[1]",    "BUS2_CLK_OUT[7]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN7[2]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    8,    15},
      {18,    11,    "CLK_PREGM_IN7[3]",    "BUS2_CLK_OUT[4]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN7[4]",    "BUS2_CLK_OUT[6]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN7[5]",    "BUS2_CLK_OUT[1]",    "WLSR1_TILE",    23,    15},
      {18,    11,    "CLK_PREGM_IN7[7]",    "CLK_OUT1",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN7[8]",    "CLK_OUT2",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN7[9]",    "CLK_OUT4",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN7[10]",    "CLK_OUT0",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN7[11]",    "CLK_OUT2",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN7[12]",    "CLK_OUT3",    "PLL_TILE",    18,    16},
      {18,    11,    "CLK_PREGM_IN7[13]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_PREGM_IN7[14]",    "TIEHI",    "PLL_TILE",    18,    11},
      {18,    11,    "CLK_USCM[29]",    "CLK_USCM_B[14]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[28]",    "CLK_USCM_B[13]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[27]",    "CLK_USCM_B[12]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[26]",    "CLK_USCM_B[11]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[25]",    "CLK_USCM_B[10]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[24]",    "CLK_USCM_B[9]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[23]",    "CLK_USCM_B[8]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[22]",    "CLK_USCM_B[7]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[21]",    "CLK_USCM_B[6]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[20]",    "CLK_USCM_B[5]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[19]",    "CLK_USCM_B[4]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[18]",    "CLK_USCM_B[3]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[17]",    "CLK_USCM_B[2]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[16]",    "CLK_USCM_B[1]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[15]",    "CLK_USCM_B[0]",    "USCM_TILE",    16,    31},
      {18,    11,    "CLK_USCM[14]",    "CLK_USCM_B[14]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[13]",    "CLK_USCM_B[13]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[12]",    "CLK_USCM_B[12]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[11]",    "CLK_USCM_B[11]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[10]",    "CLK_USCM_B[10]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[9]",    "CLK_USCM_B[9]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[8]",    "CLK_USCM_B[8]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[7]",    "CLK_USCM_B[7]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[6]",    "CLK_USCM_B[6]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[5]",    "CLK_USCM_B[5]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[4]",    "CLK_USCM_B[4]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[3]",    "CLK_USCM_B[3]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[2]",    "CLK_USCM_B[2]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[1]",    "CLK_USCM_B[1]",    "USCM_TILE",    16,    26},
      {18,    11,    "CLK_USCM[0]",    "CLK_USCM_B[0]",    "USCM_TILE",    16,    26}
  };
};

