Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar 21 13:18:54 2024
| Host         : RRF-PC-153 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file robot_design_wrapper_timing_summary_routed.rpt -pb robot_design_wrapper_timing_summary_routed.pb -rpx robot_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : robot_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.571        0.000                      0                  170        0.105        0.000                      0                  170        3.000        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clock                          {0.000 5.000}      10.000          100.000         
  clk_out1_robot_design_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out2_robot_design_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_robot_design_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_robot_design_clk_wiz_0        0.571        0.000                      0                  114        0.249        0.000                      0                  114        4.500        0.000                       0                    84  
  clk_out2_robot_design_clk_wiz_0       18.552        0.000                      0                   56        0.105        0.000                      0                   56       12.000        0.000                       0                    30  
  clkfbout_robot_design_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_out1_robot_design_clk_wiz_0                                   
(none)                           clkfbout_robot_design_clk_wiz_0                                   
(none)                                                            clk_out1_robot_design_clk_wiz_0  
(none)                                                            clk_out2_robot_design_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_robot_design_clk_wiz_0
  To Clock:  clk_out1_robot_design_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 4.534ns (48.530%)  route 4.809ns (51.470%))
  Logic Levels:           14  (CARRY4=8 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.714    -0.826    robot_design_i/RPWM/inst/clk
    SLICE_X82Y104        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.713     0.343    robot_design_i/RPWM/inst/psc_cnt_reg[1]
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.999    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.312 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.460     1.772    robot_design_i/RPWM/inst/p_0_in[8]
    SLICE_X83Y109        LUT4 (Prop_lut4_I1_O)        0.306     2.078 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_4/O
                         net (fo=2, routed)           0.800     2.878    robot_design_i/RPWM/inst/psc_cnt[0]_i_4_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I2_O)        0.124     3.002 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.002    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.534 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.534    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X82Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.648    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X82Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.762    robot_design_i/RPWM/inst/cnt_reg[11]_i_1_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.091 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.674     4.764    robot_design_i/RPWM/inst/sel0[15]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.306     5.070 r  robot_design_i/RPWM/inst/cnt[7]_i_2/O
                         net (fo=10, routed)          1.080     6.150    robot_design_i/RPWM/inst/cnt[7]_i_2_n_0
    SLICE_X84Y109        LUT5 (Prop_lut5_I4_O)        0.124     6.274 r  robot_design_i/RPWM/inst/cnt[5]_i_1/O
                         net (fo=2, routed)           0.473     6.747    robot_design_i/RPWM/inst/cnt_0[5]
    SLICE_X86Y109        LUT6 (Prop_lut6_I2_O)        0.124     6.871 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    robot_design_i/RPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.421 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.421    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.578 r  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.609     8.187    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X87Y109        LUT4 (Prop_lut4_I1_O)        0.329     8.516 r  robot_design_i/RPWM/inst/ccr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.516    robot_design_i/RPWM/inst/p_1_in[5]
    SLICE_X87Y109        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.594     8.573    robot_design_i/RPWM/inst/clk
    SLICE_X87Y109        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[5]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X87Y109        FDRE (Setup_fdre_C_D)        0.029     9.087    robot_design_i/RPWM/inst/ccr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 4.534ns (48.910%)  route 4.736ns (51.090%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.714    -0.826    robot_design_i/RPWM/inst/clk
    SLICE_X82Y104        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.713     0.343    robot_design_i/RPWM/inst/psc_cnt_reg[1]
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.999    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.312 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.460     1.772    robot_design_i/RPWM/inst/p_0_in[8]
    SLICE_X83Y109        LUT4 (Prop_lut4_I1_O)        0.306     2.078 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_4/O
                         net (fo=2, routed)           0.800     2.878    robot_design_i/RPWM/inst/psc_cnt[0]_i_4_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I2_O)        0.124     3.002 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.002    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.534 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.534    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X82Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.648    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X82Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.762    robot_design_i/RPWM/inst/cnt_reg[11]_i_1_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.091 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.674     4.764    robot_design_i/RPWM/inst/sel0[15]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.306     5.070 r  robot_design_i/RPWM/inst/cnt[7]_i_2/O
                         net (fo=10, routed)          1.080     6.150    robot_design_i/RPWM/inst/cnt[7]_i_2_n_0
    SLICE_X84Y109        LUT5 (Prop_lut5_I4_O)        0.124     6.274 r  robot_design_i/RPWM/inst/cnt[5]_i_1/O
                         net (fo=2, routed)           0.473     6.747    robot_design_i/RPWM/inst/cnt_0[5]
    SLICE_X86Y109        LUT6 (Prop_lut6_I2_O)        0.124     6.871 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    robot_design_i/RPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.421 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.421    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.578 f  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.537     8.115    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X89Y110        LUT3 (Prop_lut3_I0_O)        0.329     8.444 r  robot_design_i/RPWM/inst/ccr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.444    robot_design_i/RPWM/inst/p_1_in[1]
    SLICE_X89Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.594     8.573    robot_design_i/RPWM/inst/clk
    SLICE_X89Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[1]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X89Y110        FDRE (Setup_fdre_C_D)        0.031     9.089    robot_design_i/RPWM/inst/ccr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 4.534ns (49.156%)  route 4.690ns (50.844%))
  Logic Levels:           14  (CARRY4=8 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.714    -0.826    robot_design_i/RPWM/inst/clk
    SLICE_X82Y104        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.713     0.343    robot_design_i/RPWM/inst/psc_cnt_reg[1]
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.999    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.312 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.460     1.772    robot_design_i/RPWM/inst/p_0_in[8]
    SLICE_X83Y109        LUT4 (Prop_lut4_I1_O)        0.306     2.078 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_4/O
                         net (fo=2, routed)           0.800     2.878    robot_design_i/RPWM/inst/psc_cnt[0]_i_4_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I2_O)        0.124     3.002 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.002    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.534 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.534    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X82Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.648    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X82Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.762    robot_design_i/RPWM/inst/cnt_reg[11]_i_1_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.091 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.674     4.764    robot_design_i/RPWM/inst/sel0[15]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.306     5.070 r  robot_design_i/RPWM/inst/cnt[7]_i_2/O
                         net (fo=10, routed)          1.080     6.150    robot_design_i/RPWM/inst/cnt[7]_i_2_n_0
    SLICE_X84Y109        LUT5 (Prop_lut5_I4_O)        0.124     6.274 r  robot_design_i/RPWM/inst/cnt[5]_i_1/O
                         net (fo=2, routed)           0.473     6.747    robot_design_i/RPWM/inst/cnt_0[5]
    SLICE_X86Y109        LUT6 (Prop_lut6_I2_O)        0.124     6.871 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    robot_design_i/RPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.421 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.421    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.578 r  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.490     8.069    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X87Y110        LUT4 (Prop_lut4_I1_O)        0.329     8.398 r  robot_design_i/RPWM/inst/ccr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.398    robot_design_i/RPWM/inst/p_1_in[3]
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.594     8.573    robot_design_i/RPWM/inst/clk
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[3]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X87Y110        FDRE (Setup_fdre_C_D)        0.031     9.089    robot_design_i/RPWM/inst/ccr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 4.534ns (49.161%)  route 4.689ns (50.839%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.714    -0.826    robot_design_i/RPWM/inst/clk
    SLICE_X82Y104        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.713     0.343    robot_design_i/RPWM/inst/psc_cnt_reg[1]
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.999    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.312 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.460     1.772    robot_design_i/RPWM/inst/p_0_in[8]
    SLICE_X83Y109        LUT4 (Prop_lut4_I1_O)        0.306     2.078 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_4/O
                         net (fo=2, routed)           0.800     2.878    robot_design_i/RPWM/inst/psc_cnt[0]_i_4_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I2_O)        0.124     3.002 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.002    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.534 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.534    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X82Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.648    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X82Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.762    robot_design_i/RPWM/inst/cnt_reg[11]_i_1_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.091 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.674     4.764    robot_design_i/RPWM/inst/sel0[15]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.306     5.070 r  robot_design_i/RPWM/inst/cnt[7]_i_2/O
                         net (fo=10, routed)          1.080     6.150    robot_design_i/RPWM/inst/cnt[7]_i_2_n_0
    SLICE_X84Y109        LUT5 (Prop_lut5_I4_O)        0.124     6.274 r  robot_design_i/RPWM/inst/cnt[5]_i_1/O
                         net (fo=2, routed)           0.473     6.747    robot_design_i/RPWM/inst/cnt_0[5]
    SLICE_X86Y109        LUT6 (Prop_lut6_I2_O)        0.124     6.871 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    robot_design_i/RPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.421 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.421    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.578 f  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.489     8.068    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X87Y109        LUT3 (Prop_lut3_I0_O)        0.329     8.397 r  robot_design_i/RPWM/inst/ccr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.397    robot_design_i/RPWM/inst/p_1_in[0]
    SLICE_X87Y109        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.594     8.573    robot_design_i/RPWM/inst/clk
    SLICE_X87Y109        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[0]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X87Y109        FDRE (Setup_fdre_C_D)        0.031     9.089    robot_design_i/RPWM/inst/ccr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 4.534ns (49.177%)  route 4.686ns (50.823%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.714    -0.826    robot_design_i/RPWM/inst/clk
    SLICE_X82Y104        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.713     0.343    robot_design_i/RPWM/inst/psc_cnt_reg[1]
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.999    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.312 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.460     1.772    robot_design_i/RPWM/inst/p_0_in[8]
    SLICE_X83Y109        LUT4 (Prop_lut4_I1_O)        0.306     2.078 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_4/O
                         net (fo=2, routed)           0.800     2.878    robot_design_i/RPWM/inst/psc_cnt[0]_i_4_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I2_O)        0.124     3.002 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.002    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.534 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.534    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X82Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.648    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X82Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.762    robot_design_i/RPWM/inst/cnt_reg[11]_i_1_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.091 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.674     4.764    robot_design_i/RPWM/inst/sel0[15]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.306     5.070 r  robot_design_i/RPWM/inst/cnt[7]_i_2/O
                         net (fo=10, routed)          1.080     6.150    robot_design_i/RPWM/inst/cnt[7]_i_2_n_0
    SLICE_X84Y109        LUT5 (Prop_lut5_I4_O)        0.124     6.274 r  robot_design_i/RPWM/inst/cnt[5]_i_1/O
                         net (fo=2, routed)           0.473     6.747    robot_design_i/RPWM/inst/cnt_0[5]
    SLICE_X86Y109        LUT6 (Prop_lut6_I2_O)        0.124     6.871 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    robot_design_i/RPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.421 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.421    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.578 f  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.486     8.065    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X87Y110        LUT3 (Prop_lut3_I0_O)        0.329     8.394 r  robot_design_i/RPWM/inst/ccr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.394    robot_design_i/RPWM/inst/p_1_in[2]
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.594     8.573    robot_design_i/RPWM/inst/clk
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[2]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X87Y110        FDRE (Setup_fdre_C_D)        0.029     9.087    robot_design_i/RPWM/inst/ccr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 4.534ns (49.264%)  route 4.670ns (50.736%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.714    -0.826    robot_design_i/RPWM/inst/clk
    SLICE_X82Y104        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.713     0.343    robot_design_i/RPWM/inst/psc_cnt_reg[1]
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.999    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.312 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.460     1.772    robot_design_i/RPWM/inst/p_0_in[8]
    SLICE_X83Y109        LUT4 (Prop_lut4_I1_O)        0.306     2.078 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_4/O
                         net (fo=2, routed)           0.800     2.878    robot_design_i/RPWM/inst/psc_cnt[0]_i_4_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I2_O)        0.124     3.002 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.002    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.534 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.534    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X82Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.648    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X82Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.762    robot_design_i/RPWM/inst/cnt_reg[11]_i_1_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.091 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.674     4.764    robot_design_i/RPWM/inst/sel0[15]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.306     5.070 r  robot_design_i/RPWM/inst/cnt[7]_i_2/O
                         net (fo=10, routed)          1.080     6.150    robot_design_i/RPWM/inst/cnt[7]_i_2_n_0
    SLICE_X84Y109        LUT5 (Prop_lut5_I4_O)        0.124     6.274 r  robot_design_i/RPWM/inst/cnt[5]_i_1/O
                         net (fo=2, routed)           0.473     6.747    robot_design_i/RPWM/inst/cnt_0[5]
    SLICE_X86Y109        LUT6 (Prop_lut6_I2_O)        0.124     6.871 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    robot_design_i/RPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.421 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.421    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.578 f  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.470     8.048    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X87Y109        LUT3 (Prop_lut3_I0_O)        0.329     8.377 r  robot_design_i/RPWM/inst/ccr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.377    robot_design_i/RPWM/inst/p_1_in[7]
    SLICE_X87Y109        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.594     8.573    robot_design_i/RPWM/inst/clk
    SLICE_X87Y109        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[7]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X87Y109        FDRE (Setup_fdre_C_D)        0.031     9.089    robot_design_i/RPWM/inst/ccr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 4.534ns (49.754%)  route 4.579ns (50.246%))
  Logic Levels:           14  (CARRY4=8 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.714    -0.826    robot_design_i/RPWM/inst/clk
    SLICE_X82Y104        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.713     0.343    robot_design_i/RPWM/inst/psc_cnt_reg[1]
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.999    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.312 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.460     1.772    robot_design_i/RPWM/inst/p_0_in[8]
    SLICE_X83Y109        LUT4 (Prop_lut4_I1_O)        0.306     2.078 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_4/O
                         net (fo=2, routed)           0.800     2.878    robot_design_i/RPWM/inst/psc_cnt[0]_i_4_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I2_O)        0.124     3.002 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.002    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.534 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.534    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X82Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.648    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X82Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.762    robot_design_i/RPWM/inst/cnt_reg[11]_i_1_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.091 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.674     4.764    robot_design_i/RPWM/inst/sel0[15]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.306     5.070 r  robot_design_i/RPWM/inst/cnt[7]_i_2/O
                         net (fo=10, routed)          1.080     6.150    robot_design_i/RPWM/inst/cnt[7]_i_2_n_0
    SLICE_X84Y109        LUT5 (Prop_lut5_I4_O)        0.124     6.274 r  robot_design_i/RPWM/inst/cnt[5]_i_1/O
                         net (fo=2, routed)           0.473     6.747    robot_design_i/RPWM/inst/cnt_0[5]
    SLICE_X86Y109        LUT6 (Prop_lut6_I2_O)        0.124     6.871 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    robot_design_i/RPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.421 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.421    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.578 r  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.379     7.958    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X87Y110        LUT4 (Prop_lut4_I1_O)        0.329     8.287 r  robot_design_i/RPWM/inst/ccr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.287    robot_design_i/RPWM/inst/p_1_in[6]
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.594     8.573    robot_design_i/RPWM/inst/clk
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[6]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X87Y110        FDRE (Setup_fdre_C_D)        0.032     9.090    robot_design_i/RPWM/inst/ccr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 4.534ns (49.782%)  route 4.574ns (50.218%))
  Logic Levels:           14  (CARRY4=8 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.714    -0.826    robot_design_i/RPWM/inst/clk
    SLICE_X82Y104        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.713     0.343    robot_design_i/RPWM/inst/psc_cnt_reg[1]
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.999    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.312 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.460     1.772    robot_design_i/RPWM/inst/p_0_in[8]
    SLICE_X83Y109        LUT4 (Prop_lut4_I1_O)        0.306     2.078 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_4/O
                         net (fo=2, routed)           0.800     2.878    robot_design_i/RPWM/inst/psc_cnt[0]_i_4_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I2_O)        0.124     3.002 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.002    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.534 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.534    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X82Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.648    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X82Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.762    robot_design_i/RPWM/inst/cnt_reg[11]_i_1_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.091 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.674     4.764    robot_design_i/RPWM/inst/sel0[15]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.306     5.070 r  robot_design_i/RPWM/inst/cnt[7]_i_2/O
                         net (fo=10, routed)          1.080     6.150    robot_design_i/RPWM/inst/cnt[7]_i_2_n_0
    SLICE_X84Y109        LUT5 (Prop_lut5_I4_O)        0.124     6.274 r  robot_design_i/RPWM/inst/cnt[5]_i_1/O
                         net (fo=2, routed)           0.473     6.747    robot_design_i/RPWM/inst/cnt_0[5]
    SLICE_X86Y109        LUT6 (Prop_lut6_I2_O)        0.124     6.871 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    robot_design_i/RPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.421 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.421    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.578 r  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.374     7.953    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X87Y110        LUT4 (Prop_lut4_I1_O)        0.329     8.282 r  robot_design_i/RPWM/inst/ccr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.282    robot_design_i/RPWM/inst/p_1_in[4]
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.594     8.573    robot_design_i/RPWM/inst/clk
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X87Y110        FDRE (Setup_fdre_C_D)        0.031     9.089    robot_design_i/RPWM/inst/ccr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 robot_design_i/LPWM/inst/psc_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/ccr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 4.688ns (51.628%)  route 4.392ns (48.372%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.717    -0.823    robot_design_i/LPWM/inst/clk
    SLICE_X86Y101        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  robot_design_i/LPWM/inst/psc_cnt_reg[2]/Q
                         net (fo=2, routed)           0.717     0.350    robot_design_i/LPWM/inst/psc_cnt_reg[2]
    SLICE_X86Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.024 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.024    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.138 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.138    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.252    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.491 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_9/O[2]
                         net (fo=1, routed)           0.588     2.078    robot_design_i/LPWM/inst/p_0_in[15]
    SLICE_X88Y105        LUT4 (Prop_lut4_I1_O)        0.302     2.380 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_3/O
                         net (fo=2, routed)           0.593     2.973    robot_design_i/LPWM/inst/psc_cnt[0]_i_3_n_0
    SLICE_X87Y104        LUT5 (Prop_lut5_I1_O)        0.124     3.097 r  robot_design_i/LPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.097    robot_design_i/LPWM/inst/cnt[3]_i_3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 r  robot_design_i/LPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.629    robot_design_i/LPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  robot_design_i/LPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.743    robot_design_i/LPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  robot_design_i/LPWM/inst/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    robot_design_i/LPWM/inst/cnt_reg[11]_i_1_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.186 r  robot_design_i/LPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.634     4.820    robot_design_i/LPWM/inst/sel0[15]
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.306     5.126 r  robot_design_i/LPWM/inst/cnt[7]_i_2/O
                         net (fo=10, routed)          0.748     5.874    robot_design_i/LPWM/inst/cnt[7]_i_2_n_0
    SLICE_X83Y104        LUT5 (Prop_lut5_I4_O)        0.124     5.998 r  robot_design_i/LPWM/inst/cnt[5]_i_1/O
                         net (fo=2, routed)           0.574     6.572    robot_design_i/LPWM/inst/cnt_0[5]
    SLICE_X84Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.696 r  robot_design_i/LPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.696    robot_design_i/LPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.229 r  robot_design_i/LPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.229    robot_design_i/LPWM/inst/pwm_out0_carry_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.386 f  robot_design_i/LPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.539     7.925    robot_design_i/LPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.332     8.257 r  robot_design_i/LPWM/inst/ccr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.257    robot_design_i/LPWM/inst/p_1_in[0]
    SLICE_X85Y108        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.593     8.572    robot_design_i/LPWM/inst/clk
    SLICE_X85Y108        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[0]/C
                         clock pessimism              0.560     9.132    
                         clock uncertainty           -0.074     9.057    
    SLICE_X85Y108        FDRE (Setup_fdre_C_D)        0.029     9.086    robot_design_i/LPWM/inst/ccr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 robot_design_i/LPWM/inst/psc_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/ccr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 4.688ns (51.827%)  route 4.357ns (48.173%))
  Logic Levels:           16  (CARRY4=10 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.717    -0.823    robot_design_i/LPWM/inst/clk
    SLICE_X86Y101        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  robot_design_i/LPWM/inst/psc_cnt_reg[2]/Q
                         net (fo=2, routed)           0.717     0.350    robot_design_i/LPWM/inst/psc_cnt_reg[2]
    SLICE_X86Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.024 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.024    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.138 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.138    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.252    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.491 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_9/O[2]
                         net (fo=1, routed)           0.588     2.078    robot_design_i/LPWM/inst/p_0_in[15]
    SLICE_X88Y105        LUT4 (Prop_lut4_I1_O)        0.302     2.380 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_3/O
                         net (fo=2, routed)           0.593     2.973    robot_design_i/LPWM/inst/psc_cnt[0]_i_3_n_0
    SLICE_X87Y104        LUT5 (Prop_lut5_I1_O)        0.124     3.097 r  robot_design_i/LPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.097    robot_design_i/LPWM/inst/cnt[3]_i_3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 r  robot_design_i/LPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.629    robot_design_i/LPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  robot_design_i/LPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.743    robot_design_i/LPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  robot_design_i/LPWM/inst/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    robot_design_i/LPWM/inst/cnt_reg[11]_i_1_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.186 r  robot_design_i/LPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.634     4.820    robot_design_i/LPWM/inst/sel0[15]
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.306     5.126 r  robot_design_i/LPWM/inst/cnt[7]_i_2/O
                         net (fo=10, routed)          0.748     5.874    robot_design_i/LPWM/inst/cnt[7]_i_2_n_0
    SLICE_X83Y104        LUT5 (Prop_lut5_I4_O)        0.124     5.998 r  robot_design_i/LPWM/inst/cnt[5]_i_1/O
                         net (fo=2, routed)           0.574     6.572    robot_design_i/LPWM/inst/cnt_0[5]
    SLICE_X84Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.696 r  robot_design_i/LPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.696    robot_design_i/LPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.229 r  robot_design_i/LPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.229    robot_design_i/LPWM/inst/pwm_out0_carry_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.386 r  robot_design_i/LPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.504     7.890    robot_design_i/LPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X85Y107        LUT4 (Prop_lut4_I1_O)        0.332     8.222 r  robot_design_i/LPWM/inst/ccr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.222    robot_design_i/LPWM/inst/p_1_in[5]
    SLICE_X85Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.593     8.572    robot_design_i/LPWM/inst/clk
    SLICE_X85Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/C
                         clock pessimism              0.560     9.132    
                         clock uncertainty           -0.074     9.057    
    SLICE_X85Y107        FDRE (Setup_fdre_C_D)        0.029     9.086    robot_design_i/LPWM/inst/ccr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  0.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/ccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/ccr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.599    -0.565    robot_design_i/LPWM/inst/clk
    SLICE_X84Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  robot_design_i/LPWM/inst/ccr_reg[7]/Q
                         net (fo=3, routed)           0.161    -0.240    robot_design_i/LPWM/inst/ccr_reg_n_0_[7]
    SLICE_X84Y107        LUT3 (Prop_lut3_I1_O)        0.045    -0.195 r  robot_design_i/LPWM/inst/ccr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    robot_design_i/LPWM/inst/p_1_in[7]
    SLICE_X84Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/LPWM/inst/clk
    SLICE_X84Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[7]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.121    -0.444    robot_design_i/LPWM/inst/ccr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.601    -0.563    robot_design_i/LPWM/inst/clk
    SLICE_X87Y106        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  robot_design_i/LPWM/inst/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.314    robot_design_i/LPWM/inst/cnt[11]
    SLICE_X87Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.206 r  robot_design_i/LPWM/inst/cnt_reg[11]_i_1/O[3]
                         net (fo=8, routed)           0.000    -0.206    robot_design_i/LPWM/inst/sel0[11]
    SLICE_X87Y106        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.872    -0.800    robot_design_i/LPWM/inst/clk
    SLICE_X87Y106        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[11]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y106        FDRE (Hold_fdre_C_D)         0.102    -0.461    robot_design_i/LPWM/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.600    -0.564    robot_design_i/LPWM/inst/clk
    SLICE_X87Y107        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  robot_design_i/LPWM/inst/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.315    robot_design_i/LPWM/inst/cnt[15]
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.207 r  robot_design_i/LPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.207    robot_design_i/LPWM/inst/sel0[15]
    SLICE_X87Y107        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.801    robot_design_i/LPWM/inst/clk
    SLICE_X87Y107        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[15]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X87Y107        FDRE (Hold_fdre_C_D)         0.102    -0.462    robot_design_i/LPWM/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.600    -0.564    robot_design_i/LPWM/inst/clk
    SLICE_X87Y107        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  robot_design_i/LPWM/inst/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.318    robot_design_i/LPWM/inst/cnt[12]
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.203 r  robot_design_i/LPWM/inst/cnt_reg[15]_i_1/O[0]
                         net (fo=3, routed)           0.000    -0.203    robot_design_i/LPWM/inst/sel0[12]
    SLICE_X87Y107        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.801    robot_design_i/LPWM/inst/clk
    SLICE_X87Y107        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[12]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X87Y107        FDRE (Hold_fdre_C_D)         0.102    -0.462    robot_design_i/LPWM/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.601    -0.563    robot_design_i/LPWM/inst/clk
    SLICE_X87Y106        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  robot_design_i/LPWM/inst/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.317    robot_design_i/LPWM/inst/cnt[8]
    SLICE_X87Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.202 r  robot_design_i/LPWM/inst/cnt_reg[11]_i_1/O[0]
                         net (fo=8, routed)           0.000    -0.202    robot_design_i/LPWM/inst/sel0[8]
    SLICE_X87Y106        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.872    -0.800    robot_design_i/LPWM/inst/clk
    SLICE_X87Y106        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[8]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y106        FDRE (Hold_fdre_C_D)         0.102    -0.461    robot_design_i/LPWM/inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.601    -0.563    robot_design_i/LPWM/inst/clk
    SLICE_X87Y106        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  robot_design_i/LPWM/inst/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.313    robot_design_i/LPWM/inst/cnt[10]
    SLICE_X87Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.202 r  robot_design_i/LPWM/inst/cnt_reg[11]_i_1/O[2]
                         net (fo=8, routed)           0.000    -0.202    robot_design_i/LPWM/inst/sel0[10]
    SLICE_X87Y106        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.872    -0.800    robot_design_i/LPWM/inst/clk
    SLICE_X87Y106        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[10]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y106        FDRE (Hold_fdre_C_D)         0.102    -0.461    robot_design_i/LPWM/inst/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.600    -0.564    robot_design_i/LPWM/inst/clk
    SLICE_X87Y107        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  robot_design_i/LPWM/inst/cnt_reg[14]/Q
                         net (fo=1, routed)           0.109    -0.314    robot_design_i/LPWM/inst/cnt[14]
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.203 r  robot_design_i/LPWM/inst/cnt_reg[15]_i_1/O[2]
                         net (fo=3, routed)           0.000    -0.203    robot_design_i/LPWM/inst/sel0[14]
    SLICE_X87Y107        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.801    robot_design_i/LPWM/inst/clk
    SLICE_X87Y107        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[14]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X87Y107        FDRE (Hold_fdre_C_D)         0.102    -0.462    robot_design_i/LPWM/inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/ccr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/ccr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.599    -0.565    robot_design_i/LPWM/inst/clk
    SLICE_X85Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  robot_design_i/LPWM/inst/ccr_reg[5]/Q
                         net (fo=3, routed)           0.168    -0.256    robot_design_i/LPWM/inst/ccr_reg_n_0_[5]
    SLICE_X85Y107        LUT4 (Prop_lut4_I2_O)        0.045    -0.211 r  robot_design_i/LPWM/inst/ccr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    robot_design_i/LPWM/inst/p_1_in[5]
    SLICE_X85Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/LPWM/inst/clk
    SLICE_X85Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X85Y107        FDRE (Hold_fdre_C_D)         0.091    -0.474    robot_design_i/LPWM/inst/ccr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 robot_design_i/RPWM/inst/ccr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.599    -0.565    robot_design_i/RPWM/inst/clk
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  robot_design_i/RPWM/inst/ccr_reg[2]/Q
                         net (fo=3, routed)           0.168    -0.256    robot_design_i/RPWM/inst/ccr_reg_n_0_[2]
    SLICE_X87Y110        LUT3 (Prop_lut3_I1_O)        0.045    -0.211 r  robot_design_i/RPWM/inst/ccr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    robot_design_i/RPWM/inst/p_1_in[2]
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/RPWM/inst/clk
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[2]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X87Y110        FDRE (Hold_fdre_C_D)         0.091    -0.474    robot_design_i/RPWM/inst/ccr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 robot_design_i/RPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.599    -0.565    robot_design_i/RPWM/inst/clk
    SLICE_X88Y110        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  robot_design_i/RPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           0.175    -0.226    robot_design_i/RPWM/inst/pwm
    SLICE_X88Y110        LUT4 (Prop_lut4_I2_O)        0.045    -0.181 r  robot_design_i/RPWM/inst/pwm_out_i_1/O
                         net (fo=1, routed)           0.000    -0.181    robot_design_i/RPWM/inst/pwm_out_i_1_n_0
    SLICE_X88Y110        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/RPWM/inst/clk
    SLICE_X88Y110        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/C
                         clock pessimism              0.237    -0.565    
    SLICE_X88Y110        FDRE (Hold_fdre_C_D)         0.120    -0.445    robot_design_i/RPWM/inst/pwm_out_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_robot_design_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   robot_design_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y108    robot_design_i/LPWM/inst/ccr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y107    robot_design_i/LPWM/inst/ccr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y106    robot_design_i/LPWM/inst/ccr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y107    robot_design_i/LPWM/inst/ccr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y107    robot_design_i/LPWM/inst/ccr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y107    robot_design_i/LPWM/inst/ccr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y107    robot_design_i/LPWM/inst/ccr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y107    robot_design_i/LPWM/inst/ccr_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y108    robot_design_i/LPWM/inst/ccr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y108    robot_design_i/LPWM/inst/ccr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y107    robot_design_i/LPWM/inst/ccr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y107    robot_design_i/LPWM/inst/ccr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y106    robot_design_i/LPWM/inst/ccr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y106    robot_design_i/LPWM/inst/ccr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y107    robot_design_i/LPWM/inst/ccr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y107    robot_design_i/LPWM/inst/ccr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y107    robot_design_i/LPWM/inst/ccr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y107    robot_design_i/LPWM/inst/ccr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y108    robot_design_i/LPWM/inst/ccr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y108    robot_design_i/LPWM/inst/ccr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y107    robot_design_i/LPWM/inst/ccr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y107    robot_design_i/LPWM/inst/ccr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y106    robot_design_i/LPWM/inst/ccr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y106    robot_design_i/LPWM/inst/ccr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y107    robot_design_i/LPWM/inst/ccr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y107    robot_design_i/LPWM/inst/ccr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y107    robot_design_i/LPWM/inst/ccr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y107    robot_design_i/LPWM/inst/ccr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_robot_design_clk_wiz_0
  To Clock:  clk_out2_robot_design_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.552ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.032ns (35.068%)  route 3.762ns (64.932%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.725    -0.815    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.357     0.998    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.122 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.330     1.452    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.032 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.032    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.260 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.260    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.531 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.577     3.108    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.373     3.481 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.499     4.980    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.588    23.567    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
                         clock pessimism              0.480    24.048    
                         clock uncertainty           -0.087    23.960    
    SLICE_X81Y100        FDRE (Setup_fdre_C_R)       -0.429    23.531    robot_design_i/Clock_divider_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 18.552    

Slack (MET) :             18.552ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.032ns (35.068%)  route 3.762ns (64.932%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.725    -0.815    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.357     0.998    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.122 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.330     1.452    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.032 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.032    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.260 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.260    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.531 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.577     3.108    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.373     3.481 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.499     4.980    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.588    23.567    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
                         clock pessimism              0.480    24.048    
                         clock uncertainty           -0.087    23.960    
    SLICE_X81Y100        FDRE (Setup_fdre_C_R)       -0.429    23.531    robot_design_i/Clock_divider_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 18.552    

Slack (MET) :             18.552ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.032ns (35.068%)  route 3.762ns (64.932%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.725    -0.815    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.357     0.998    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.122 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.330     1.452    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.032 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.032    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.260 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.260    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.531 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.577     3.108    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.373     3.481 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.499     4.980    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.588    23.567    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[8]/C
                         clock pessimism              0.480    24.048    
                         clock uncertainty           -0.087    23.960    
    SLICE_X81Y100        FDRE (Setup_fdre_C_R)       -0.429    23.531    robot_design_i/Clock_divider_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 18.552    

Slack (MET) :             18.552ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.032ns (35.068%)  route 3.762ns (64.932%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.725    -0.815    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.357     0.998    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.122 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.330     1.452    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.032 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.032    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.260 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.260    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.531 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.577     3.108    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.373     3.481 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.499     4.980    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.588    23.567    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[9]/C
                         clock pessimism              0.480    24.048    
                         clock uncertainty           -0.087    23.960    
    SLICE_X81Y100        FDRE (Setup_fdre_C_R)       -0.429    23.531    robot_design_i/Clock_divider_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 18.552    

Slack (MET) :             18.857ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 2.032ns (36.113%)  route 3.595ns (63.887%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.725    -0.815    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.357     0.998    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.122 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.330     1.452    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.032 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.032    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.260 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.260    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.531 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.577     3.108    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.373     3.481 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.331     4.812    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.604    23.584    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                         clock pessimism              0.601    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X81Y98         FDRE (Setup_fdre_C_R)       -0.429    23.669    robot_design_i/Clock_divider_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         23.669    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 18.857    

Slack (MET) :             18.857ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 2.032ns (36.113%)  route 3.595ns (63.887%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.725    -0.815    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.357     0.998    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.122 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.330     1.452    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.032 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.032    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.260 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.260    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.531 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.577     3.108    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.373     3.481 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.331     4.812    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.604    23.584    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/C
                         clock pessimism              0.601    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X81Y98         FDRE (Setup_fdre_C_R)       -0.429    23.669    robot_design_i/Clock_divider_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         23.669    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 18.857    

Slack (MET) :             18.857ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 2.032ns (36.113%)  route 3.595ns (63.887%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.725    -0.815    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.357     0.998    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.122 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.330     1.452    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.032 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.032    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.260 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.260    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.531 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.577     3.108    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.373     3.481 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.331     4.812    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.604    23.584    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[2]/C
                         clock pessimism              0.601    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X81Y98         FDRE (Setup_fdre_C_R)       -0.429    23.669    robot_design_i/Clock_divider_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         23.669    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 18.857    

Slack (MET) :             18.857ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 2.032ns (36.113%)  route 3.595ns (63.887%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.725    -0.815    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.357     0.998    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.122 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.330     1.452    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.032 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.032    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.260 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.260    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.531 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.577     3.108    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.373     3.481 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.331     4.812    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.604    23.584    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[3]/C
                         clock pessimism              0.601    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X81Y98         FDRE (Setup_fdre_C_R)       -0.429    23.669    robot_design_i/Clock_divider_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         23.669    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 18.857    

Slack (MET) :             18.924ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 2.032ns (36.713%)  route 3.503ns (63.287%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.725    -0.815    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.357     0.998    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.122 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.330     1.452    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.032 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.032    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.260 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.260    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.531 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.577     3.108    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.373     3.481 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.239     4.720    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.604    23.584    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[4]/C
                         clock pessimism              0.576    24.160    
                         clock uncertainty           -0.087    24.073    
    SLICE_X81Y99         FDRE (Setup_fdre_C_R)       -0.429    23.644    robot_design_i/Clock_divider_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         23.644    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                 18.924    

Slack (MET) :             18.924ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 2.032ns (36.713%)  route 3.503ns (63.287%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.725    -0.815    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.357     0.998    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.122 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.330     1.452    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.032 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.032    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.260 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.260    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.531 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.577     3.108    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.373     3.481 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.239     4.720    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.604    23.584    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[5]/C
                         clock pessimism              0.576    24.160    
                         clock uncertainty           -0.087    24.073    
    SLICE_X81Y99         FDRE (Setup_fdre_C_R)       -0.429    23.644    robot_design_i/Clock_divider_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.644    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                 18.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.300    robot_design_i/Clock_divider_0/inst/counter_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.140 r  robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.139    robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.085 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.085    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_7
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.868    -0.804    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[8]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105    -0.190    robot_design_i/Clock_divider_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.300    robot_design_i/Clock_divider_0/inst/counter_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.140 r  robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.139    robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.074 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.074    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_5
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.868    -0.804    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105    -0.190    robot_design_i/Clock_divider_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.300    robot_design_i/Clock_divider_0/inst/counter_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.140 r  robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.139    robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.049 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.049    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.868    -0.804    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105    -0.190    robot_design_i/Clock_divider_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.300    robot_design_i/Clock_divider_0/inst/counter_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.140 r  robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.139    robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.049 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.049    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_6
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.868    -0.804    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[9]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105    -0.190    robot_design_i/Clock_divider_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.300    robot_design_i/Clock_divider_0/inst/counter_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.140 r  robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.139    robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.100 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.100    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.046 r  robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.046    robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1_n_7
    SLICE_X81Y101        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.868    -0.804    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y101        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[12]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.105    -0.190    robot_design_i/Clock_divider_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.300    robot_design_i/Clock_divider_0/inst/counter_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.140 r  robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.139    robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.100 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.100    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.035 r  robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.035    robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1_n_5
    SLICE_X81Y101        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.868    -0.804    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y101        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[14]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.105    -0.190    robot_design_i/Clock_divider_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.300    robot_design_i/Clock_divider_0/inst/counter_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.140 r  robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.139    robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.100 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.100    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.010 r  robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.010    robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1_n_6
    SLICE_X81Y101        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.868    -0.804    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y101        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[13]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.105    -0.190    robot_design_i/Clock_divider_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.300    robot_design_i/Clock_divider_0/inst/counter_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.140 r  robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.139    robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.100 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.100    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.010 r  robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.010    robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1_n_4
    SLICE_X81Y101        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.868    -0.804    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y101        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[15]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.105    -0.190    robot_design_i/Clock_divider_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.159%)  route 0.121ns (21.841%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.300    robot_design_i/Clock_divider_0/inst/counter_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.140 r  robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.139    robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.100 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.100    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.061 r  robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.061    robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X81Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.007 r  robot_design_i/Clock_divider_0/inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.007    robot_design_i/Clock_divider_0/inst/counter_reg[16]_i_1_n_7
    SLICE_X81Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.868    -0.804    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[16]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y102        FDRE (Hold_fdre_C_D)         0.105    -0.190    robot_design_i/Clock_divider_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.584%)  route 0.121ns (21.416%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.300    robot_design_i/Clock_divider_0/inst/counter_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.140 r  robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.139    robot_design_i/Clock_divider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.100 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.100    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.061 r  robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.061    robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X81Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.004 r  robot_design_i/Clock_divider_0/inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.004    robot_design_i/Clock_divider_0/inst/counter_reg[16]_i_1_n_5
    SLICE_X81Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.868    -0.804    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[18]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y102        FDRE (Hold_fdre_C_D)         0.105    -0.190    robot_design_i/Clock_divider_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_robot_design_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17   robot_design_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X81Y98     robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X81Y100    robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X81Y100    robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X81Y101    robot_design_i/Clock_divider_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X81Y101    robot_design_i/Clock_divider_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X81Y101    robot_design_i/Clock_divider_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X81Y101    robot_design_i/Clock_divider_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X81Y102    robot_design_i/Clock_divider_0/inst/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y98     robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y98     robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y100    robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y100    robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y100    robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y100    robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y101    robot_design_i/Clock_divider_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y101    robot_design_i/Clock_divider_0/inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y101    robot_design_i/Clock_divider_0/inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y101    robot_design_i/Clock_divider_0/inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y98     robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y98     robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y100    robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y100    robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y100    robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y100    robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y101    robot_design_i/Clock_divider_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y101    robot_design_i/Clock_divider_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y101    robot_design_i/Clock_divider_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y101    robot_design_i/Clock_divider_0/inst/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_robot_design_clk_wiz_0
  To Clock:  clkfbout_robot_design_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_robot_design_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   robot_design_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 1.676ns (20.284%)  route 6.587ns (79.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y104        LUT1 (Prop_lut1_I0_O)        0.152     7.366 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=4, routed)           0.898     8.263    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X89Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 1.676ns (20.284%)  route 6.587ns (79.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y104        LUT1 (Prop_lut1_I0_O)        0.152     7.366 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=4, routed)           0.898     8.263    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X89Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 1.676ns (20.284%)  route 6.587ns (79.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y104        LUT1 (Prop_lut1_I0_O)        0.152     7.366 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=4, routed)           0.898     8.263    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X89Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.981ns  (logic 1.676ns (21.001%)  route 6.305ns (78.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y104        LUT1 (Prop_lut1_I0_O)        0.152     7.366 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=4, routed)           0.616     7.981    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X86Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[0]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.057ns  (logic 1.613ns (39.752%)  route 2.444ns (60.248%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  Sensors[0] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[0]
    E7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sensors_IBUF[0]_inst/O
                         net (fo=3, routed)           2.444     3.933    robot_design_i/RobotLogic_0/inst/sensor[0]
    SLICE_X89Y106        LUT3 (Prop_lut3_I0_O)        0.124     4.057 r  robot_design_i/RobotLogic_0/inst/pwmR__0/O
                         net (fo=1, routed)           0.000     4.057    robot_design_i/RobotLogic_0/inst/pwmR__0_n_0
    SLICE_X89Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[0]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.630ns  (logic 1.613ns (44.422%)  route 2.018ns (55.578%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 f  Sensors[0] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[0]
    E7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  Sensors_IBUF[0]_inst/O
                         net (fo=3, routed)           2.018     3.506    robot_design_i/RobotLogic_0/inst/sensor[0]
    SLICE_X89Y106        LUT3 (Prop_lut3_I0_O)        0.124     3.630 r  robot_design_i/RobotLogic_0/inst/pwmL[3]_i_1/O
                         net (fo=1, routed)           0.000     3.630    robot_design_i/RobotLogic_0/inst/p_1_in[3]
    SLICE_X89Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[0]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.624ns  (logic 1.607ns (44.330%)  route 2.018ns (55.670%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 f  Sensors[0] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[0]
    E7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  Sensors_IBUF[0]_inst/O
                         net (fo=3, routed)           2.018     3.506    robot_design_i/RobotLogic_0/inst/sensor[0]
    SLICE_X89Y106        LUT3 (Prop_lut3_I0_O)        0.118     3.624 r  robot_design_i/RobotLogic_0/inst/pwmL[5]_i_1/O
                         net (fo=1, routed)           0.000     3.624    robot_design_i/RobotLogic_0/inst/p_1_in[5]
    SLICE_X89Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sensors[2]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.267ns (43.364%)  route 0.348ns (56.636%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  Sensors[2] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[2]
    J3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  Sensors_IBUF[2]_inst/O
                         net (fo=3, routed)           0.348     0.570    robot_design_i/RobotLogic_0/inst/sensor[2]
    SLICE_X89Y106        LUT3 (Prop_lut3_I1_O)        0.045     0.615 r  robot_design_i/RobotLogic_0/inst/pwmR__0/O
                         net (fo=1, routed)           0.000     0.615    robot_design_i/RobotLogic_0/inst/pwmR__0_n_0
    SLICE_X89Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[1]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.275ns (39.369%)  route 0.423ns (60.631%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  Sensors[1] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[1]
    J4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Sensors_IBUF[1]_inst/O
                         net (fo=3, routed)           0.423     0.653    robot_design_i/RobotLogic_0/inst/sensor[1]
    SLICE_X89Y106        LUT3 (Prop_lut3_I1_O)        0.045     0.698 r  robot_design_i/RobotLogic_0/inst/pwmL[3]_i_1/O
                         net (fo=1, routed)           0.000     0.698    robot_design_i/RobotLogic_0/inst/p_1_in[3]
    SLICE_X89Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[1]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.699ns  (logic 0.276ns (39.456%)  route 0.423ns (60.544%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  Sensors[1] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[1]
    J4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Sensors_IBUF[1]_inst/O
                         net (fo=3, routed)           0.423     0.653    robot_design_i/RobotLogic_0/inst/sensor[1]
    SLICE_X89Y106        LUT3 (Prop_lut3_I2_O)        0.046     0.699 r  robot_design_i/RobotLogic_0/inst/pwmL[5]_i_1/O
                         net (fo=1, routed)           0.000     0.699    robot_design_i/RobotLogic_0/inst/p_1_in[5]
    SLICE_X89Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 0.336ns (10.454%)  route 2.874ns (89.546%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.629     2.920    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y104        LUT1 (Prop_lut1_I0_O)        0.044     2.964 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=4, routed)           0.246     3.210    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X86Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.303ns  (logic 0.336ns (10.159%)  route 2.967ns (89.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.629     2.920    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y104        LUT1 (Prop_lut1_I0_O)        0.044     2.964 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=4, routed)           0.339     3.303    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X89Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.303ns  (logic 0.336ns (10.159%)  route 2.967ns (89.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.629     2.920    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y104        LUT1 (Prop_lut1_I0_O)        0.044     2.964 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=4, routed)           0.339     3.303    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X89Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.303ns  (logic 0.336ns (10.159%)  route 2.967ns (89.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.629     2.920    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y104        LUT1 (Prop_lut1_I0_O)        0.044     2.964 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=4, routed)           0.339     3.303    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X89Y106        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_robot_design_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/LPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 3.971ns (67.907%)  route 1.877ns (32.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.714    -0.826    robot_design_i/LPWM/inst/clk
    SLICE_X85Y106        FDRE                                         r  robot_design_i/LPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  robot_design_i/LPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           1.877     1.507    pwm_0_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515     5.022 r  pwm_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.022    pwm_0
    K1                                                                r  pwm_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 robot_design_i/RPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.731ns  (logic 4.047ns (70.615%)  route 1.684ns (29.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.714    -0.826    robot_design_i/RPWM/inst/clk
    SLICE_X88Y110        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.308 r  robot_design_i/RPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           1.684     1.376    pwm_2_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529     4.905 r  pwm_2_OBUF_inst/O
                         net (fo=0)                   0.000     4.905    pwm_2
    F6                                                                r  pwm_2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/RPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.394ns (80.433%)  route 0.339ns (19.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.599    -0.565    robot_design_i/RPWM/inst/clk
    SLICE_X88Y110        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  robot_design_i/RPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           0.339    -0.062    pwm_2_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     1.168 r  pwm_2_OBUF_inst/O
                         net (fo=0)                   0.000     1.168    pwm_2
    F6                                                                r  pwm_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 robot_design_i/LPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.357ns (76.463%)  route 0.418ns (23.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.600    -0.564    robot_design_i/LPWM/inst/clk
    SLICE_X85Y106        FDRE                                         r  robot_design_i/LPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  robot_design_i/LPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           0.418    -0.005    pwm_0_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     1.211 r  pwm_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.211    pwm_0
    K1                                                                r  pwm_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_robot_design_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_robot_design_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_robot_design_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    robot_design_i/clk_wiz/inst/clkfbout_robot_design_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.327 f  robot_design_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    robot_design_i/clk_wiz/inst/clkfbout_buf_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_robot_design_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clkfbout_robot_design_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    robot_design_i/clk_wiz/inst/clkfbout_buf_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_robot_design_clk_wiz_0

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.184ns  (logic 1.648ns (17.945%)  route 7.536ns (82.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.135     7.659    robot_design_i/RPWM/inst/rstn
    SLICE_X85Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.783 r  robot_design_i/RPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.401     9.184    robot_design_i/RPWM/inst/ccr[15]_i_1_n_0
    SLICE_X84Y112        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.590    -1.431    robot_design_i/RPWM/inst/clk
    SLICE_X84Y112        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.046ns  (logic 1.648ns (18.219%)  route 7.398ns (81.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.135     7.659    robot_design_i/RPWM/inst/rstn
    SLICE_X85Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.783 r  robot_design_i/RPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.263     9.046    robot_design_i/RPWM/inst/ccr[15]_i_1_n_0
    SLICE_X84Y111        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.591    -1.430    robot_design_i/RPWM/inst/clk
    SLICE_X84Y111        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[7]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.965ns  (logic 1.676ns (18.696%)  route 7.289ns (81.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.135     7.659    robot_design_i/LPWM/inst/rstn
    SLICE_X85Y108        LUT1 (Prop_lut1_I0_O)        0.152     7.811 r  robot_design_i/LPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.154     8.965    robot_design_i/LPWM/inst/ccr[15]_i_1_n_0
    SLICE_X83Y105        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.594    -1.427    robot_design_i/LPWM/inst/clk
    SLICE_X83Y105        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[7]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.947ns  (logic 1.648ns (18.420%)  route 7.299ns (81.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.135     7.659    robot_design_i/RPWM/inst/rstn
    SLICE_X85Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.783 r  robot_design_i/RPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.164     8.947    robot_design_i/RPWM/inst/ccr[15]_i_1_n_0
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.592    -1.429    robot_design_i/RPWM/inst/clk
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.947ns  (logic 1.648ns (18.420%)  route 7.299ns (81.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.135     7.659    robot_design_i/RPWM/inst/rstn
    SLICE_X85Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.783 r  robot_design_i/RPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.164     8.947    robot_design_i/RPWM/inst/ccr[15]_i_1_n_0
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.592    -1.429    robot_design_i/RPWM/inst/clk
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.898ns  (logic 1.648ns (18.523%)  route 7.250ns (81.477%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.135     7.659    robot_design_i/RPWM/inst/rstn
    SLICE_X85Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.783 r  robot_design_i/RPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.115     8.898    robot_design_i/RPWM/inst/ccr[15]_i_1_n_0
    SLICE_X84Y110        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.592    -1.429    robot_design_i/RPWM/inst/clk
    SLICE_X84Y110        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/psc_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.648ns (18.555%)  route 7.234ns (81.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.176     7.700    robot_design_i/LPWM/inst/rstn
    SLICE_X88Y104        LUT5 (Prop_lut5_I4_O)        0.124     7.824 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          1.058     8.883    robot_design_i/LPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X86Y101        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.597    -1.424    robot_design_i/LPWM/inst/clk
    SLICE_X86Y101        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/psc_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.648ns (18.555%)  route 7.234ns (81.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.176     7.700    robot_design_i/LPWM/inst/rstn
    SLICE_X88Y104        LUT5 (Prop_lut5_I4_O)        0.124     7.824 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          1.058     8.883    robot_design_i/LPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X86Y101        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.597    -1.424    robot_design_i/LPWM/inst/clk
    SLICE_X86Y101        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/psc_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.648ns (18.555%)  route 7.234ns (81.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.176     7.700    robot_design_i/LPWM/inst/rstn
    SLICE_X88Y104        LUT5 (Prop_lut5_I4_O)        0.124     7.824 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          1.058     8.883    robot_design_i/LPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X86Y101        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.597    -1.424    robot_design_i/LPWM/inst/clk
    SLICE_X86Y101        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/psc_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.648ns (18.555%)  route 7.234ns (81.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.176     7.700    robot_design_i/LPWM/inst/rstn
    SLICE_X88Y104        LUT5 (Prop_lut5_I4_O)        0.124     7.824 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          1.058     8.883    robot_design_i/LPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X86Y101        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.597    -1.424    robot_design_i/LPWM/inst/clk
    SLICE_X86Y101        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.571%)  route 0.176ns (41.429%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/Q
                         net (fo=4, routed)           0.176     0.380    robot_design_i/LPWM/inst/duty[4]
    SLICE_X84Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.425 r  robot_design_i/LPWM/inst/ccr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.425    robot_design_i/LPWM/inst/p_1_in[4]
    SLICE_X84Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/LPWM/inst/clk
    SLICE_X84Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[4]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/RPWM/inst/ccr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.249ns (46.960%)  route 0.281ns (53.040%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/Q
                         net (fo=4, routed)           0.281     0.485    robot_design_i/RPWM/inst/duty[4]
    SLICE_X87Y110        LUT4 (Prop_lut4_I0_O)        0.045     0.530 r  robot_design_i/RPWM/inst/ccr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.530    robot_design_i/RPWM/inst/p_1_in[4]
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/RPWM/inst/clk
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/RPWM/inst/ccr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.249ns (46.960%)  route 0.281ns (53.040%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/Q
                         net (fo=4, routed)           0.281     0.485    robot_design_i/RPWM/inst/duty[6]
    SLICE_X87Y110        LUT4 (Prop_lut4_I0_O)        0.045     0.530 r  robot_design_i/RPWM/inst/ccr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.530    robot_design_i/RPWM/inst/p_1_in[6]
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/RPWM/inst/clk
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[6]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.249ns (45.579%)  route 0.297ns (54.421%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/C
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/Q
                         net (fo=1, routed)           0.297     0.501    robot_design_i/LPWM/inst/duty[3]
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.546 r  robot_design_i/LPWM/inst/ccr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.546    robot_design_i/LPWM/inst/p_1_in[3]
    SLICE_X85Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/LPWM/inst/clk
    SLICE_X85Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[3]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.534%)  route 0.310ns (55.466%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/Q
                         net (fo=4, routed)           0.310     0.514    robot_design_i/LPWM/inst/duty[6]
    SLICE_X84Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.559 r  robot_design_i/LPWM/inst/ccr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.559    robot_design_i/LPWM/inst/p_1_in[6]
    SLICE_X84Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/LPWM/inst/clk
    SLICE_X84Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[6]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/RPWM/inst/ccr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.433%)  route 0.324ns (56.567%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/C
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/Q
                         net (fo=2, routed)           0.324     0.528    robot_design_i/RPWM/inst/duty[3]
    SLICE_X87Y110        LUT4 (Prop_lut4_I0_O)        0.045     0.573 r  robot_design_i/RPWM/inst/ccr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.573    robot_design_i/RPWM/inst/p_1_in[3]
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/RPWM/inst/clk
    SLICE_X87Y110        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[3]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.290ns (46.949%)  route 0.328ns (53.051%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/C
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.191     0.191 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/Q
                         net (fo=1, routed)           0.328     0.519    robot_design_i/LPWM/inst/duty[5]
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.099     0.618 r  robot_design_i/LPWM/inst/ccr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.618    robot_design_i/LPWM/inst/p_1_in[5]
    SLICE_X85Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/LPWM/inst/clk
    SLICE_X85Y107        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/RPWM/inst/ccr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.249ns (35.839%)  route 0.446ns (64.161%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/C
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/Q
                         net (fo=2, routed)           0.446     0.650    robot_design_i/RPWM/inst/duty[5]
    SLICE_X87Y109        LUT4 (Prop_lut4_I0_O)        0.045     0.695 r  robot_design_i/RPWM/inst/ccr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.695    robot_design_i/RPWM/inst/p_1_in[5]
    SLICE_X87Y109        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.801    robot_design_i/RPWM/inst/clk
    SLICE_X87Y109        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[5]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.989ns  (logic 0.337ns (11.258%)  route 2.653ns (88.742%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.653     2.944    robot_design_i/LPWM/inst/rstn
    SLICE_X85Y106        LUT4 (Prop_lut4_I0_O)        0.045     2.989 r  robot_design_i/LPWM/inst/pwm_out_i_1/O
                         net (fo=1, routed)           0.000     2.989    robot_design_i/LPWM/inst/pwm_out_i_1_n_0
    SLICE_X85Y106        FDRE                                         r  robot_design_i/LPWM/inst/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.801    robot_design_i/LPWM/inst/clk
    SLICE_X85Y106        FDRE                                         r  robot_design_i/LPWM/inst/pwm_out_reg/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.266ns  (logic 0.337ns (10.304%)  route 2.929ns (89.696%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.929     3.221    robot_design_i/RPWM/inst/rstn
    SLICE_X88Y110        LUT4 (Prop_lut4_I0_O)        0.045     3.266 r  robot_design_i/RPWM/inst/pwm_out_i_1/O
                         net (fo=1, routed)           0.000     3.266    robot_design_i/RPWM/inst/pwm_out_i_1_n_0
    SLICE_X88Y110        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/RPWM/inst/clk
    SLICE_X88Y110        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_robot_design_clk_wiz_0

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.836ns  (logic 1.648ns (18.651%)  route 7.188ns (81.349%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y104        LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.499     8.836    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.588    -1.433    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.836ns  (logic 1.648ns (18.651%)  route 7.188ns (81.349%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y104        LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.499     8.836    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.588    -1.433    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.836ns  (logic 1.648ns (18.651%)  route 7.188ns (81.349%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y104        LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.499     8.836    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.588    -1.433    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.836ns  (logic 1.648ns (18.651%)  route 7.188ns (81.349%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y104        LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.499     8.836    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.588    -1.433    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y100        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[9]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.669ns  (logic 1.648ns (19.012%)  route 7.021ns (80.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y104        LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.331     8.669    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.604    -1.416    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.669ns  (logic 1.648ns (19.012%)  route 7.021ns (80.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y104        LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.331     8.669    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.604    -1.416    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.669ns  (logic 1.648ns (19.012%)  route 7.021ns (80.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y104        LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.331     8.669    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.604    -1.416    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.669ns  (logic 1.648ns (19.012%)  route 7.021ns (80.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y104        LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.331     8.669    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.604    -1.416    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.577ns  (logic 1.648ns (19.216%)  route 6.929ns (80.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y104        LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.239     8.577    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.604    -1.416    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.577ns  (logic 1.648ns (19.216%)  route 6.929ns (80.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          5.690     7.214    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y104        LUT2 (Prop_lut2_I1_O)        0.124     7.338 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.239     8.577    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.604    -1.416    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.316ns  (logic 0.292ns (12.589%)  route 2.024ns (87.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.024     2.316    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.875    -0.798    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.316ns  (logic 0.292ns (12.589%)  route 2.024ns (87.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.024     2.316    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.875    -0.798    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.316ns  (logic 0.292ns (12.589%)  route 2.024ns (87.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.024     2.316    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.875    -0.798    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.316ns  (logic 0.292ns (12.589%)  route 2.024ns (87.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.024     2.316    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.875    -0.798    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y98         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.353ns  (logic 0.292ns (12.392%)  route 2.061ns (87.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.061     2.353    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.875    -0.798    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.353ns  (logic 0.292ns (12.392%)  route 2.061ns (87.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.061     2.353    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.875    -0.798    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.353ns  (logic 0.292ns (12.392%)  route 2.061ns (87.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.061     2.353    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.875    -0.798    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.353ns  (logic 0.292ns (12.392%)  route 2.061ns (87.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.061     2.353    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.875    -0.798    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y99         FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.444ns  (logic 0.292ns (11.929%)  route 2.152ns (88.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.152     2.444    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X81Y101        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.868    -0.804    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y101        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.444ns  (logic 0.292ns (11.929%)  route 2.152ns (88.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.152     2.444    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X81Y101        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.868    -0.804    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X81Y101        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[13]/C





