Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:08:52 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/operator_float_div9_timing_routed.rpt
| Design       : operator_float_div9
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.098        0.000                      0                  547        0.096        0.000                      0                  547        0.850        0.000                       0                   382  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.098        0.000                      0                  547        0.096        0.000                      0                  547        0.850        0.000                       0                   382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.481ns (20.317%)  route 1.886ns (79.683%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[28]/Q
                         net (fo=10, routed)          0.599     1.540    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/ap_CS_fsm_reg[36][8]
    SLICE_X17Y136        LUT5 (Prop_lut5_I0_O)        0.053     1.593 f  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.295     1.888    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_17_n_0
    SLICE_X17Y136        LUT6 (Prop_lut6_I4_O)        0.053     1.941 r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7/O
                         net (fo=1, routed)           0.403     2.344    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7_n_0
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     2.397 r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.590     2.986    grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/sel[0]
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     3.039 r  grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     3.039    grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2_n_0
    SLICE_X17Y137        FDRE                                         r  grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/ap_clk
    SLICE_X17Y137        FDRE                                         r  grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y137        FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  0.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/din1_cast_array_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y143        FDRE                                         r  operator_float_dibkb_U9/din1_cast_array_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/din1_cast_array_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.438    operator_float_dibkb_U9/din1_cast_array_reg[0][1]
    SLICE_X15Y143        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y143        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y143        FDRE (Hold_fdre_C_D)         0.044     0.342    operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.750         2.500       1.750      SLICE_X23Y136  grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         1.250       0.850      SLICE_X23Y136  grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X21Y139  ap_CS_fsm_reg[0]/C



