{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612855401053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612855401053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  9 02:23:20 2021 " "Processing started: Tue Feb  9 02:23:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612855401053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1612855401053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA_Project -c CA_Project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA_Project -c CA_Project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1612855401054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1612855401614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1612855401614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CA_Project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CA_Project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CA_Project " "Found entity 1: CA_Project" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_shiftreg0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409695 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409695 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_compare0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare0_altfp_compare_cmb-RTL " "Found design unit 1: altfp_compare0_altfp_compare_cmb-RTL" {  } { { "altfp_compare0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/altfp_compare0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409698 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare0-RTL " "Found design unit 2: altfp_compare0-RTL" {  } { { "altfp_compare0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/altfp_compare0.vhd" 1045 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409698 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare0_altfp_compare_cmb " "Found entity 1: altfp_compare0_altfp_compare_cmb" {  } { { "altfp_compare0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/altfp_compare0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409698 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare0 " "Found entity 2: altfp_compare0" {  } { { "altfp_compare0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/altfp_compare0.vhd" 1033 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_compare0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409699 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409699 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_mux0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409700 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_mux1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409700 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_DUAL_PORT.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_DUAL_PORT.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_DUAL_PORT " "Found entity 1: RAM_DUAL_PORT" {  } { { "RAM_DUAL_PORT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/RAM_DUAL_PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INSTR_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file INSTR_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTR_ROM " "Found entity 1: INSTR_ROM" {  } { { "INSTR_ROM.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/INSTR_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CTRL_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file CTRL_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL_ROM " "Found entity 1: CTRL_ROM" {  } { { "CTRL_ROM.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/CTRL_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD4.v 1 1 " "Found 1 design units, including 1 entities, in source file ADD4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Found entity 1: ADD4" {  } { { "ADD4.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ADD4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 2 2 " "Found 2 design units, including 2 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_lpm_constant_r09 " "Found entity 1: zero_lpm_constant_r09" {  } { { "zero.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/zero.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409705 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero " "Found entity 2: zero" {  } { { "zero.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/zero.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one.v 2 2 " "Found 2 design units, including 2 entities, in source file one.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_lpm_constant_be9 " "Found entity 1: one_lpm_constant_be9" {  } { { "one.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/one.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409706 ""} { "Info" "ISGN_ENTITY_NAME" "2 one " "Found entity 2: one" {  } { { "one.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/one.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_decode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_decode0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855409707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855409707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA_Project " "Elaborating entity \"CA_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1612855409799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:BRANCH " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:BRANCH\"" {  } { { "CA_Project.bdf" "BRANCH" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 320 -1504 -1392 408 "BRANCH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855409903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:BRANCH " "Elaborated megafunction instantiation \"BUSMUX:BRANCH\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 320 -1504 -1392 408 "BRANCH" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855409906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:BRANCH " "Instantiated megafunction \"BUSMUX:BRANCH\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855409916 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 320 -1504 -1392 408 "BRANCH" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855409916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:BRANCH\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:BRANCH\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410027 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:BRANCH\|lpm_mux:\$00000 BUSMUX:BRANCH " "Elaborated megafunction instantiation \"BUSMUX:BRANCH\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:BRANCH\"" {  } { { "busmux.tdf" "" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 320 -1504 -1392 408 "BRANCH" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/mux_l0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855410113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855410113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d BUSMUX:BRANCH\|lpm_mux:\$00000\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"BUSMUX:BRANCH\|lpm_mux:\$00000\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:CTRL_BUF " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:CTRL_BUF\"" {  } { { "CA_Project.bdf" "CTRL_BUF" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -528 568 744 -384 "CTRL_BUF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:CTRL_BUF " "Elaborated megafunction instantiation \"LPM_FF:CTRL_BUF\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -528 568 744 -384 "CTRL_BUF" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855410143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:CTRL_BUF " "Instantiated megafunction \"LPM_FF:CTRL_BUF\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410143 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -528 568 744 -384 "CTRL_BUF" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855410143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst21 " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst21\"" {  } { { "CA_Project.bdf" "inst21" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 248 -2272 -2144 360 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.v" "LPM_DECODE_component" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_decode0.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_decode0.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855410602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410602 ""}  } { { "lpm_decode0.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_decode0.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855410602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3ff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3ff " "Found entity 1: decode_3ff" {  } { { "db/decode_3ff.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/decode_3ff.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855410677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855410677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3ff lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component\|decode_3ff:auto_generated " "Elaborating entity \"decode_3ff\" for hierarchy \"lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component\|decode_3ff:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL_ROM CTRL_ROM:MICRO_CTRL " "Elaborating entity \"CTRL_ROM\" for hierarchy \"CTRL_ROM:MICRO_CTRL\"" {  } { { "CA_Project.bdf" "MICRO_CTRL" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -488 -72 144 -360 "MICRO_CTRL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\"" {  } { { "CTRL_ROM.v" "altsyncram_component" { Text "/home/helium5/Desktop/Processor_Simulation/CTRL_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\"" {  } { { "CTRL_ROM.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/CTRL_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component " "Instantiated megafunction \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file output0.hex " "Parameter \"init_file\" = \"output0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410868 ""}  } { { "CTRL_ROM.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/CTRL_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855410868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oe91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oe91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oe91 " "Found entity 1: altsyncram_oe91" {  } { { "db/altsyncram_oe91.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/altsyncram_oe91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855410907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855410907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oe91 CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated " "Elaborating entity \"altsyncram_oe91\" for hierarchy \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855410907 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "output0.hex " "Byte addressed memory initialization file \"output0.hex\" was read in the word-addressed format" {  } { { "/home/helium5/Desktop/Processor_Simulation/output0.hex" "" { Text "/home/helium5/Desktop/Processor_Simulation/output0.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Design Software" 0 -1 1612855411017 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "output0.hex 4 4 " "Width of data items in \"output0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 4 warnings, reporting 4" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 output0.hex " "Data at line (2) of memory initialization file \"output0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/helium5/Desktop/Processor_Simulation/output0.hex" "" { Text "/home/helium5/Desktop/Processor_Simulation/output0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1612855411017 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 output0.hex " "Data at line (3) of memory initialization file \"output0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/helium5/Desktop/Processor_Simulation/output0.hex" "" { Text "/home/helium5/Desktop/Processor_Simulation/output0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1612855411017 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 output0.hex " "Data at line (4) of memory initialization file \"output0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/helium5/Desktop/Processor_Simulation/output0.hex" "" { Text "/home/helium5/Desktop/Processor_Simulation/output0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1612855411017 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 output0.hex " "Data at line (5) of memory initialization file \"output0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/helium5/Desktop/Processor_Simulation/output0.hex" "" { Text "/home/helium5/Desktop/Processor_Simulation/output0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1612855411017 ""}  } { { "/home/helium5/Desktop/Processor_Simulation/output0.hex" "" { Text "/home/helium5/Desktop/Processor_Simulation/output0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Design Software" 0 -1 1612855411017 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 56 /home/helium5/Desktop/Processor_Simulation/output0.hex " "Memory depth (64) in the design file differs from memory depth (56) in the Memory Initialization File \"/home/helium5/Desktop/Processor_Simulation/output0.hex\" -- setting initial value for remaining addresses to 0" {  } { { "CTRL_ROM.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/CTRL_ROM.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Design Software" 0 -1 1612855411018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTR_ROM INSTR_ROM:INSTR_MEM " "Elaborating entity \"INSTR_ROM\" for hierarchy \"INSTR_ROM:INSTR_MEM\"" {  } { { "CA_Project.bdf" "INSTR_MEM" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\"" {  } { { "INSTR_ROM.v" "altsyncram_component" { Text "/home/helium5/Desktop/Processor_Simulation/INSTR_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\"" {  } { { "INSTR_ROM.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/INSTR_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file output0.hex " "Parameter \"init_file\" = \"output0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411266 ""}  } { { "INSTR_ROM.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/INSTR_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855411266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cl91 " "Found entity 1: altsyncram_cl91" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/altsyncram_cl91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855411330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855411330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cl91 INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated " "Elaborating entity \"altsyncram_cl91\" for hierarchy \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eca " "Found entity 1: decode_eca" {  } { { "db/decode_eca.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/decode_eca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855411481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855411481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_eca INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|decode_eca:rden_decode " "Elaborating entity \"decode_eca\" for hierarchy \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|decode_eca:rden_decode\"" {  } { { "db/altsyncram_cl91.tdf" "rden_decode" { Text "/home/helium5/Desktop/Processor_Simulation/db/altsyncram_cl91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_isb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_isb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_isb " "Found entity 1: mux_isb" {  } { { "db/mux_isb.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/mux_isb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855411518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855411518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_isb INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|mux_isb:mux2 " "Elaborating entity \"mux_isb\" for hierarchy \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|mux_isb:mux2\"" {  } { { "db/altsyncram_cl91.tdf" "mux2" { Text "/home/helium5/Desktop/Processor_Simulation/db/altsyncram_cl91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:PC " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:PC\"" {  } { { "CA_Project.bdf" "PC" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 288 -1320 -1144 432 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:PC " "Elaborated megafunction instantiation \"LPM_FF:PC\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 288 -1320 -1144 432 "PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855411545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:PC " "Instantiated megafunction \"LPM_FF:PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411545 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 288 -1320 -1144 432 "PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855411545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD4 ADD4:inst17 " "Elaborating entity \"ADD4\" for hierarchy \"ADD4:inst17\"" {  } { { "CA_Project.bdf" "inst17" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 464 -1520 -1360 560 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ADD4.v" "LPM_ADD_SUB_component" { Text "/home/helium5/Desktop/Processor_Simulation/ADD4.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ADD4.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ADD4.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855411612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411612 ""}  } { { "ADD4.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ADD4.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855411612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p1i " "Found entity 1: add_sub_p1i" {  } { { "db/add_sub_p1i.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/add_sub_p1i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855411681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855411681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p1i ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_p1i:auto_generated " "Elaborating entity \"add_sub_p1i\" for hierarchy \"ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_p1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst35 " "Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst35\"" {  } { { "CA_Project.bdf" "inst35" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -304 -576 -432 -192 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst35\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst35\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "LPM_MUX_component" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_mux1.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst35\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux1:inst35\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_mux1.vhd" 201 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855411716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst35\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux1:inst35\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411716 ""}  } { { "lpm_mux1.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_mux1.vhd" 201 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855411716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3de.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3de.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3de " "Found entity 1: mux_3de" {  } { { "db/mux_3de.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/mux_3de.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855411756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855411756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3de lpm_mux1:inst35\|lpm_mux:LPM_MUX_component\|mux_3de:auto_generated " "Elaborating entity \"mux_3de\" for hierarchy \"lpm_mux1:inst35\|lpm_mux:LPM_MUX_component\|mux_3de:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:SING_EXTEND_1 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:SING_EXTEND_1\"" {  } { { "CA_Project.bdf" "SING_EXTEND_1" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 656 8 120 744 "SING_EXTEND_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:SING_EXTEND_1 " "Elaborated megafunction instantiation \"BUSMUX:SING_EXTEND_1\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 656 8 120 744 "SING_EXTEND_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855411766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:SING_EXTEND_1 " "Instantiated megafunction \"BUSMUX:SING_EXTEND_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411766 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 656 8 120 744 "SING_EXTEND_1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855411766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:SING_EXTEND_1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:SING_EXTEND_1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:SING_EXTEND_1\|lpm_mux:\$00000 BUSMUX:SING_EXTEND_1 " "Elaborated megafunction instantiation \"BUSMUX:SING_EXTEND_1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:SING_EXTEND_1\"" {  } { { "busmux.tdf" "" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 656 8 120 744 "SING_EXTEND_1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/mux_n0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855411808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855411808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n0d BUSMUX:SING_EXTEND_1\|lpm_mux:\$00000\|mux_n0d:auto_generated " "Elaborating entity \"mux_n0d\" for hierarchy \"BUSMUX:SING_EXTEND_1\|lpm_mux:\$00000\|mux_n0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero zero:const_0 " "Elaborating entity \"zero\" for hierarchy \"zero:const_0\"" {  } { { "CA_Project.bdf" "const_0" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 632 -736 -624 680 "const_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_lpm_constant_r09 zero:const_0\|zero_lpm_constant_r09:zero_lpm_constant_r09_component " "Elaborating entity \"zero_lpm_constant_r09\" for hierarchy \"zero:const_0\|zero_lpm_constant_r09:zero_lpm_constant_r09_component\"" {  } { { "zero.v" "zero_lpm_constant_r09_component" { Text "/home/helium5/Desktop/Processor_Simulation/zero.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one one:const_1 " "Elaborating entity \"one\" for hierarchy \"one:const_1\"" {  } { { "CA_Project.bdf" "const_1" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 712 -736 -624 760 "const_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_lpm_constant_be9 one:const_1\|one_lpm_constant_be9:one_lpm_constant_be9_component " "Elaborating entity \"one_lpm_constant_be9\" for hierarchy \"one:const_1\|one_lpm_constant_be9:one_lpm_constant_be9_component\"" {  } { { "one.v" "one_lpm_constant_be9_component" { Text "/home/helium5/Desktop/Processor_Simulation/one.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_DUAL_PORT RAM_DUAL_PORT:REG_FILE " "Elaborating entity \"RAM_DUAL_PORT\" for hierarchy \"RAM_DUAL_PORT:REG_FILE\"" {  } { { "CA_Project.bdf" "REG_FILE" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\"" {  } { { "RAM_DUAL_PORT.v" "altsyncram_component" { Text "/home/helium5/Desktop/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\"" {  } { { "RAM_DUAL_PORT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855411887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR1 " "Parameter \"outdata_aclr_a\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411888 ""}  } { { "RAM_DUAL_PORT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855411888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sch2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sch2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sch2 " "Found entity 1: altsyncram_sch2" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/altsyncram_sch2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855411932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855411932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sch2 RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated " "Elaborating entity \"altsyncram_sch2\" for hierarchy \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:READ2 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:READ2\"" {  } { { "CA_Project.bdf" "READ2" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 240 -320 -208 328 "READ2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:READ2 " "Elaborated megafunction instantiation \"BUSMUX:READ2\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 240 -320 -208 328 "READ2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855411954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:READ2 " "Instantiated megafunction \"BUSMUX:READ2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411954 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 240 -320 -208 328 "READ2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855411954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:READ2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:READ2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411955 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:READ2\|lpm_mux:\$00000 BUSMUX:READ2 " "Elaborated megafunction instantiation \"BUSMUX:READ2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:READ2\"" {  } { { "busmux.tdf" "" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 240 -320 -208 328 "READ2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5vc " "Found entity 1: mux_5vc" {  } { { "db/mux_5vc.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/mux_5vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855411996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855411996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5vc BUSMUX:READ2\|lpm_mux:\$00000\|mux_5vc:auto_generated " "Elaborating entity \"mux_5vc\" for hierarchy \"BUSMUX:READ2\|lpm_mux:\$00000\|mux_5vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855411996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:MEM_ADDR_BUF " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:MEM_ADDR_BUF\"" {  } { { "CA_Project.bdf" "MEM_ADDR_BUF" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 0 3512 3688 144 "MEM_ADDR_BUF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:MEM_ADDR_BUF " "Elaborated megafunction instantiation \"LPM_FF:MEM_ADDR_BUF\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 0 3512 3688 144 "MEM_ADDR_BUF" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:MEM_ADDR_BUF " "Instantiated megafunction \"LPM_FF:MEM_ADDR_BUF\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412005 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 0 3512 3688 144 "MEM_ADDR_BUF" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412005 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_MUX.v 1 1 " "Using design file ALU_MUX.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MUX " "Found entity 1: ALU_MUX" {  } { { "ALU_MUX.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412009 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855412009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MUX ALU_MUX:inst16 " "Elaborating entity \"ALU_MUX\" for hierarchy \"ALU_MUX:inst16\"" {  } { { "CA_Project.bdf" "inst16" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 400 1904 2336 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU_MUX:inst16\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU_MUX:inst16\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU_MUX.v" "LPM_MUX_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_MUX.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MUX:inst16\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU_MUX:inst16\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU_MUX.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_MUX.v" 132 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MUX:inst16\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALU_MUX:inst16\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 24 " "Parameter \"lpm_size\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412214 ""}  } { { "ALU_MUX.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_MUX.v" 132 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d2d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d2d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d2d " "Found entity 1: mux_d2d" {  } { { "db/mux_d2d.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/mux_d2d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855412283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d2d ALU_MUX:inst16\|lpm_mux:LPM_MUX_component\|mux_d2d:auto_generated " "Elaborating entity \"mux_d2d\" for hierarchy \"ALU_MUX:inst16\|lpm_mux:LPM_MUX_component\|mux_d2d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_INV LPM_INV:inst7 " "Elaborating entity \"LPM_INV\" for hierarchy \"LPM_INV:inst7\"" {  } { { "CA_Project.bdf" "inst7" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 112 2232 2288 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_INV:inst7 " "Elaborated megafunction instantiation \"LPM_INV:inst7\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 112 2232 2288 232 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_INV:inst7 " "Instantiated megafunction \"LPM_INV:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412356 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 112 2232 2288 232 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR LPM_XOR:inst9 " "Elaborating entity \"LPM_XOR\" for hierarchy \"LPM_XOR:inst9\"" {  } { { "CA_Project.bdf" "inst9" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -24 2232 2288 96 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_XOR:inst9 " "Elaborated megafunction instantiation \"LPM_XOR:inst9\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -24 2232 2288 96 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_XOR:inst9 " "Instantiated megafunction \"LPM_XOR:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412364 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -24 2232 2288 96 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412364 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_SHIFT_LEFT.v 1 1 " "Using design file ALU_SHIFT_LEFT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_SHIFT_LEFT " "Found entity 1: ALU_SHIFT_LEFT" {  } { { "ALU_SHIFT_LEFT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_SHIFT_LEFT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412371 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855412371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SHIFT_LEFT ALU_SHIFT_LEFT:inst10 " "Elaborating entity \"ALU_SHIFT_LEFT\" for hierarchy \"ALU_SHIFT_LEFT:inst10\"" {  } { { "CA_Project.bdf" "inst10" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -120 2368 2544 -40 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_SHIFT_LEFT.v" "LPM_CLSHIFT_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_SHIFT_LEFT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_SHIFT_LEFT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_SHIFT_LEFT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412409 ""}  } { { "ALU_SHIFT_LEFT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_SHIFT_LEFT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/lpm_clshift_ukb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855412413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412413 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_SHIFT_RIGHT.v 1 1 " "Using design file ALU_SHIFT_RIGHT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_SHIFT_RIGHT " "Found entity 1: ALU_SHIFT_RIGHT" {  } { { "ALU_SHIFT_RIGHT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_SHIFT_RIGHT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855412422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SHIFT_RIGHT ALU_SHIFT_RIGHT:inst11 " "Elaborating entity \"ALU_SHIFT_RIGHT\" for hierarchy \"ALU_SHIFT_RIGHT:inst11\"" {  } { { "CA_Project.bdf" "inst11" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -24 2368 2544 56 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_SHIFT_RIGHT.v" "LPM_CLSHIFT_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_SHIFT_RIGHT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_SHIFT_RIGHT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_SHIFT_RIGHT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412429 ""}  } { { "ALU_SHIFT_RIGHT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_SHIFT_RIGHT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/lpm_clshift_vjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855412433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_ROTATE_LEFT.v 1 1 " "Using design file ALU_ROTATE_LEFT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ROTATE_LEFT " "Found entity 1: ALU_ROTATE_LEFT" {  } { { "ALU_ROTATE_LEFT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_ROTATE_LEFT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855412441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_ROTATE_LEFT ALU_ROTATE_LEFT:inst12 " "Elaborating entity \"ALU_ROTATE_LEFT\" for hierarchy \"ALU_ROTATE_LEFT:inst12\"" {  } { { "CA_Project.bdf" "inst12" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 72 2368 2544 152 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_ROTATE_LEFT.v" "LPM_CLSHIFT_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_ROTATE_LEFT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_ROTATE_LEFT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_ROTATE_LEFT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412447 ""}  } { { "ALU_ROTATE_LEFT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_ROTATE_LEFT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_iib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_iib " "Found entity 1: lpm_clshift_iib" {  } { { "db/lpm_clshift_iib.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/lpm_clshift_iib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855412451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_iib ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_iib:auto_generated " "Elaborating entity \"lpm_clshift_iib\" for hierarchy \"ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_iib:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_ROTATE_RIGHT.v 1 1 " "Using design file ALU_ROTATE_RIGHT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ROTATE_RIGHT " "Found entity 1: ALU_ROTATE_RIGHT" {  } { { "ALU_ROTATE_RIGHT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_ROTATE_RIGHT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855412458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_ROTATE_RIGHT ALU_ROTATE_RIGHT:inst13 " "Elaborating entity \"ALU_ROTATE_RIGHT\" for hierarchy \"ALU_ROTATE_RIGHT:inst13\"" {  } { { "CA_Project.bdf" "inst13" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 168 2368 2544 248 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_ROTATE_RIGHT.v" "LPM_CLSHIFT_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_ROTATE_RIGHT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_ROTATE_RIGHT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_ROTATE_RIGHT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412465 ""}  } { { "ALU_ROTATE_RIGHT.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_ROTATE_RIGHT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_jhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_jhc " "Found entity 1: lpm_clshift_jhc" {  } { { "db/lpm_clshift_jhc.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/lpm_clshift_jhc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855412469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_jhc ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated " "Elaborating entity \"lpm_clshift_jhc\" for hierarchy \"ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_CONST_ZERO.v 1 1 " "Using design file ALU_CONST_ZERO.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONST_ZERO " "Found entity 1: ALU_CONST_ZERO" {  } { { "ALU_CONST_ZERO.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_CONST_ZERO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855412476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CONST_ZERO ALU_CONST_ZERO:inst14 " "Elaborating entity \"ALU_CONST_ZERO\" for hierarchy \"ALU_CONST_ZERO:inst14\"" {  } { { "CA_Project.bdf" "inst14" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 392 2536 2648 440 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant ALU_CONST_ZERO:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"ALU_CONST_ZERO:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ALU_CONST_ZERO.v" "LPM_CONSTANT_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_CONST_ZERO.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_CONST_ZERO:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"ALU_CONST_ZERO:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ALU_CONST_ZERO.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_CONST_ZERO.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_CONST_ZERO:inst14\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"ALU_CONST_ZERO:inst14\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412512 ""}  } { { "ALU_CONST_ZERO.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_CONST_ZERO.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_COMPARE_UNSIGNED.v 1 1 " "Using design file ALU_COMPARE_UNSIGNED.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_COMPARE_UNSIGNED " "Found entity 1: ALU_COMPARE_UNSIGNED" {  } { { "ALU_COMPARE_UNSIGNED.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_COMPARE_UNSIGNED.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855412515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_COMPARE_UNSIGNED ALU_COMPARE_UNSIGNED:inst15 " "Elaborating entity \"ALU_COMPARE_UNSIGNED\" for hierarchy \"ALU_COMPARE_UNSIGNED:inst15\"" {  } { { "CA_Project.bdf" "inst15" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 288 2432 2560 384 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU_COMPARE_UNSIGNED.v" "LPM_COMPARE_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_COMPARE_UNSIGNED.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU_COMPARE_UNSIGNED.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_COMPARE_UNSIGNED.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412555 ""}  } { { "ALU_COMPARE_UNSIGNED.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_COMPARE_UNSIGNED.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drg " "Found entity 1: cmpr_drg" {  } { { "db/cmpr_drg.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/cmpr_drg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855412603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_drg ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component\|cmpr_drg:auto_generated " "Elaborating entity \"cmpr_drg\" for hierarchy \"ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component\|cmpr_drg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_ADD.v 1 1 " "Using design file ALU_ADD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ADD " "Found entity 1: ALU_ADD" {  } { { "ALU_ADD.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_ADD.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855412608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_ADD ALU_ADD:inst1 " "Elaborating entity \"ALU_ADD\" for hierarchy \"ALU_ADD:inst1\"" {  } { { "CA_Project.bdf" "inst1" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 200 1680 1840 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU_ADD.v" "LPM_ADD_SUB_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_ADD.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU_ADD.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_ADD.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412617 ""}  } { { "ALU_ADD.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_ADD.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2nh " "Found entity 1: add_sub_2nh" {  } { { "db/add_sub_2nh.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/add_sub_2nh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855412648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2nh ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2nh:auto_generated " "Elaborating entity \"add_sub_2nh\" for hierarchy \"ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2nh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412649 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_SUB.v 1 1 " "Using design file ALU_SUB.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_SUB " "Found entity 1: ALU_SUB" {  } { { "ALU_SUB.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_SUB.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855412653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SUB ALU_SUB:inst23 " "Elaborating entity \"ALU_SUB\" for hierarchy \"ALU_SUB:inst23\"" {  } { { "CA_Project.bdf" "inst23" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 80 1680 1840 176 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU_SUB.v" "LPM_ADD_SUB_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_SUB.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU_SUB.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_SUB.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412665 ""}  } { { "ALU_SUB.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_SUB.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3oh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3oh " "Found entity 1: add_sub_3oh" {  } { { "db/add_sub_3oh.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/add_sub_3oh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855412698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3oh ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_3oh:auto_generated " "Elaborating entity \"add_sub_3oh\" for hierarchy \"ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_3oh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412698 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_MUL.v 1 1 " "Using design file ALU_MUL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MUL " "Found entity 1: ALU_MUL" {  } { { "ALU_MUL.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_MUL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855412703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MUL ALU_MUL:inst22 " "Elaborating entity \"ALU_MUL\" for hierarchy \"ALU_MUL:inst22\"" {  } { { "CA_Project.bdf" "inst22" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -40 1672 1848 56 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ALU_MUL:inst22\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\"" {  } { { "ALU_MUL.v" "lpm_mult_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_MUL.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MUL:inst22\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\"" {  } { { "ALU_MUL.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_MUL.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855412802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MUL:inst22\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412802 ""}  } { { "ALU_MUL.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_MUL.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855412802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gcn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gcn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gcn " "Found entity 1: mult_gcn" {  } { { "db/mult_gcn.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/mult_gcn.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855412861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gcn ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated " "Elaborating entity \"mult_gcn\" for hierarchy \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_DEVIDE.v 1 1 " "Using design file ALU_DEVIDE.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_DEVIDE " "Found entity 1: ALU_DEVIDE" {  } { { "ALU_DEVIDE.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_DEVIDE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855412872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855412872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_DEVIDE ALU_DEVIDE:inst18 " "Elaborating entity \"ALU_DEVIDE\" for hierarchy \"ALU_DEVIDE:inst18\"" {  } { { "CA_Project.bdf" "inst18" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -152 1672 1848 -56 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855412872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ALU_DEVIDE.v" "LPM_DIVIDE_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_DEVIDE.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ALU_DEVIDE.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_DEVIDE.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855413342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413343 ""}  } { { "ALU_DEVIDE.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_DEVIDE.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855413343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_24u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_24u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_24u " "Found entity 1: lpm_divide_24u" {  } { { "db/lpm_divide_24u.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/lpm_divide_24u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855413397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855413397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_24u ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated " "Elaborating entity \"lpm_divide_24u\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/abs_divider_5dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855413403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855413403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_5dg ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider " "Elaborating entity \"abs_divider_5dg\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\"" {  } { { "db/lpm_divide_24u.tdf" "divider" { Text "/home/helium5/Desktop/Processor_Simulation/db/lpm_divide_24u.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1ef " "Found entity 1: alt_u_div_1ef" {  } { { "db/alt_u_div_1ef.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/alt_u_div_1ef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855413465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855413465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_1ef ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|alt_u_div_1ef:divider " "Elaborating entity \"alt_u_div_1ef\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|alt_u_div_1ef:divider\"" {  } { { "db/abs_divider_5dg.tdf" "divider" { Text "/home/helium5/Desktop/Processor_Simulation/db/abs_divider_5dg.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855413622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855413622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1tc ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|alt_u_div_1ef:divider\|add_sub_1tc:add_sub_0 " "Elaborating entity \"add_sub_1tc\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|alt_u_div_1ef:divider\|add_sub_1tc:add_sub_0\"" {  } { { "db/alt_u_div_1ef.tdf" "add_sub_0" { Text "/home/helium5/Desktop/Processor_Simulation/db/alt_u_div_1ef.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855413656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855413656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2tc ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|alt_u_div_1ef:divider\|add_sub_2tc:add_sub_1 " "Elaborating entity \"add_sub_2tc\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|alt_u_div_1ef:divider\|add_sub_2tc:add_sub_1\"" {  } { { "db/alt_u_div_1ef.tdf" "add_sub_1" { Text "/home/helium5/Desktop/Processor_Simulation/db/alt_u_div_1ef.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_c4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_c4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_c4a " "Found entity 1: lpm_abs_c4a" {  } { { "db/lpm_abs_c4a.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/lpm_abs_c4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855413662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855413662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_c4a ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|lpm_abs_c4a:my_abs_den " "Elaborating entity \"lpm_abs_c4a\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|lpm_abs_c4a:my_abs_den\"" {  } { { "db/abs_divider_5dg.tdf" "my_abs_den" { Text "/home/helium5/Desktop/Processor_Simulation/db/abs_divider_5dg.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND LPM_AND:inst8 " "Elaborating entity \"LPM_AND\" for hierarchy \"LPM_AND:inst8\"" {  } { { "CA_Project.bdf" "inst8" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -24 2160 2216 96 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_AND:inst8 " "Elaborated megafunction instantiation \"LPM_AND:inst8\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -24 2160 2216 96 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855413680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_AND:inst8 " "Instantiated megafunction \"LPM_AND:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413680 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -24 2160 2216 96 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855413680 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_MIN_MAX_MUX.v 1 1 " "Using design file ALU_MIN_MAX_MUX.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MIN_MAX_MUX " "Found entity 1: ALU_MIN_MAX_MUX" {  } { { "ALU_MIN_MAX_MUX.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_MIN_MAX_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855413683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855413683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MIN_MAX_MUX ALU_MIN_MAX_MUX:inst3 " "Elaborating entity \"ALU_MIN_MAX_MUX\" for hierarchy \"ALU_MIN_MAX_MUX:inst3\"" {  } { { "CA_Project.bdf" "inst3" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 56 1904 1984 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU_MIN_MAX_MUX:inst3\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU_MIN_MAX_MUX:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU_MIN_MAX_MUX.v" "LPM_MUX_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_MIN_MAX_MUX.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MIN_MAX_MUX:inst3\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU_MIN_MAX_MUX:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU_MIN_MAX_MUX.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_MIN_MAX_MUX.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855413692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MIN_MAX_MUX:inst3\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALU_MIN_MAX_MUX:inst3\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413692 ""}  } { { "ALU_MIN_MAX_MUX.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_MIN_MAX_MUX.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855413692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_COMPARE.v 1 1 " "Using design file ALU_COMPARE.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_COMPARE " "Found entity 1: ALU_COMPARE" {  } { { "ALU_COMPARE.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_COMPARE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855413696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1612855413696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_COMPARE ALU_COMPARE:inst2 " "Elaborating entity \"ALU_COMPARE\" for hierarchy \"ALU_COMPARE:inst2\"" {  } { { "CA_Project.bdf" "inst2" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -160 1920 2016 -32 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU_COMPARE.v" "LPM_COMPARE_component" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_COMPARE.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU_COMPARE.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_COMPARE.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855413705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413705 ""}  } { { "ALU_COMPARE.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/ALU_COMPARE.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855413705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p1h " "Found entity 1: cmpr_p1h" {  } { { "db/cmpr_p1h.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/cmpr_p1h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855413737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855413737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p1h ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_p1h:auto_generated " "Elaborating entity \"cmpr_p1h\" for hierarchy \"ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_p1h:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:DATA_MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:DATA_MEM\"" {  } { { "CA_Project.bdf" "DATA_MEM" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:DATA_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:DATA_MEM\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "/home/helium5/Desktop/Processor_Simulation/RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:DATA_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:DATA_MEM\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:DATA_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:DATA_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413905 ""}  } { { "RAM.v" "" { Text "/home/helium5/Desktop/Processor_Simulation/RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855413905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kof1 " "Found entity 1: altsyncram_kof1" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/altsyncram_kof1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855413971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855413971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kof1 RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated " "Elaborating entity \"altsyncram_kof1\" for hierarchy \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855413972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l0b " "Found entity 1: decode_l0b" {  } { { "db/decode_l0b.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/decode_l0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855414093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855414093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l0b RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|decode_l0b:decode3 " "Elaborating entity \"decode_l0b\" for hierarchy \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|decode_l0b:decode3\"" {  } { { "db/altsyncram_kof1.tdf" "decode3" { Text "/home/helium5/Desktop/Processor_Simulation/db/altsyncram_kof1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:LB_SEL " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:LB_SEL\"" {  } { { "CA_Project.bdf" "LB_SEL" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -208 4160 4304 -96 "LB_SEL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_mux0.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_mux0.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855414113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414113 ""}  } { { "lpm_mux0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_mux0.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855414113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mbe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mbe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mbe " "Found entity 1: mux_mbe" {  } { { "db/mux_mbe.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/mux_mbe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855414145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855414145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mbe lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component\|mux_mbe:auto_generated " "Elaborating entity \"mux_mbe\" for hierarchy \"lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component\|mux_mbe:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:SING_EXTEND_2 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:SING_EXTEND_2\"" {  } { { "CA_Project.bdf" "SING_EXTEND_2" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -400 4176 4288 -312 "SING_EXTEND_2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:SING_EXTEND_2 " "Elaborated megafunction instantiation \"BUSMUX:SING_EXTEND_2\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -400 4176 4288 -312 "SING_EXTEND_2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855414150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:SING_EXTEND_2 " "Instantiated megafunction \"BUSMUX:SING_EXTEND_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414150 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -400 4176 4288 -312 "SING_EXTEND_2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855414150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:SING_EXTEND_2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:SING_EXTEND_2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414153 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:SING_EXTEND_2\|lpm_mux:\$00000 BUSMUX:SING_EXTEND_2 " "Elaborated megafunction instantiation \"BUSMUX:SING_EXTEND_2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:SING_EXTEND_2\"" {  } { { "busmux.tdf" "" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -400 4176 4288 -312 "SING_EXTEND_2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m0d " "Found entity 1: mux_m0d" {  } { { "db/mux_m0d.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/mux_m0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855414188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855414188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m0d BUSMUX:SING_EXTEND_2\|lpm_mux:\$00000\|mux_m0d:auto_generated " "Elaborating entity \"mux_m0d\" for hierarchy \"BUSMUX:SING_EXTEND_2\|lpm_mux:\$00000\|mux_m0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 lpm_compare0:inst " "Elaborating entity \"lpm_compare0\" for hierarchy \"lpm_compare0:inst\"" {  } { { "CA_Project.bdf" "inst" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -288 -1144 -1016 -192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "LPM_COMPARE_component" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855414207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414207 ""}  } { { "lpm_compare0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855414207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g5h " "Found entity 1: cmpr_g5h" {  } { { "db/cmpr_g5h.tdf" "" { Text "/home/helium5/Desktop/Processor_Simulation/db/cmpr_g5h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612855414238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1612855414238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g5h lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_g5h:auto_generated " "Elaborating entity \"cmpr_g5h\" for hierarchy \"lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_g5h:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/helium5/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:PC_INC33 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:PC_INC33\"" {  } { { "CA_Project.bdf" "PC_INC33" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { -296 -1496 -1336 -200 "PC_INC33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:PC_INC33\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:PC_INC33\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:PC_INC33\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub0:PC_INC33\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855414256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:PC_INC33\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub0:PC_INC33\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414256 ""}  } { { "lpm_add_sub0.vhd" "" { Text "/home/helium5/Desktop/Processor_Simulation/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855414256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:WB_REG " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:WB_REG\"" {  } { { "CA_Project.bdf" "WB_REG" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 864 568 744 1008 "WB_REG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:WB_REG " "Elaborated megafunction instantiation \"LPM_FF:WB_REG\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 864 568 744 1008 "WB_REG" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855414263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:WB_REG " "Instantiated megafunction \"LPM_FF:WB_REG\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414263 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 864 568 744 1008 "WB_REG" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855414263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:WB_REG_2 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:WB_REG_2\"" {  } { { "CA_Project.bdf" "WB_REG_2" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 288 3504 3680 432 "WB_REG_2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:WB_REG_2 " "Elaborated megafunction instantiation \"LPM_FF:WB_REG_2\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 288 3504 3680 432 "WB_REG_2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1612855414267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:WB_REG_2 " "Instantiated megafunction \"LPM_FF:WB_REG_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612855414268 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/helium5/Desktop/Processor_Simulation/CA_Project.bdf" { { 288 3504 3680 432 "WB_REG_2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1612855414268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "906 " "Peak virtual memory: 906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612855415269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  9 02:23:35 2021 " "Processing ended: Tue Feb  9 02:23:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612855415269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612855415269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612855415269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1612855415269 ""}
