Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: dem_ht_so_to_nho_sw.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dem_ht_so_to_nho_sw.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dem_ht_so_to_nho_sw"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : dem_ht_so_to_nho_sw
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\LAM_HEP_XUNG.vhd" into library work
Parsing entity <LAM_HEP_XUNG>.
Parsing architecture <Behavioral> of entity <lam_hep_xung>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\DEBOUNCE_BTN.vhd" into library work
Parsing entity <DEBOUNCE_BTN>.
Parsing architecture <Behavioral> of entity <debounce_btn>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\xuly_chedo.vhd" into library work
Parsing entity <xuly_chedo>.
Parsing architecture <Behavioral> of entity <xuly_chedo>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\LCD_KHOITAO_HIENTHI_SO_TO.vhd" into library work
Parsing entity <LCD_KHOITAO_HIENTHI_SO_TO>.
Parsing architecture <Behavioral> of entity <lcd_khoitao_hienthi_so_to>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\LCD_GIAI_MA_SO_TO.vhd" into library work
Parsing entity <LCD_GIAI_MA_SO_TO>.
Parsing architecture <Behavioral> of entity <lcd_giai_ma_so_to>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\LCD_20X4_GAN_DULIEU_1SO_TO.vhd" into library work
Parsing entity <LCD_20X4_GAN_DULIEU_1SO_TO>.
Parsing architecture <Behavioral> of entity <lcd_20x4_gan_dulieu_1so_to>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\DEM_1BIT.vhd" into library work
Parsing entity <DEM_1BIT>.
Parsing architecture <Behavioral> of entity <dem_1bit>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\chia_10ena.vhd" into library work
Parsing entity <CHIA_10ENA>.
Parsing architecture <Behavioral> of entity <chia_10ena>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\CD_LAM_HEP_BTN.vhd" into library work
Parsing entity <CD_LAM_HEP_BTN>.
Parsing architecture <Behavioral> of entity <cd_lam_hep_btn>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\bo_dem_4_chedo.vhd" into library work
Parsing entity <bo_dem_4_chedo>.
Parsing architecture <Behavioral> of entity <bo_dem_4_chedo>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\dem_ht_so_to_so_nho_sw.vhd" into library work
Parsing entity <dem_ht_so_to_nho_sw>.
Parsing architecture <PMH> of entity <dem_ht_so_to_nho_sw>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <dem_ht_so_to_nho_sw> (architecture <PMH>) from library <work>.

Elaborating entity <CHIA_10ENA> (architecture <Behavioral>) from library <work>.

Elaborating entity <CD_LAM_HEP_BTN> (architecture <Behavioral>) from library <work>.

Elaborating entity <DEBOUNCE_BTN> (architecture <Behavioral>) from library <work>.

Elaborating entity <LAM_HEP_XUNG> (architecture <Behavioral>) from library <work>.

Elaborating entity <DEM_1BIT> (architecture <Behavioral>) from library <work>.

Elaborating entity <xuly_chedo> (architecture <Behavioral>) from library <work>.

Elaborating entity <bo_dem_4_chedo> (architecture <Behavioral>) from library <work>.

Elaborating entity <LCD_GIAI_MA_SO_TO> (architecture <Behavioral>) from library <work>.

Elaborating entity <LCD_20X4_GAN_DULIEU_1SO_TO> (architecture <Behavioral>) from library <work>.

Elaborating entity <LCD_KHOITAO_HIENTHI_SO_TO> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dem_ht_so_to_nho_sw>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\dem_ht_so_to_so_nho_sw.vhd".
    Summary:
	no macro.
Unit <dem_ht_so_to_nho_sw> synthesized.

Synthesizing Unit <CHIA_10ENA>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\chia_10ena.vhd".
    Found 25-bit register for signal <D2HZ_REG>.
    Found 26-bit adder for signal <n0009> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <CHIA_10ENA> synthesized.

Synthesizing Unit <CD_LAM_HEP_BTN>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\CD_LAM_HEP_BTN.vhd".
    Summary:
	no macro.
Unit <CD_LAM_HEP_BTN> synthesized.

Synthesizing Unit <DEBOUNCE_BTN>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\DEBOUNCE_BTN.vhd".
    Found 20-bit register for signal <DL_R>.
    Found 2-bit register for signal <DB_R>.
    Found finite state machine <FSM_0> for signal <DB_R>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CKHT (falling_edge)                            |
    | Power Up State     | zero                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit subtractor for signal <GND_8_o_GND_8_o_sub_5_OUT<19:0>> created at line 65.
    Found 20-bit 4-to-1 multiplexer for signal <DL_N> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DEBOUNCE_BTN> synthesized.

Synthesizing Unit <LAM_HEP_XUNG>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\LAM_HEP_XUNG.vhd".
    Found 1-bit register for signal <QFF>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <LAM_HEP_XUNG> synthesized.

Synthesizing Unit <DEM_1BIT>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\DEM_1BIT.vhd".
    Found 1-bit register for signal <Q_REG>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DEM_1BIT> synthesized.

Synthesizing Unit <xuly_chedo>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\xuly_chedo.vhd".
    Found 2-bit register for signal <q_r>.
    Found 2-bit adder for signal <q_r[1]_GND_11_o_add_3_OUT> created at line 56.
    Found 2-bit subtractor for signal <GND_11_o_GND_11_o_sub_2_OUT<1:0>> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <xuly_chedo> synthesized.

Synthesizing Unit <bo_dem_4_chedo>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\bo_dem_4_chedo.vhd".
    Found 4-bit register for signal <ch_r0>.
    Found 4-bit register for signal <dv_r2>.
    Found 4-bit register for signal <dv_r0>.
    Found 4-bit register for signal <ch_r1>.
    Found 4-bit register for signal <ch_r2>.
    Found 4-bit register for signal <ch_r3>.
    Found 4-bit register for signal <dv_r3>.
    Found 4-bit register for signal <dv_r1>.
    Found 4-bit adder for signal <dv_r0[3]_GND_12_o_add_12_OUT> created at line 107.
    Found 4-bit adder for signal <ch_r0[3]_GND_12_o_add_14_OUT> created at line 110.
    Found 4-bit adder for signal <dv_r1[3]_GND_12_o_add_28_OUT> created at line 126.
    Found 4-bit adder for signal <ch_r1[3]_GND_12_o_add_30_OUT> created at line 129.
    Found 4-bit adder for signal <dv_r2[3]_GND_12_o_add_44_OUT> created at line 145.
    Found 4-bit adder for signal <ch_r2[3]_GND_12_o_add_46_OUT> created at line 148.
    Found 4-bit adder for signal <dv_r3[3]_GND_12_o_add_60_OUT> created at line 164.
    Found 4-bit adder for signal <ch_r3[3]_GND_12_o_add_62_OUT> created at line 167.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <bo_dem_4_chedo> synthesized.

Synthesizing Unit <LCD_GIAI_MA_SO_TO>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\LCD_GIAI_MA_SO_TO.vhd".
    Found 7-bit adder for signal <n0034> created at line 67.
    Found 7-bit adder for signal <n0035> created at line 67.
    Found 7-bit adder for signal <n0036> created at line 67.
    Found 7-bit adder for signal <n0037> created at line 67.
    Found 7-bit adder for signal <n0038> created at line 67.
    Found 4x3-bit multiplier for signal <n0033> created at line 67.
    Found 64x8-bit Read Only RAM for signal <MA_SO<0>>
    Found 64x8-bit Read Only RAM for signal <MA_SO<1>>
    Found 64x8-bit Read Only RAM for signal <MA_SO<2>>
    Found 64x8-bit Read Only RAM for signal <MA_SO<3>>
    Found 64x8-bit Read Only RAM for signal <MA_SO<4>>
    Found 64x8-bit Read Only RAM for signal <MA_SO<5>>
    Summary:
	inferred   6 RAM(s).
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
Unit <LCD_GIAI_MA_SO_TO> synthesized.

Synthesizing Unit <LCD_20X4_GAN_DULIEU_1SO_TO>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\LCD_20X4_GAN_DULIEU_1SO_TO.vhd".
    Summary:
	inferred  56 Multiplexer(s).
Unit <LCD_20X4_GAN_DULIEU_1SO_TO> synthesized.

Synthesizing Unit <LCD_KHOITAO_HIENTHI_SO_TO>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\dem_ht_so_to_so_nho_sw\LCD_KHOITAO_HIENTHI_SO_TO.vhd".
    Found 20-bit register for signal <SLX>.
    Found 6-bit register for signal <PTR>.
    Found 4-bit register for signal <LCD_STATE>.
    Found 1-bit register for signal <LCD_RS>.
    Found 1-bit register for signal <LCD_E>.
    Found 8-bit register for signal <LCD_DB>.
    Found finite state machine <FSM_1> for signal <LCD_STATE>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 30                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | LCD_CK (falling_edge)                          |
    | Reset              | LCD_RST (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | lcd_initial                                    |
    | Power Up State     | lcd_initial                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <PTR[5]_GND_17_o_add_208_OUT> created at line 258.
    Found 20-bit adder for signal <SLX[19]_GND_17_o_add_220_OUT> created at line 266.
    Found 8x8-bit Read Only RAM for signal <PTR[2]_X_15_o_wide_mux_88_OUT>
    Found 64x8-bit Read Only RAM for signal <PTR[5]_GND_17_o_wide_mux_113_OUT>
    Found 8-bit 20-to-1 multiplexer for signal <PTR[4]_X_15_o_wide_mux_138_OUT> created at line 195.
    Found 8-bit 20-to-1 multiplexer for signal <PTR[4]_X_15_o_wide_mux_163_OUT> created at line 217.
    Found 8-bit 20-to-1 multiplexer for signal <PTR[4]_X_15_o_wide_mux_188_OUT> created at line 239.
    Found 8-bit 20-to-1 multiplexer for signal <PTR[4]_X_15_o_wide_mux_213_OUT> created at line 262.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LCD_KHOITAO_HIENTHI_SO_TO> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 50
 64x8-bit single-port Read Only RAM                    : 49
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 8
 4x3-bit multiplier                                    : 8
# Adders/Subtractors                                   : 55
 2-bit addsub                                          : 1
 20-bit adder                                          : 1
 20-bit subtractor                                     : 3
 26-bit adder                                          : 1
 4-bit adder                                           : 8
 6-bit adder                                           : 1
 7-bit adder                                           : 40
# Registers                                            : 22
 1-bit register                                        : 6
 2-bit register                                        : 1
 20-bit register                                       : 4
 25-bit register                                       : 1
 4-bit register                                        : 8
 6-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 116
 1-bit 2-to-1 multiplexer                              : 6
 20-bit 2-to-1 multiplexer                             : 11
 20-bit 4-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 16
 6-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 66
 8-bit 20-to-1 multiplexer                             : 4
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CHIA_10ENA>.
The following registers are absorbed into counter <D2HZ_REG>: 1 register on signal <D2HZ_REG>.
Unit <CHIA_10ENA> synthesized (advanced).

Synthesizing (advanced) Unit <LCD_GIAI_MA_SO_TO>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MA_SO<0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0033>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <MA_SO<0>>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MA_SO<1>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0034>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <MA_SO<1>>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MA_SO<2>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0035>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <MA_SO<2>>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MA_SO<3>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0036>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <MA_SO<3>>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MA_SO<4>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0037>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <MA_SO<4>>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MA_SO<5>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0038>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <MA_SO<5>>      |          |
    -----------------------------------------------------------------------
Unit <LCD_GIAI_MA_SO_TO> synthesized (advanced).

Synthesizing (advanced) Unit <LCD_KHOITAO_HIENTHI_SO_TO>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PTR[2]_X_15_o_wide_mux_88_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PTR<2:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PTR[5]_GND_17_o_wide_mux_113_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PTR>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <LCD_KHOITAO_HIENTHI_SO_TO> synthesized (advanced).

Synthesizing (advanced) Unit <xuly_chedo>.
The following registers are absorbed into counter <q_r>: 1 register on signal <q_r>.
Unit <xuly_chedo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 50
 64x8-bit single-port distributed Read Only RAM        : 49
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 8
 4x3-bit multiplier                                    : 8
# Adders/Subtractors                                   : 53
 20-bit adder                                          : 1
 20-bit subtractor                                     : 3
 4-bit adder                                           : 8
 6-bit adder                                           : 41
# Counters                                             : 2
 2-bit updown counter                                  : 1
 25-bit up counter                                     : 1
# Registers                                            : 132
 Flip-Flops                                            : 132
# Multiplexers                                         : 116
 1-bit 2-to-1 multiplexer                              : 6
 20-bit 2-to-1 multiplexer                             : 11
 20-bit 4-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 16
 6-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 66
 8-bit 20-to-1 multiplexer                             : 4
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ic07/IC3/FSM_0> on signal <DB_R[1:2]> with user encoding.
Optimizing FSM <ic29/IC3/FSM_0> on signal <DB_R[1:2]> with user encoding.
Optimizing FSM <ic2/IC3/FSM_0> on signal <DB_R[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 01
 one   | 10
 wait1 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <IC70/FSM_1> on signal <LCD_STATE[1:4]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 lcd_initial | 0000
 lcd_cg_addr | 0001
 lcd_cg_data | 0010
 lcd_addr_l1 | 0011
 lcd_data_l1 | 0100
 lcd_addr_l2 | 0101
 lcd_data_l2 | 0110
 lcd_addr_l3 | 0111
 lcd_data_l3 | 1000
 lcd_addr_l4 | 1001
 lcd_data_l4 | 1010
 lcd_stop    | 1011
-------------------------

Optimizing unit <dem_ht_so_to_nho_sw> ...

Optimizing unit <DEBOUNCE_BTN> ...

Optimizing unit <bo_dem_4_chedo> ...

Optimizing unit <LCD_KHOITAO_HIENTHI_SO_TO> ...

Optimizing unit <LCD_20X4_GAN_DULIEU_1SO_TO> ...

Optimizing unit <LCD_GIAI_MA_SO_TO> ...
WARNING:Xst:1293 - FF/Latch <ic419/ch_r3_3> has a constant value of 0 in block <dem_ht_so_to_nho_sw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ic419/ch_r3_2> has a constant value of 1 in block <dem_ht_so_to_nho_sw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ic419/ch_r1_3> has a constant value of 0 in block <dem_ht_so_to_nho_sw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ic419/ch_r1_2> has a constant value of 0 in block <dem_ht_so_to_nho_sw>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dem_ht_so_to_nho_sw, actual ratio is 15.
FlipFlop ic419/dv_r0_0 has been replicated 1 time(s)
FlipFlop ic419/dv_r1_0 has been replicated 1 time(s)
FlipFlop ic419/dv_r1_1 has been replicated 1 time(s)
FlipFlop ic419/dv_r2_0 has been replicated 1 time(s)
FlipFlop ic419/dv_r3_0 has been replicated 2 time(s)
FlipFlop ic419/dv_r3_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 172
 Flip-Flops                                            : 172

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dem_ht_so_to_nho_sw.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1002
#      GND                         : 1
#      INV                         : 72
#      LUT1                        : 46
#      LUT2                        : 48
#      LUT3                        : 77
#      LUT4                        : 99
#      LUT5                        : 265
#      LUT6                        : 163
#      MUXCY                       : 100
#      MUXF7                       : 25
#      VCC                         : 1
#      XORCY                       : 105
# FlipFlops/Latches                : 172
#      FD_1                        : 70
#      FDC_1                       : 24
#      FDCE                        : 2
#      FDCE_1                      : 32
#      FDE_1                       : 9
#      FDPE_1                      : 10
#      FDR                         : 24
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 5
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             172  out of  11440     1%  
 Number of Slice LUTs:                  770  out of   5720    13%  
    Number used as Logic:               770  out of   5720    13%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    776
   Number with an unused Flip Flop:     604  out of    776    77%  
   Number with an unused LUT:             6  out of    776     0%  
   Number of fully used LUT-FF pairs:   166  out of    776    21%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    102    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 172   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.062ns (Maximum Frequency: 141.610MHz)
   Minimum input arrival time before clock: 6.461ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 7.062ns (frequency: 141.610MHz)
  Total number of paths / destination ports: 10006 / 250
-------------------------------------------------------------------------
Delay:               7.062ns (Levels of Logic = 7)
  Source:            ic419/dv_r0_1 (FF)
  Destination:       IC70/LCD_DB_2 (FF)
  Source Clock:      CKHT falling
  Destination Clock: CKHT falling

  Data Path: ic419/dv_r0_1 to IC70/LCD_DB_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q          25   0.447   1.193  ic419/dv_r0_1 (ic419/dv_r0_1)
     LUT4:I3->O            8   0.205   1.050  c0/Madd_n0035_Madd_lut<4>1 (c0/Madd_n0035_Madd_lut<4>)
     LUT5:I1->O            1   0.203   0.684  c0_Mram_MA_SO<1>21 (LCD_DONVI0<34>)
     LUT6:I4->O            1   0.203   0.580  IC6/Mmux_LCD_H1<151:144>91 (IC6/Mmux_LCD_H1<151:144>9)
     LUT6:I5->O            1   0.205   0.827  IC6/Mmux_LCD_H1<151:144>92 (LCD_H1<146>)
     LUT6:I2->O            1   0.203   0.827  IC70/Mmux_PTR[4]_X_15_o_wide_mux_138_OUT_32 (IC70/Mmux_PTR[4]_X_15_o_wide_mux_138_OUT_32)
     LUT5:I1->O            1   0.203   0.000  IC70/Mmux_LCD_STATE[3]_X_15_o_wide_mux_229_OUT64_F (N207)
     MUXF7:I0->O           1   0.131   0.000  IC70/Mmux_LCD_STATE[3]_X_15_o_wide_mux_229_OUT64 (IC70/LCD_STATE[3]_X_15_o_wide_mux_229_OUT<2>)
     FDE_1:D                   0.102          IC70/LCD_DB_2
    ----------------------------------------
    Total                      7.062ns (1.902ns logic, 5.160ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 201 / 150
-------------------------------------------------------------------------
Offset:              6.461ns (Levels of Logic = 6)
  Source:            sw0 (PAD)
  Destination:       IC70/LCD_DB_2 (FF)
  Destination Clock: CKHT falling

  Data Path: sw0 to IC70/LCD_DB_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   1.222   1.958  sw0_IBUF (LCD_H1<148>)
     LUT6:I0->O            1   0.203   0.580  IC6/Mmux_LCD_H1<151:144>91 (IC6/Mmux_LCD_H1<151:144>9)
     LUT6:I5->O            1   0.205   0.827  IC6/Mmux_LCD_H1<151:144>92 (LCD_H1<146>)
     LUT6:I2->O            1   0.203   0.827  IC70/Mmux_PTR[4]_X_15_o_wide_mux_138_OUT_32 (IC70/Mmux_PTR[4]_X_15_o_wide_mux_138_OUT_32)
     LUT5:I1->O            1   0.203   0.000  IC70/Mmux_LCD_STATE[3]_X_15_o_wide_mux_229_OUT64_F (N207)
     MUXF7:I0->O           1   0.131   0.000  IC70/Mmux_LCD_STATE[3]_X_15_o_wide_mux_229_OUT64 (IC70/LCD_STATE[3]_X_15_o_wide_mux_229_OUT<2>)
     FDE_1:D                   0.102          IC70/LCD_DB_2
    ----------------------------------------
    Total                      6.461ns (2.269ns logic, 4.192ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            IC70/LCD_E (FF)
  Destination:       LCD_E (PAD)
  Source Clock:      CKHT falling

  Data Path: IC70/LCD_E to LCD_E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  IC70/LCD_E (IC70/LCD_E)
     OBUF:I->O                 2.571          LCD_E_OBUF (LCD_E)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |         |         |    7.062|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.34 secs
 
--> 

Total memory usage is 4510212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    8 (   0 filtered)

