Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Sep 24 20:04:03 2021
| Host         : ZenBook running 64-bit Ubuntu 21.04
| Command      : report_timing_summary -max_paths 10 -file picorv32_wrapper_timing_summary_routed.rpt -pb picorv32_wrapper_timing_summary_routed.pb -rpx picorv32_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : picorv32_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.705        0.000                      0                13097        0.047        0.000                      0                13097        7.000        0.000                       0                  5092  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
clk_fpga_0                               {0.000 10.000}     20.000          50.000          
clk_fpga_1                               {0.000 10.000}     20.000          50.000          
picorv32_i/subprocessorClk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_picorv32_subprocessorClk_0    {0.000 10.000}     20.000          50.000          
  clkfbout_picorv32_subprocessorClk_0    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                     7.705        0.000                      0                 9486        0.047        0.000                      0                 9486        7.500        0.000                       0                  3862  
clk_fpga_1                                                                                                                                                                                17.845        0.000                       0                     1  
picorv32_i/subprocessorClk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_picorv32_subprocessorClk_0         10.859        0.000                      0                 3611        0.065        0.000                      0                 3611        8.750        0.000                       0                  1226  
  clkfbout_picorv32_subprocessorClk_0                                                                                                                                                     18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 0.580ns (5.081%)  route 10.835ns (94.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.646     2.940    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.221     4.617    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X46Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.613    14.355    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X46Y55         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.478    22.657    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X46Y55         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][2]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X46Y55         FDRE (Setup_fdre_C_R)       -0.524    22.060    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][2]
  -------------------------------------------------------------------
                         required time                         22.060    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 0.580ns (5.216%)  route 10.540ns (94.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.646     2.940    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.221     4.617    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X46Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.319    14.060    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X42Y52         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.480    22.659    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X42Y52         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][3]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    22.062    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][3]
  -------------------------------------------------------------------
                         required time                         22.062    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 0.580ns (5.216%)  route 10.540ns (94.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.646     2.940    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.221     4.617    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X46Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.319    14.060    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X42Y52         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.480    22.659    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X42Y52         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][4]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    22.062    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][4]
  -------------------------------------------------------------------
                         required time                         22.062    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 0.580ns (5.216%)  route 10.540ns (94.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.646     2.940    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.221     4.617    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X46Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.319    14.060    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X42Y52         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.480    22.659    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X42Y52         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][6]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    22.062    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][6]
  -------------------------------------------------------------------
                         required time                         22.062    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 0.580ns (5.216%)  route 10.540ns (94.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.646     2.940    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.221     4.617    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X46Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.319    14.060    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X42Y52         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.480    22.659    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X42Y52         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][7]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    22.062    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][7]
  -------------------------------------------------------------------
                         required time                         22.062    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.139ns  (logic 0.580ns (5.207%)  route 10.559ns (94.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.646     2.940    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.221     4.617    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X46Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.338    14.079    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X43Y55         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.479    22.658    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y55         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X43Y55         FDRE (Setup_fdre_C_R)       -0.429    22.156    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.139ns  (logic 0.580ns (5.207%)  route 10.559ns (94.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.646     2.940    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.221     4.617    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X46Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.338    14.079    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X43Y55         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.479    22.658    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y55         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][13]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X43Y55         FDRE (Setup_fdre_C_R)       -0.429    22.156    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][13]
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.097ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 0.580ns (5.216%)  route 10.540ns (94.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.646     2.940    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.221     4.617    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X46Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.319    14.060    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X43Y52         FDSE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.480    22.659    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y52         FDSE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][0]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X43Y52         FDSE (Setup_fdse_C_S)       -0.429    22.157    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][0]
  -------------------------------------------------------------------
                         required time                         22.157    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  8.097    

Slack (MET) :             8.097ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 0.580ns (5.216%)  route 10.540ns (94.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.646     2.940    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.221     4.617    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X46Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.319    14.060    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X43Y52         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.480    22.659    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y52         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][1]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X43Y52         FDRE (Setup_fdre_C_R)       -0.429    22.157    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][1]
  -------------------------------------------------------------------
                         required time                         22.157    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  8.097    

Slack (MET) :             8.097ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 0.580ns (5.216%)  route 10.540ns (94.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.646     2.940    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.221     4.617    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X46Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.319    14.060    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X43Y52         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.480    22.659    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y52         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X43Y52         FDRE (Setup_fdre_C_R)       -0.429    22.157    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]
  -------------------------------------------------------------------
                         required time                         22.157    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  8.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.546     0.882    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y77         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/Q
                         net (fo=1, routed)           0.102     1.125    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X38Y77         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.811     1.177    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y77         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.895    
    SLICE_X38Y77         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.078    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.634     0.970    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y115        FDRE                                         r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.221    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X38Y115        SRL16E                                       r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.904     1.270    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y115        SRL16E                                       r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.287     0.983    
    SLICE_X38Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.166    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.636     0.972    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y111        FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.223    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X38Y111        SRL16E                                       r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.908     1.274    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y111        SRL16E                                       r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.289     0.985    
    SLICE_X38Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.168    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.552     0.888    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X43Y86         FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.116     1.145    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X42Y85         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.819     1.185    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y85         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.903    
    SLICE_X42Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.086    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[13].bram_wrdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.579%)  route 0.261ns (61.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.545     0.881    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y74         FDRE                                         r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[13].bram_wrdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[13].bram_wrdata_int_reg[13]/Q
                         net (fo=1, routed)           0.261     1.306    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X2Y14         RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.855     1.221    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.940    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.236    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.271ns (60.079%)  route 0.180ns (39.921%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.577     0.913    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X54Y50         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][37]/Q
                         net (fo=18, routed)          0.180     1.257    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23]_1[37]
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.302 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[37]_i_2/O
                         net (fo=1, routed)           0.000     1.302    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[37]_i_2_n_0
    SLICE_X55Y48         MUXF7 (Prop_muxf7_I0_O)      0.062     1.364 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[37]_i_1/O
                         net (fo=1, routed)           0.000     1.364    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37]
    SLICE_X55Y48         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.851     1.217    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X55Y48         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[37]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y48         FDRE (Hold_fdre_C_D)         0.105     1.292    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.565     0.901    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y48         FDRE                                         r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/Q
                         net (fo=1, routed)           0.287     1.328    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X2Y8          RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.871     1.237    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.957    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.253    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 picorv32_i/porReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/porReset/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.614%)  route 0.324ns (66.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.556     0.892    picorv32_i/porReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y93         FDRE                                         r  picorv32_i/porReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  picorv32_i/porReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.324     1.379    picorv32_i/porReset/U0/EXT_LPF/p_0_out
    SLICE_X50Y101        FDRE                                         r  picorv32_i/porReset/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.907     1.273    picorv32_i/porReset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y101        FDRE                                         r  picorv32_i/porReset/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.064     1.302    picorv32_i/porReset/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 picorv32_i/porReset/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/porReset/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.962%)  route 0.193ns (54.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.635     0.971    picorv32_i/porReset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y101        FDRE                                         r  picorv32_i/porReset/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  picorv32_i/porReset/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.193     1.328    picorv32_i/porReset/U0/SEQ/lpf_int
    SLICE_X46Y101        FDSE                                         r  picorv32_i/porReset/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.911     1.277    picorv32_i/porReset/U0/SEQ/slowest_sync_clk
    SLICE_X46Y101        FDSE                                         r  picorv32_i/porReset/U0/SEQ/pr_reg/C
                         clock pessimism             -0.039     1.238    
    SLICE_X46Y101        FDSE (Hold_fdse_C_S)         0.009     1.247    picorv32_i/porReset/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.132%)  route 0.158ns (52.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.555     0.891    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X43Y90         FDRE                                         r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.158     1.190    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X38Y88         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.822     1.188    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X38Y88         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X38Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y102    picorv32_i/porReset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y111    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y102    picorv32_i/porReset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y111    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y111    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y111    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y111    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  picorv32_i/subprocessorClk/inst/clk_in1
  To Clock:  picorv32_i/subprocessorClk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         picorv32_i/subprocessorClk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_picorv32_subprocessorClk_0
  To Clock:  clk_out1_picorv32_subprocessorClk_0

Setup :            0  Failing Endpoints,  Worst Slack       10.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.859ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.580ns (7.100%)  route 7.589ns (92.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 24.987 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X7Y48          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     6.175 r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.325    12.500    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/resetn
    SLICE_X47Y33         LUT3 (Prop_lut3_I0_O)        0.124    12.624 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1/O
                         net (fo=64, routed)          1.265    13.888    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.475    24.987    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X50Y37         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[21]/C
                         clock pessimism              0.387    25.373    
                         clock uncertainty           -0.102    25.271    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.524    24.747    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[21]
  -------------------------------------------------------------------
                         required time                         24.747    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                 10.859    

Slack (MET) :             10.859ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.580ns (7.100%)  route 7.589ns (92.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 24.987 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X7Y48          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     6.175 r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.325    12.500    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/resetn
    SLICE_X47Y33         LUT3 (Prop_lut3_I0_O)        0.124    12.624 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1/O
                         net (fo=64, routed)          1.265    13.888    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.475    24.987    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X50Y37         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[22]/C
                         clock pessimism              0.387    25.373    
                         clock uncertainty           -0.102    25.271    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.524    24.747    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[22]
  -------------------------------------------------------------------
                         required time                         24.747    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                 10.859    

Slack (MET) :             10.859ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.580ns (7.100%)  route 7.589ns (92.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 24.987 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X7Y48          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     6.175 r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.325    12.500    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/resetn
    SLICE_X47Y33         LUT3 (Prop_lut3_I0_O)        0.124    12.624 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1/O
                         net (fo=64, routed)          1.265    13.888    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.475    24.987    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X50Y37         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[23]/C
                         clock pessimism              0.387    25.373    
                         clock uncertainty           -0.102    25.271    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.524    24.747    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[23]
  -------------------------------------------------------------------
                         required time                         24.747    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                 10.859    

Slack (MET) :             10.859ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.580ns (7.100%)  route 7.589ns (92.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 24.987 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X7Y48          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     6.175 r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.325    12.500    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/resetn
    SLICE_X47Y33         LUT3 (Prop_lut3_I0_O)        0.124    12.624 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1/O
                         net (fo=64, routed)          1.265    13.888    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.475    24.987    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X50Y37         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[24]/C
                         clock pessimism              0.387    25.373    
                         clock uncertainty           -0.102    25.271    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.524    24.747    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[24]
  -------------------------------------------------------------------
                         required time                         24.747    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                 10.859    

Slack (MET) :             10.924ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 0.580ns (6.978%)  route 7.731ns (93.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X7Y48          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     6.175 r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.578    12.753    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/resetn
    SLICE_X47Y33         LUT3 (Prop_lut3_I0_O)        0.124    12.877 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor[30]_i_1/O
                         net (fo=31, routed)          1.154    14.030    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor[30]_i_1_n_0
    SLICE_X39Y36         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.487    24.999    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X39Y36         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[30]/C
                         clock pessimism              0.487    25.486    
                         clock uncertainty           -0.102    25.384    
    SLICE_X39Y36         FDRE (Setup_fdre_C_R)       -0.429    24.955    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[30]
  -------------------------------------------------------------------
                         required time                         24.955    
                         arrival time                         -14.030    
  -------------------------------------------------------------------
                         slack                                 10.924    

Slack (MET) :             10.954ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.580ns (7.100%)  route 7.589ns (92.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 24.987 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X7Y48          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     6.175 r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.325    12.500    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/resetn
    SLICE_X47Y33         LUT3 (Prop_lut3_I0_O)        0.124    12.624 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1/O
                         net (fo=64, routed)          1.265    13.888    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1_n_0
    SLICE_X51Y37         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.475    24.987    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X51Y37         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[19]/C
                         clock pessimism              0.387    25.373    
                         clock uncertainty           -0.102    25.271    
    SLICE_X51Y37         FDRE (Setup_fdre_C_R)       -0.429    24.842    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[19]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                 10.954    

Slack (MET) :             10.954ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.580ns (7.100%)  route 7.589ns (92.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 24.987 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X7Y48          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     6.175 r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.325    12.500    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/resetn
    SLICE_X47Y33         LUT3 (Prop_lut3_I0_O)        0.124    12.624 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1/O
                         net (fo=64, routed)          1.265    13.888    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk[31]_i_1_n_0
    SLICE_X51Y37         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.475    24.987    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X51Y37         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[20]/C
                         clock pessimism              0.387    25.373    
                         clock uncertainty           -0.102    25.271    
    SLICE_X51Y37         FDRE (Setup_fdre_C_R)       -0.429    24.842    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[20]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                 10.954    

Slack (MET) :             10.954ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 0.580ns (7.008%)  route 7.697ns (92.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X7Y48          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     6.175 r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.578    12.753    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/resetn
    SLICE_X47Y33         LUT3 (Prop_lut3_I0_O)        0.124    12.877 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor[30]_i_1/O
                         net (fo=31, routed)          1.119    13.996    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor[30]_i_1_n_0
    SLICE_X40Y31         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.482    24.994    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X40Y31         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[1]/C
                         clock pessimism              0.487    25.481    
                         clock uncertainty           -0.102    25.379    
    SLICE_X40Y31         FDRE (Setup_fdre_C_R)       -0.429    24.950    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[1]
  -------------------------------------------------------------------
                         required time                         24.950    
                         arrival time                         -13.996    
  -------------------------------------------------------------------
                         slack                                 10.954    

Slack (MET) :             10.954ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 0.580ns (7.008%)  route 7.697ns (92.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X7Y48          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     6.175 r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.578    12.753    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/resetn
    SLICE_X47Y33         LUT3 (Prop_lut3_I0_O)        0.124    12.877 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor[30]_i_1/O
                         net (fo=31, routed)          1.119    13.996    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor[30]_i_1_n_0
    SLICE_X40Y31         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.482    24.994    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X40Y31         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[2]/C
                         clock pessimism              0.487    25.481    
                         clock uncertainty           -0.102    25.379    
    SLICE_X40Y31         FDRE (Setup_fdre_C_R)       -0.429    24.950    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[2]
  -------------------------------------------------------------------
                         required time                         24.950    
                         arrival time                         -13.996    
  -------------------------------------------------------------------
                         slack                                 10.954    

Slack (MET) :             10.954ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 0.580ns (7.008%)  route 7.697ns (92.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X7Y48          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     6.175 r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.578    12.753    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/resetn
    SLICE_X47Y33         LUT3 (Prop_lut3_I0_O)        0.124    12.877 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor[30]_i_1/O
                         net (fo=31, routed)          1.119    13.996    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor[30]_i_1_n_0
    SLICE_X40Y31         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        1.482    24.994    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X40Y31         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[3]/C
                         clock pessimism              0.487    25.481    
                         clock uncertainty           -0.102    25.379    
    SLICE_X40Y31         FDRE (Setup_fdre_C_R)       -0.429    24.950    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/divisor_reg[3]
  -------------------------------------------------------------------
                         required time                         24.950    
                         arrival time                         -13.996    
  -------------------------------------------------------------------
                         slack                                 10.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.246ns (54.341%)  route 0.207ns (45.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.554     1.755    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X50Y38         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDSE (Prop_fdse_C_Q)         0.148     1.903 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg[31]/Q
                         net (fo=3, routed)           0.207     2.110    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_msk_reg_n_0_[31]
    SLICE_X46Y39         LUT2 (Prop_lut2_I1_O)        0.098     2.208 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient[31]_i_2/O
                         net (fo=1, routed)           0.000     2.208    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient[31]_i_2_n_0
    SLICE_X46Y39         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.825     2.347    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X46Y39         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[31]/C
                         clock pessimism             -0.325     2.022    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.121     2.143    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/mem_wdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.830%)  route 0.332ns (70.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.592     1.793    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X19Y42         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/mem_wdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  picorv32_i/processor/picorv32/inst/picorv32_core/mem_wdata_reg[22]/Q
                         net (fo=3, routed)           0.332     2.266    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.904     2.426    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.554     1.873    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.169    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.911%)  route 0.269ns (59.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.552     1.753    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X51Y35         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg[11]/Q
                         net (fo=3, routed)           0.269     2.163    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/quotient_reg_n_0_[11]
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.208 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd[11]_i_1/O
                         net (fo=1, routed)           0.000     2.208    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd[11]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.821     2.343    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/clk
    SLICE_X39Y34         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[11]/C
                         clock pessimism             -0.325     2.018    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.092     2.110    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_div/pcpi_rd_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.637%)  route 0.260ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.589     1.790    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X16Y35         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDSE (Prop_fdse_C_Q)         0.164     1.954 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.260     2.215    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/ADDRD1
    SLICE_X18Y35         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.858     2.380    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X18Y35         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.575     1.805    
    SLICE_X18Y35         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.114    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.637%)  route 0.260ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.589     1.790    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X16Y35         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDSE (Prop_fdse_C_Q)         0.164     1.954 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.260     2.215    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/ADDRD1
    SLICE_X18Y35         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.858     2.380    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X18Y35         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.575     1.805    
    SLICE_X18Y35         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.114    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.637%)  route 0.260ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.589     1.790    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X16Y35         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDSE (Prop_fdse_C_Q)         0.164     1.954 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.260     2.215    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/ADDRD1
    SLICE_X18Y35         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.858     2.380    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X18Y35         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.575     1.805    
    SLICE_X18Y35         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.114    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.637%)  route 0.260ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.589     1.790    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X16Y35         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDSE (Prop_fdse_C_Q)         0.164     1.954 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.260     2.215    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/ADDRD1
    SLICE_X18Y35         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.858     2.380    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X18Y35         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.575     1.805    
    SLICE_X18Y35         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.114    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.637%)  route 0.260ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.589     1.790    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X16Y35         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDSE (Prop_fdse_C_Q)         0.164     1.954 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.260     2.215    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/ADDRD1
    SLICE_X18Y35         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.858     2.380    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X18Y35         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.575     1.805    
    SLICE_X18Y35         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.114    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.637%)  route 0.260ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.589     1.790    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X16Y35         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDSE (Prop_fdse_C_Q)         0.164     1.954 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.260     2.215    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/ADDRD1
    SLICE_X18Y35         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.858     2.380    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X18Y35         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.575     1.805    
    SLICE_X18Y35         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.114    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.637%)  route 0.260ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.589     1.790    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X16Y35         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDSE (Prop_fdse_C_Q)         0.164     1.954 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.260     2.215    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/ADDRD1
    SLICE_X18Y35         RAMS32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1227, routed)        0.858     2.380    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X18Y35         RAMS32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.575     1.805    
    SLICE_X18Y35         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.114    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_picorv32_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y15      picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y17      picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y38     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y38     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y32     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y32     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y32     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y32     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y32     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y32     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y32     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y32     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_picorv32_subprocessorClk_0
  To Clock:  clkfbout_picorv32_subprocessorClk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_picorv32_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



