#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 10 01:28:35 2020
# Process ID: 27816
# Current directory: D:/Documents HDD/School/CMPE 140/CMPE140Labs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31928 D:\Documents HDD\School\CMPE 140\CMPE140Labs\Lab1_N_FACT2.xpr
# Log file: D:/Documents HDD/School/CMPE 140/CMPE140Labs/vivado.log
# Journal file: D:/Documents HDD/School/CMPE 140/CMPE140Labs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.xpr}
update_compile_order -fileset sources_1
launch_simulation
source NFact_tb.tcl
relaunch_sim
close_sim
open_project {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.xpr}
update_compile_order -fileset sources_1
current_project Lab1_N_FACT2
add_files -norecurse -scan_for_includes {{D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/imports/new/clk_gen.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/new/button_debouncer.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/new/eight_bit_binary_to_decimal.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/new/led_mux.v}}
import_files -norecurse {{D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/imports/new/clk_gen.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/new/button_debouncer.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/new/eight_bit_binary_to_decimal.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/new/led_mux.v}}
update_compile_order -fileset sources_1
current_project Full_Calc
current_project Lab1_N_FACT2
current_project Full_Calc
current_project Lab1_N_FACT2
close [ open {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact_FPGA.v} w ]
add_files {{D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact_FPGA.v}}
update_compile_order -fileset sources_1
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/FIFO/FIFO.xpr}
update_compile_order -fileset sources_1
close_project
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/voting_machine/voting_machine.xpr}
update_compile_order -fileset sources_1
close_project
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.xpr}
close_project
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/inferred_CLA_Adder/inferred_CLA_Adder.xpr}
update_compile_order -fileset sources_1
close_project
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.xpr}
update_compile_order -fileset sources_1
close_project
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/FIFO/FIFO.xpr}
update_compile_order -fileset sources_1
current_project Lab1_N_FACT2
launch_simulation
source NFact_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
source NFact_tb.tcl
relaunch_sim
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/new/button_debouncer.v}}] -no_script -reset -force -quiet
remove_files  {{D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/new/button_debouncer.v}}
export_ip_user_files -of_objects  [get_files {{D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/new/eight_bit_binary_to_decimal.v}}] -no_script -reset -force -quiet
remove_files  {{D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/new/eight_bit_binary_to_decimal.v}}
current_project FIFO
close_project
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1
current_project Lab1_N_FACT2
file mkdir {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new}
close [ open {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc} w ]
add_files -fileset constrs_1 {{D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc}}
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
current_project Full_Calc
current_project Lab1_N_FACT2
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.xpr}
close_project
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.xpr}
update_compile_order -fileset sources_1
close_project
close_hw
current_project Lab1_N_FACT2
launch_simulation
launch_simulation
source NFact_tb.tcl
synth_design -rtl -name rtl_1
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
add_files -norecurse -scan_for_includes {{D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/new/button_debouncer.v}}
import_files -norecurse {{D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/new/button_debouncer.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_design
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
