Startpoint: reset (input port clocked by clk1)
Endpoint: _34_ (recovery check against rising-edge clock clk1)
Path Group: asynchronous
Path Type: max

Fanout        Cap       Slew      Delay       Time   Description
-----------------------------------------------------------------------------------------
                     0.00000    0.00000    0.00000   clock clk1 (rise edge)
                                3.00000    3.00000   clock network delay (ideal)
                                3.00000    6.00000 v input external delay
                     0.20000    0.00000    6.00000 v reset (in)
     3    0.00871                                    reset (net)
                     0.20000    0.00000    6.00000 v _15_/A (sky130_fd_sc_hd__clkinv_1)
                     0.06811    0.10148    6.10148 ^ _15_/Y (sky130_fd_sc_hd__clkinv_1)
     2    0.00518                                    _00_ (net)
                     0.06811    0.00000    6.10148 ^ _34_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                           6.10148   data arrival time

                     0.00000   10.00000   10.00000   clock clk1 (rise edge)
                                3.00000   13.00000   clock network delay (ideal)
                               -0.10000   12.90000   clock uncertainty
                                0.00000   12.90000   clock reconvergence pessimism
                                          12.90000 ^ _34_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                0.21051   13.11051   library recovery time
                                          13.11051   data required time
-----------------------------------------------------------------------------------------
                                          13.11051   data required time
                                          -6.10148   data arrival time
-----------------------------------------------------------------------------------------
                                           7.00903   slack (MET)


Startpoint: _33_ (rising edge-triggered flip-flop clocked by clk1)
Endpoint: detector_out (output port clocked by clk1)
Path Group: clk1
Path Type: max

Fanout        Cap       Slew      Delay       Time   Description
-----------------------------------------------------------------------------------------
                     0.00000    0.00000    0.00000   clock clk1 (rise edge)
                                3.00000    3.00000   clock network delay (ideal)
                     0.00000    0.00000    3.00000 ^ _33_/CLK (sky130_fd_sc_hd__dfxtp_1)
                     1.84568    1.55318    4.55318 ^ _33_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.20000                                    detector_out (net)
                     1.84568    0.00000    4.55318 ^ detector_out (out)
                                           4.55318   data arrival time

                     0.00000   10.00000   10.00000   clock clk1 (rise edge)
                                3.00000   13.00000   clock network delay (ideal)
                               -0.10000   12.90000   clock uncertainty
                                0.00000   12.90000   clock reconvergence pessimism
                               -3.00000    9.90000   output external delay
                                           9.90000   data required time
-----------------------------------------------------------------------------------------
                                           9.90000   data required time
                                          -4.55318   data arrival time
-----------------------------------------------------------------------------------------
                                           5.34682   slack (MET)


