

================================================================
== Synthesis Summary Report of 'conv2D0'
================================================================
+ General Information: 
    * Date:           Thu Apr 11 18:16:38 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        Project1
    * Solution:       pipeline_unroll_2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |                 Modules                 |  Issue |       | Latency | Latency | Iteration|         | Trip |          |      |        |           |           |     |
    |                 & Loops                 |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +-----------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ conv2D0                                |  Timing|  -0.27|       31|  310.000|         -|       32|     -|        no|     -|  5 (6%)|   706 (2%)|  1069 (6%)|    -|
    | + conv2D0_Pipeline_readImg              |       -|   2.34|       10|  100.000|         -|       10|     -|        no|     -|       -|  140 (~0%)|   55 (~0%)|    -|
    |  o readImg                              |       -|   7.30|        8|   80.000|         2|        1|     8|       yes|     -|       -|          -|          -|    -|
    | + conv2D0_Pipeline_readweights          |       -|   3.00|        9|   90.000|         -|        9|     -|        no|     -|       -|  134 (~0%)|   183 (1%)|    -|
    |  o readweights                          |       -|   7.30|        6|   60.000|         2|        1|     5|       yes|     -|       -|          -|          -|    -|
    | + conv2D0_Pipeline_loop_orow_loop_ocol  |  Timing|  -0.27|       10|  100.000|         -|       10|     -|        no|     -|  5 (6%)|  264 (~0%)|   681 (3%)|    -|
    |  o loop_orow_loop_ocol                  |       -|   7.30|        8|   80.000|         6|        1|     4|       yes|     -|       -|          -|          -|    -|
    | + conv2D0_Pipeline_writeImg             |       -|   1.56|        6|   60.000|         -|        6|     -|        no|     -|       -|    5 (~0%)|   71 (~0%)|    -|
    |  o writeImg                             |       -|   7.30|        4|   40.000|         1|        1|     4|       yes|     -|       -|          -|          -|    -|
    +-----------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| img_in_address0  | out       | 4        |
| img_in_address1  | out       | 4        |
| img_in_q0        | in        | 8        |
| img_in_q1        | in        | 8        |
| img_out_address0 | out       | 2        |
| img_out_d0       | out       | 8        |
| weights_address0 | out       | 4        |
| weights_address1 | out       | 4        |
| weights_q0       | in        | 8        |
| weights_q1       | in        | 8        |
+------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| img_in   | in        | unsigned char* |
| img_out  | out       | signed char*   |
| weights  | in        | signed char*   |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| img_in   | img_in_address0  | port    | offset   |
| img_in   | img_in_ce0       | port    |          |
| img_in   | img_in_q0        | port    |          |
| img_in   | img_in_address1  | port    | offset   |
| img_in   | img_in_ce1       | port    |          |
| img_in   | img_in_q1        | port    |          |
| img_out  | img_out_address0 | port    | offset   |
| img_out  | img_out_ce0      | port    |          |
| img_out  | img_out_we0      | port    |          |
| img_out  | img_out_d0       | port    |          |
| weights  | weights_address0 | port    | offset   |
| weights  | weights_ce0      | port    |          |
| weights  | weights_q0       | port    |          |
| weights  | weights_address1 | port    | offset   |
| weights  | weights_ce1      | port    |          |
| weights  | weights_q1       | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+------------+-----+-----------+---------+
| Name                                    | DSP | Pragma | Variable   | Op  | Impl      | Latency |
+-----------------------------------------+-----+--------+------------+-----+-----------+---------+
| + conv2D0                               | 5   |        |            |     |           |         |
|  + conv2D0_Pipeline_readImg             | 0   |        |            |     |           |         |
|    add_ln12_fu_325_p2                   |     |        | add_ln12   | add | fabric    | 0       |
|  + conv2D0_Pipeline_readweights         | 0   |        |            |     |           |         |
|    add_ln16_fu_317_p2                   |     |        | add_ln16   | add | fabric    | 0       |
|  + conv2D0_Pipeline_loop_orow_loop_ocol | 5   |        |            |     |           |         |
|    add_ln21_fu_334_p2                   |     |        | add_ln21   | add | fabric    | 0       |
|    add_ln21_1_fu_360_p2                 |     |        | add_ln21_1 | add | fabric    | 0       |
|    mul_8s_8s_8_1_1_U38                  |     |        | acc        | mul | auto      | 0       |
|    add_ln27_fu_386_p2                   |     |        | add_ln27   | add | fabric    | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U46       | 1   |        | mul_ln28   | mul | dsp_slice | 3       |
|    mul_8s_8s_8_1_1_U40                  |     |        | mul_ln28_1 | mul | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U50       | 1   |        | mul_ln28_2 | mul | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U47       | 1   |        | mul_ln28_3 | mul | dsp_slice | 3       |
|    mul_8s_8s_8_1_1_U43                  |     |        | mul_ln28_4 | mul | auto      | 0       |
|    mul_8s_8s_8_1_1_U45                  |     |        | mul_ln28_5 | mul | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U48       | 1   |        | mul_ln28_6 | mul | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U49       | 1   |        | mul_ln28_7 | mul | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U48       | 1   |        | add_ln28   | add | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U47       | 1   |        | add_ln28_1 | add | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U46       | 1   |        | add_ln28_3 | add | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U49       | 1   |        | add_ln28_4 | add | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U50       | 1   |        | add_ln28_5 | add | dsp_slice | 3       |
|    add_ln28_6_fu_692_p2                 |     |        | add_ln28_6 | add | fabric    | 0       |
|    sub_ln31_fu_526_p2                   |     |        | sub_ln31   | sub | fabric    | 0       |
|  + conv2D0_Pipeline_writeImg            | 0   |        |            |     |           |         |
|    add_ln35_fu_99_p2                    |     |        | add_ln35   | add | fabric    | 0       |
+-----------------------------------------+-----+--------+------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+----------+---------------------------+
| Type     | Options  | Location                  |
+----------+----------+---------------------------+
| pipeline |          | conv2D0.cpp:13 in conv2d0 |
| unroll   | factor=2 | conv2D0.cpp:14 in conv2d0 |
| pipeline |          | conv2D0.cpp:17 in conv2d0 |
| unroll   | factor=2 | conv2D0.cpp:18 in conv2d0 |
+----------+----------+---------------------------+


