// Seed: 1537153748
module module_0 (
    input  tri   id_0,
    input  tri   id_1
    , id_11,
    input  wand  id_2,
    output wire  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    input  wire  id_6,
    output wire  id_7,
    output uwire id_8,
    output wor   id_9
);
  assign id_7 = 1;
  wor  id_12;
  wire id_13;
  always @(1 == id_6 or id_12);
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wire id_5
);
  always @(!1, {id_1, 1'h0});
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_4,
      id_1,
      id_3,
      id_3,
      id_4,
      id_2,
      id_0
  );
endmodule
