--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_clk.ucf -ucf constraint_VGA.ucf -ucf constraint_led.ucf -ucf
constraints_ps2m.ucf -ucf constraint_switch.ucf -ucf constraint_pushbtn.ucf
-ucf constraint_buzzer.ucf -ucf constraint_7seg.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "SysClock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "SysClock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SysClock/DCM_SP_INST/CLKIN
  Logical resource: SysClock/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SysClock/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SysClock/DCM_SP_INST/CLKIN
  Logical resource: SysClock/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SysClock/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: SysClock/DCM_SP_INST/CLKIN
  Logical resource: SysClock/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SysClock/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "SysClock/CLK0_BUF" derived from  
NET "SysClock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 
nS  HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8144 paths analyzed, 876 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.691ns.
--------------------------------------------------------------------------------

Paths for end point GameTitleBar/counter_2 (SLICE_X15Y2.SR), 96 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGAControlModule/Hcounter_4 (FF)
  Destination:          GameTitleBar/counter_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.599ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.405 - 0.497)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGAControlModule/Hcounter_4 to GameTitleBar/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.YQ      Tcko                  0.676   VGAControlModule/Hcounter<5>
                                                       VGAControlModule/Hcounter_4
    SLICE_X14Y0.G1       net (fanout=77)       2.839   VGAControlModule/Hcounter<4>
    SLICE_X14Y0.Y        Tilo                  0.707   N132
                                                       GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.G1       net (fanout=3)        1.448   GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.Y        Tilo                  0.707   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<10>2384
    SLICE_X16Y1.F3       net (fanout=1)        0.043   GameTitleBar/CharAddr<10>2384/O
    SLICE_X16Y1.X        Tilo                  0.692   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<11>5
    SLICE_X14Y3.F1       net (fanout=3)        1.573   GameTitleBar/CharAddr<10>5
    SLICE_X14Y3.X        Tilo                  0.692   GameTitleBar/counter_cmp_eq0000
                                                       GameTitleBar/counter_cmp_eq00001382
    SLICE_X15Y2.SR       net (fanout=2)        0.355   GameTitleBar/counter_cmp_eq0000
    SLICE_X15Y2.CLK      Tsrck                 0.867   GameTitleBar/counter<2>
                                                       GameTitleBar/counter_2
    -------------------------------------------------  ---------------------------
    Total                                     10.599ns (4.341ns logic, 6.258ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGAControlModule/Hcounter_7 (FF)
  Destination:          GameTitleBar/counter_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.293ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.405 - 0.497)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGAControlModule/Hcounter_7 to GameTitleBar/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.XQ      Tcko                  0.631   VGAControlModule/Hcounter<7>
                                                       VGAControlModule/Hcounter_7
    SLICE_X14Y0.G3       net (fanout=39)       2.578   VGAControlModule/Hcounter<7>
    SLICE_X14Y0.Y        Tilo                  0.707   N132
                                                       GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.G1       net (fanout=3)        1.448   GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.Y        Tilo                  0.707   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<10>2384
    SLICE_X16Y1.F3       net (fanout=1)        0.043   GameTitleBar/CharAddr<10>2384/O
    SLICE_X16Y1.X        Tilo                  0.692   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<11>5
    SLICE_X14Y3.F1       net (fanout=3)        1.573   GameTitleBar/CharAddr<10>5
    SLICE_X14Y3.X        Tilo                  0.692   GameTitleBar/counter_cmp_eq0000
                                                       GameTitleBar/counter_cmp_eq00001382
    SLICE_X15Y2.SR       net (fanout=2)        0.355   GameTitleBar/counter_cmp_eq0000
    SLICE_X15Y2.CLK      Tsrck                 0.867   GameTitleBar/counter<2>
                                                       GameTitleBar/counter_2
    -------------------------------------------------  ---------------------------
    Total                                     10.293ns (4.296ns logic, 5.997ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGAControlModule/Hcounter_6 (FF)
  Destination:          GameTitleBar/counter_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.018ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.405 - 0.497)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGAControlModule/Hcounter_6 to GameTitleBar/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.YQ      Tcko                  0.676   VGAControlModule/Hcounter<7>
                                                       VGAControlModule/Hcounter_6
    SLICE_X14Y0.G2       net (fanout=61)       2.258   VGAControlModule/Hcounter<6>
    SLICE_X14Y0.Y        Tilo                  0.707   N132
                                                       GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.G1       net (fanout=3)        1.448   GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.Y        Tilo                  0.707   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<10>2384
    SLICE_X16Y1.F3       net (fanout=1)        0.043   GameTitleBar/CharAddr<10>2384/O
    SLICE_X16Y1.X        Tilo                  0.692   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<11>5
    SLICE_X14Y3.F1       net (fanout=3)        1.573   GameTitleBar/CharAddr<10>5
    SLICE_X14Y3.X        Tilo                  0.692   GameTitleBar/counter_cmp_eq0000
                                                       GameTitleBar/counter_cmp_eq00001382
    SLICE_X15Y2.SR       net (fanout=2)        0.355   GameTitleBar/counter_cmp_eq0000
    SLICE_X15Y2.CLK      Tsrck                 0.867   GameTitleBar/counter<2>
                                                       GameTitleBar/counter_2
    -------------------------------------------------  ---------------------------
    Total                                     10.018ns (4.341ns logic, 5.677ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point GameTitleBar/counter_0 (SLICE_X15Y3.SR), 96 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGAControlModule/Hcounter_4 (FF)
  Destination:          GameTitleBar/counter_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.599ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.405 - 0.497)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGAControlModule/Hcounter_4 to GameTitleBar/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.YQ      Tcko                  0.676   VGAControlModule/Hcounter<5>
                                                       VGAControlModule/Hcounter_4
    SLICE_X14Y0.G1       net (fanout=77)       2.839   VGAControlModule/Hcounter<4>
    SLICE_X14Y0.Y        Tilo                  0.707   N132
                                                       GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.G1       net (fanout=3)        1.448   GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.Y        Tilo                  0.707   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<10>2384
    SLICE_X16Y1.F3       net (fanout=1)        0.043   GameTitleBar/CharAddr<10>2384/O
    SLICE_X16Y1.X        Tilo                  0.692   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<11>5
    SLICE_X14Y3.F1       net (fanout=3)        1.573   GameTitleBar/CharAddr<10>5
    SLICE_X14Y3.X        Tilo                  0.692   GameTitleBar/counter_cmp_eq0000
                                                       GameTitleBar/counter_cmp_eq00001382
    SLICE_X15Y3.SR       net (fanout=2)        0.355   GameTitleBar/counter_cmp_eq0000
    SLICE_X15Y3.CLK      Tsrck                 0.867   GameTitleBar/counter<0>
                                                       GameTitleBar/counter_0
    -------------------------------------------------  ---------------------------
    Total                                     10.599ns (4.341ns logic, 6.258ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGAControlModule/Hcounter_7 (FF)
  Destination:          GameTitleBar/counter_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.293ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.405 - 0.497)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGAControlModule/Hcounter_7 to GameTitleBar/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.XQ      Tcko                  0.631   VGAControlModule/Hcounter<7>
                                                       VGAControlModule/Hcounter_7
    SLICE_X14Y0.G3       net (fanout=39)       2.578   VGAControlModule/Hcounter<7>
    SLICE_X14Y0.Y        Tilo                  0.707   N132
                                                       GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.G1       net (fanout=3)        1.448   GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.Y        Tilo                  0.707   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<10>2384
    SLICE_X16Y1.F3       net (fanout=1)        0.043   GameTitleBar/CharAddr<10>2384/O
    SLICE_X16Y1.X        Tilo                  0.692   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<11>5
    SLICE_X14Y3.F1       net (fanout=3)        1.573   GameTitleBar/CharAddr<10>5
    SLICE_X14Y3.X        Tilo                  0.692   GameTitleBar/counter_cmp_eq0000
                                                       GameTitleBar/counter_cmp_eq00001382
    SLICE_X15Y3.SR       net (fanout=2)        0.355   GameTitleBar/counter_cmp_eq0000
    SLICE_X15Y3.CLK      Tsrck                 0.867   GameTitleBar/counter<0>
                                                       GameTitleBar/counter_0
    -------------------------------------------------  ---------------------------
    Total                                     10.293ns (4.296ns logic, 5.997ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGAControlModule/Hcounter_6 (FF)
  Destination:          GameTitleBar/counter_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.018ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.405 - 0.497)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGAControlModule/Hcounter_6 to GameTitleBar/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.YQ      Tcko                  0.676   VGAControlModule/Hcounter<7>
                                                       VGAControlModule/Hcounter_6
    SLICE_X14Y0.G2       net (fanout=61)       2.258   VGAControlModule/Hcounter<6>
    SLICE_X14Y0.Y        Tilo                  0.707   N132
                                                       GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.G1       net (fanout=3)        1.448   GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.Y        Tilo                  0.707   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<10>2384
    SLICE_X16Y1.F3       net (fanout=1)        0.043   GameTitleBar/CharAddr<10>2384/O
    SLICE_X16Y1.X        Tilo                  0.692   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<11>5
    SLICE_X14Y3.F1       net (fanout=3)        1.573   GameTitleBar/CharAddr<10>5
    SLICE_X14Y3.X        Tilo                  0.692   GameTitleBar/counter_cmp_eq0000
                                                       GameTitleBar/counter_cmp_eq00001382
    SLICE_X15Y3.SR       net (fanout=2)        0.355   GameTitleBar/counter_cmp_eq0000
    SLICE_X15Y3.CLK      Tsrck                 0.867   GameTitleBar/counter<0>
                                                       GameTitleBar/counter_0
    -------------------------------------------------  ---------------------------
    Total                                     10.018ns (4.341ns logic, 5.677ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point GameTitleBar/counter_1 (SLICE_X15Y3.SR), 96 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGAControlModule/Hcounter_4 (FF)
  Destination:          GameTitleBar/counter_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.599ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.405 - 0.497)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGAControlModule/Hcounter_4 to GameTitleBar/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.YQ      Tcko                  0.676   VGAControlModule/Hcounter<5>
                                                       VGAControlModule/Hcounter_4
    SLICE_X14Y0.G1       net (fanout=77)       2.839   VGAControlModule/Hcounter<4>
    SLICE_X14Y0.Y        Tilo                  0.707   N132
                                                       GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.G1       net (fanout=3)        1.448   GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.Y        Tilo                  0.707   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<10>2384
    SLICE_X16Y1.F3       net (fanout=1)        0.043   GameTitleBar/CharAddr<10>2384/O
    SLICE_X16Y1.X        Tilo                  0.692   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<11>5
    SLICE_X14Y3.F1       net (fanout=3)        1.573   GameTitleBar/CharAddr<10>5
    SLICE_X14Y3.X        Tilo                  0.692   GameTitleBar/counter_cmp_eq0000
                                                       GameTitleBar/counter_cmp_eq00001382
    SLICE_X15Y3.SR       net (fanout=2)        0.355   GameTitleBar/counter_cmp_eq0000
    SLICE_X15Y3.CLK      Tsrck                 0.867   GameTitleBar/counter<0>
                                                       GameTitleBar/counter_1
    -------------------------------------------------  ---------------------------
    Total                                     10.599ns (4.341ns logic, 6.258ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGAControlModule/Hcounter_7 (FF)
  Destination:          GameTitleBar/counter_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.293ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.405 - 0.497)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGAControlModule/Hcounter_7 to GameTitleBar/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.XQ      Tcko                  0.631   VGAControlModule/Hcounter<7>
                                                       VGAControlModule/Hcounter_7
    SLICE_X14Y0.G3       net (fanout=39)       2.578   VGAControlModule/Hcounter<7>
    SLICE_X14Y0.Y        Tilo                  0.707   N132
                                                       GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.G1       net (fanout=3)        1.448   GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.Y        Tilo                  0.707   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<10>2384
    SLICE_X16Y1.F3       net (fanout=1)        0.043   GameTitleBar/CharAddr<10>2384/O
    SLICE_X16Y1.X        Tilo                  0.692   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<11>5
    SLICE_X14Y3.F1       net (fanout=3)        1.573   GameTitleBar/CharAddr<10>5
    SLICE_X14Y3.X        Tilo                  0.692   GameTitleBar/counter_cmp_eq0000
                                                       GameTitleBar/counter_cmp_eq00001382
    SLICE_X15Y3.SR       net (fanout=2)        0.355   GameTitleBar/counter_cmp_eq0000
    SLICE_X15Y3.CLK      Tsrck                 0.867   GameTitleBar/counter<0>
                                                       GameTitleBar/counter_1
    -------------------------------------------------  ---------------------------
    Total                                     10.293ns (4.296ns logic, 5.997ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGAControlModule/Hcounter_6 (FF)
  Destination:          GameTitleBar/counter_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.018ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.405 - 0.497)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGAControlModule/Hcounter_6 to GameTitleBar/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.YQ      Tcko                  0.676   VGAControlModule/Hcounter<7>
                                                       VGAControlModule/Hcounter_6
    SLICE_X14Y0.G2       net (fanout=61)       2.258   VGAControlModule/Hcounter<6>
    SLICE_X14Y0.Y        Tilo                  0.707   N132
                                                       GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.G1       net (fanout=3)        1.448   GameTitleBar/CharAddr<10>2315
    SLICE_X16Y1.Y        Tilo                  0.707   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<10>2384
    SLICE_X16Y1.F3       net (fanout=1)        0.043   GameTitleBar/CharAddr<10>2384/O
    SLICE_X16Y1.X        Tilo                  0.692   GameTitleBar/CharAddr<10>5
                                                       GameTitleBar/CharAddr<11>5
    SLICE_X14Y3.F1       net (fanout=3)        1.573   GameTitleBar/CharAddr<10>5
    SLICE_X14Y3.X        Tilo                  0.692   GameTitleBar/counter_cmp_eq0000
                                                       GameTitleBar/counter_cmp_eq00001382
    SLICE_X15Y3.SR       net (fanout=2)        0.355   GameTitleBar/counter_cmp_eq0000
    SLICE_X15Y3.CLK      Tsrck                 0.867   GameTitleBar/counter<0>
                                                       GameTitleBar/counter_1
    -------------------------------------------------  ---------------------------
    Total                                     10.018ns (4.341ns logic, 5.677ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "SysClock/CLK0_BUF" derived from
 NET "SysClock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point BoomBox/Locked_inv_shift4 (SLICE_X19Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BoomBox/Locked_inv_shift3 (FF)
  Destination:          BoomBox/Locked_inv_shift4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BoomBox/Locked_inv_shift3 to BoomBox/Locked_inv_shift4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.YQ      Tcko                  0.464   BoomBox/Locked_inv_shift4
                                                       BoomBox/Locked_inv_shift3
    SLICE_X19Y31.BX      net (fanout=1)        0.343   BoomBox/Locked_inv_shift3
    SLICE_X19Y31.CLK     Tckdi       (-Th)    -0.089   BoomBox/Locked_inv_shift4
                                                       BoomBox/Locked_inv_shift4
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.553ns logic, 0.343ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point MouseClkFilter_7 (SLICE_X5Y9.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MouseClkFilter_6 (FF)
  Destination:          MouseClkFilter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MouseClkFilter_6 to MouseClkFilter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.YQ        Tcko                  0.464   MouseClkFilter<7>
                                                       MouseClkFilter_6
    SLICE_X5Y9.BX        net (fanout=3)        0.358   MouseClkFilter<6>
    SLICE_X5Y9.CLK       Tckdi       (-Th)    -0.089   MouseClkFilter<7>
                                                       MouseClkFilter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.553ns logic, 0.358ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point BoomBox/Locked_inv_shift3 (SLICE_X19Y31.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BoomBox/Locked_inv_shift2 (FF)
  Destination:          BoomBox/Locked_inv_shift3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.006ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.040 - 0.034)
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BoomBox/Locked_inv_shift2 to BoomBox/Locked_inv_shift3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.XQ      Tcko                  0.505   BoomBox/Locked_inv_shift2
                                                       BoomBox/Locked_inv_shift2
    SLICE_X19Y31.BY      net (fanout=1)        0.361   BoomBox/Locked_inv_shift2
    SLICE_X19Y31.CLK     Tckdi       (-Th)    -0.140   BoomBox/Locked_inv_shift4
                                                       BoomBox/Locked_inv_shift3
    -------------------------------------------------  ---------------------------
    Total                                      1.006ns (0.645ns logic, 0.361ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "SysClock/CLK0_BUF" derived from
 NET "SysClock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: SysClock/DCM_SP_INST/CLK0
  Logical resource: SysClock/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: SysClock/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 36.824ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKA)
  Physical resource: CharacterBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKA
  Logical resource: CharacterBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: PS2_interface_tx/curr_ps2data_en/CLK
  Logical resource: PS2_interface_tx/curr_ps2data_en/CK
  Location pin: SLICE_X8Y2.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for SysClock/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|SysClock/CLKIN_IBUFG           |     40.000ns|     10.000ns|     10.691ns|            0|            0|            0|         8144|
| SysClock/CLK0_BUF             |     40.000ns|     10.691ns|          N/A|            0|            0|         8144|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.691|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8144 paths, 0 nets, and 2533 connections

Design statistics:
   Minimum period:  10.691ns{1}   (Maximum frequency:  93.537MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 15 07:49:42 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



