Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jun 13 00:17:18 2022
| Host         : ZQW-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_pattern_gen_timing_summary_routed.rpt -pb test_pattern_gen_timing_summary_routed.pb -rpx test_pattern_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : test_pattern_gen
| Device       : 7s6-csga225
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.462        0.000                      0                 1398        0.047        0.000                      0                 1334        2.867        0.000                       0                   934  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_gen_inst/clock_inst/inst/clk_in1  {0.000 13.468}       26.936          37.125          
  clk_out3_clk_wiz_0                  {0.000 20.202}       40.404          24.750          
  clk_out4_clk_wiz_0                  {0.000 13.468}       26.936          37.125          
  fb_unbuf                            {0.000 13.468}       26.936          37.125          
  oserdes_h_unbuf                     {0.000 3.367}        6.734           148.500         
  oserdes_l_unbuf                     {0.000 10.101}       20.202          49.500          
inclk                                 {0.000 13.468}       26.936          37.125          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen_inst/clock_inst/inst/clk_in1                                                                                                                                                    8.468        0.000                       0                     1  
  clk_out3_clk_wiz_0                       36.421        0.000                      0                  700        0.047        0.000                      0                  700       19.348        0.000                       0                   460  
  clk_out4_clk_wiz_0                       23.108        0.000                      0                   48        0.209        0.000                      0                   48       12.968        0.000                       0                    28  
  fb_unbuf                                                                                                                                                                             25.344        0.000                       0                     3  
  oserdes_h_unbuf                           5.462        0.000                      0                    6        0.241        0.000                      0                    6        2.867        0.000                       0                    14  
  oserdes_l_unbuf                          15.744        0.000                      0                  576        0.105        0.000                      0                  576        9.247        0.000                       0                   427  
inclk                                                                                                                                                                                  25.344        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clk_wiz_0  clk_out3_clk_wiz_0       11.068        0.000                      0                    4        0.210        0.000                      0                    4  
oserdes_l_unbuf     clk_out3_clk_wiz_0       15.518        0.000                      0                  160        0.188        0.000                      0                  128  
clk_out3_clk_wiz_0  oserdes_l_unbuf          16.003        0.000                      0                  140        0.208        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  clk_out3_clk_wiz_0  
(none)              oserdes_l_unbuf     clk_out3_clk_wiz_0  
(none)                                  oserdes_l_unbuf     
(none)              clk_out3_clk_wiz_0  oserdes_l_unbuf     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              fb_unbuf                                
(none)              oserdes_h_unbuf                         
(none)                                  clk_out3_clk_wiz_0  
(none)                                  clk_out4_clk_wiz_0  
(none)                                  oserdes_h_unbuf     
(none)                                  oserdes_l_unbuf     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_inst/clock_inst/inst/clk_in1
  To Clock:  clk_gen_inst/clock_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_inst/clock_inst/inst/clk_in1
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { clk_gen_inst/clock_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         26.936      25.687     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       26.936      73.064     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         13.468      8.468      MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         13.468      8.468      MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         13.468      8.468      MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         13.468      8.468      MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.421ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.589ns (17.908%)  route 2.700ns (82.092%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.703 - 40.404 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.376     1.376    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.379     1.755 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.580     2.335    par2ser[3].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X17Y6          LUT3 (Prop_lut3_I1_O)        0.105     2.440 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__1/O
                         net (fo=3, routed)           0.787     3.227    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X18Y6          LUT2 (Prop_lut2_I0_O)        0.105     3.332 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          1.333     4.665    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.299    41.703    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.006    41.709    
                         clock uncertainty           -0.148    41.562    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    41.086    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         41.086    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                 36.421    

Slack (MET) :             36.564ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.589ns (18.720%)  route 2.557ns (81.280%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.703 - 40.404 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.376     1.376    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.379     1.755 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.580     2.335    par2ser[3].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X17Y6          LUT3 (Prop_lut3_I1_O)        0.105     2.440 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__1/O
                         net (fo=3, routed)           0.787     3.227    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X18Y6          LUT2 (Prop_lut2_I0_O)        0.105     3.332 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          1.191     4.522    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.299    41.703    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.006    41.709    
                         clock uncertainty           -0.148    41.562    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    41.086    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         41.086    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                 36.564    

Slack (MET) :             36.564ns  (required time - arrival time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.643ns (20.027%)  route 2.568ns (79.973%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 41.700 - 40.404 ) 
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.368     1.368    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X24Y8          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.433     1.801 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.661     2.461    par2ser[2].word_split_fifo2oserdes_inst/fifo_full
    SLICE_X24Y9          LUT3 (Prop_lut3_I2_O)        0.105     2.566 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.841     3.407    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X24Y8          LUT2 (Prop_lut2_I0_O)        0.105     3.512 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          1.066     4.578    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.296    41.700    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.066    41.766    
                         clock uncertainty           -0.148    41.619    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    41.143    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         41.143    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                 36.564    

Slack (MET) :             36.589ns  (required time - arrival time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.643ns (19.632%)  route 2.632ns (80.368%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 41.700 - 40.404 ) 
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.368     1.368    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X24Y8          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.433     1.801 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.661     2.461    par2ser[2].word_split_fifo2oserdes_inst/fifo_full
    SLICE_X24Y9          LUT3 (Prop_lut3_I2_O)        0.105     2.566 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.841     3.407    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X24Y8          LUT2 (Prop_lut2_I0_O)        0.105     3.512 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          1.131     4.643    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.296    41.700    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.066    41.766    
                         clock uncertainty           -0.148    41.619    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    41.232    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         41.232    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                 36.589    

Slack (MET) :             36.644ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.589ns (19.211%)  route 2.477ns (80.789%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.703 - 40.404 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.376     1.376    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.379     1.755 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.580     2.335    par2ser[3].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X17Y6          LUT3 (Prop_lut3_I1_O)        0.105     2.440 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__1/O
                         net (fo=3, routed)           0.787     3.227    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X18Y6          LUT2 (Prop_lut2_I0_O)        0.105     3.332 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          1.110     4.442    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.299    41.703    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.006    41.709    
                         clock uncertainty           -0.148    41.562    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476    41.086    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         41.086    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                 36.644    

Slack (MET) :             36.665ns  (required time - arrival time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.873ns (24.592%)  route 2.677ns (75.408%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 41.667 - 40.404 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.370     1.370    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X5Y31          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.379     1.749 f  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.886     2.634    par2ser[6].word_split_fifo2oserdes_inst/fifo_full
    SLICE_X7Y29          LUT3 (Prop_lut3_I2_O)        0.105     2.739 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__4/O
                         net (fo=3, routed)           0.789     3.528    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X5Y31          LUT4 (Prop_lut4_I1_O)        0.121     3.649 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_i_3/O
                         net (fo=1, routed)           0.510     4.158    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ram_full_fb_i_reg_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.268     4.426 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ram_full_i_i_1/O
                         net (fo=2, routed)           0.493     4.920    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X5Y31          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.263    41.667    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X5Y31          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.107    41.774    
                         clock uncertainty           -0.148    41.626    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)       -0.042    41.584    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         41.584    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                 36.665    

Slack (MET) :             36.717ns  (required time - arrival time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.643ns (21.026%)  route 2.415ns (78.974%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 41.700 - 40.404 ) 
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.368     1.368    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X24Y8          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.433     1.801 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.661     2.461    par2ser[2].word_split_fifo2oserdes_inst/fifo_full
    SLICE_X24Y9          LUT3 (Prop_lut3_I2_O)        0.105     2.566 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.841     3.407    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X24Y8          LUT2 (Prop_lut2_I0_O)        0.105     3.512 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.914     4.426    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.296    41.700    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.066    41.766    
                         clock uncertainty           -0.148    41.619    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    41.143    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         41.143    
                         arrival time                          -4.426    
  -------------------------------------------------------------------
                         slack                                 36.717    

Slack (MET) :             36.797ns  (required time - arrival time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.643ns (21.594%)  route 2.335ns (78.406%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 41.700 - 40.404 ) 
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.368     1.368    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X24Y8          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.433     1.801 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.661     2.461    par2ser[2].word_split_fifo2oserdes_inst/fifo_full
    SLICE_X24Y9          LUT3 (Prop_lut3_I2_O)        0.105     2.566 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.841     3.407    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X24Y8          LUT2 (Prop_lut2_I0_O)        0.105     3.512 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.833     4.345    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.296    41.700    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.066    41.766    
                         clock uncertainty           -0.148    41.619    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476    41.143    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         41.143    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                 36.797    

Slack (MET) :             36.922ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.589ns (20.474%)  route 2.288ns (79.526%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.703 - 40.404 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.376     1.376    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.379     1.755 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.580     2.335    par2ser[3].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X17Y6          LUT3 (Prop_lut3_I1_O)        0.105     2.440 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__1/O
                         net (fo=3, routed)           0.787     3.227    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X18Y6          LUT2 (Prop_lut2_I0_O)        0.105     3.332 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.921     4.253    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.299    41.703    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.006    41.709    
                         clock uncertainty           -0.148    41.562    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    41.175    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         41.175    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                 36.922    

Slack (MET) :             36.948ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.925ns (29.705%)  route 2.189ns (70.295%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 41.665 - 40.404 ) 
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.368     1.368    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X28Y8          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.433     1.801 f  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[0]/Q
                         net (fo=9, routed)           0.706     2.507    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[0]
    SLICE_X28Y7          LUT5 (Prop_lut5_I1_O)        0.119     2.626 f  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_6/O
                         net (fo=3, routed)           0.680     3.306    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_6_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I1_O)        0.268     3.574 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_3/O
                         net (fo=1, routed)           0.659     4.233    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_3_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I3_O)        0.105     4.338 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1/O
                         net (fo=4, routed)           0.144     4.482    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1_n_0
    SLICE_X29Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261    41.665    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X29Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]/C
                         clock pessimism              0.081    41.746    
                         clock uncertainty           -0.148    41.598    
    SLICE_X29Y5          FDRE (Setup_fdre_C_CE)      -0.168    41.430    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]
  -------------------------------------------------------------------
                         required time                         41.430    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                 36.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.650%)  route 0.255ns (64.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.566     0.566    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X31Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[8]/Q
                         net (fo=8, routed)           0.255     0.961    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y4          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.871     0.871    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.618    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.296     0.914    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.552     0.552    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X27Y25         FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.108     0.801    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_0_in[1]
    SLICE_X26Y25         SRL16E                                       r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.818     0.818    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X26Y25         SRL16E                                       r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X26Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.748    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.553     0.553    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X27Y26         FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.116     0.810    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_0_in[1]
    SLICE_X26Y26         SRL16E                                       r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.819     0.819    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X26Y26         SRL16E                                       r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X26Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.749    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.534%)  route 0.216ns (60.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.565     0.565    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y8          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=3, routed)           0.216     0.921    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y4          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.871     0.871    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.618    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.801    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.560     0.560    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.756    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X3Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.826     0.826    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.266     0.560    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.076     0.636    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.593     0.593    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y3          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.789    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X35Y3          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.863     0.863    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y3          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.075     0.668    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.593     0.593    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y3          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.789    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X33Y3          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.863     0.863    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y3          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.075     0.668    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.563     0.563    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X17Y3          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.759    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X17Y3          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.833     0.833    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X17Y3          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X17Y3          FDRE (Hold_fdre_C_D)         0.075     0.638    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.563     0.563    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.759    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.833     0.833    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X17Y4          FDRE (Hold_fdre_C_D)         0.075     0.638    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.550     0.550    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y23         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     0.746    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X19Y23         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.816     0.816    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y23         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.266     0.550    
    SLICE_X19Y23         FDRE (Hold_fdre_C_D)         0.075     0.625    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.202 }
Period(ns):         40.404
Sources:            { clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         40.404      38.234     RAMB18_X0Y4      par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         40.404      38.234     RAMB18_X0Y2      par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         40.404      38.234     RAMB18_X0Y5      par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         40.404      38.234     RAMB18_X0Y3      par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.404      38.812     BUFGCTRL_X0Y0    clk_gen_inst/clock_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.404      39.155     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.404      39.404     SLICE_X30Y9      par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.404      39.404     SLICE_X30Y10     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.404      39.404     SLICE_X30Y10     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.404      39.404     SLICE_X32Y7      par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.404      172.956    MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y26     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y26     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y25     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y26     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.202      19.348     SLICE_X26Y26     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.108ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/invalid_sav_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.694ns (18.798%)  route 2.998ns (81.202%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 28.193 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.379     1.740 f  par_sensor_word_gen_inst/line_cnt_reg[0]/Q
                         net (fo=6, routed)           1.164     2.904    par_sensor_word_gen_inst/line_cnt[0]
    SLICE_X22Y12         LUT3 (Prop_lut3_I0_O)        0.105     3.009 f  par_sensor_word_gen_inst/sav_pix_line_i_8/O
                         net (fo=2, routed)           0.922     3.931    par_sensor_word_gen_inst/sav_pix_line_i_8_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I4_O)        0.105     4.036 r  par_sensor_word_gen_inst/sav_pix_line_i_2/O
                         net (fo=3, routed)           0.912     4.948    par_sensor_word_gen_inst/sav_pix_line_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I1_O)        0.105     5.053 r  par_sensor_word_gen_inst/invalid_sav_line_i_1/O
                         net (fo=1, routed)           0.000     5.053    par_sensor_word_gen_inst/invalid_sav_line_i_1_n_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/invalid_sav_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.257    28.193    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/invalid_sav_line_reg/C
                         clock pessimism              0.066    28.259    
                         clock uncertainty           -0.128    28.131    
    SLICE_X23Y11         FDRE (Setup_fdre_C_D)        0.030    28.161    par_sensor_word_gen_inst/invalid_sav_line_reg
  -------------------------------------------------------------------
                         required time                         28.161    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                 23.108    

Slack (MET) :             23.108ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/sav_color_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.694ns (18.789%)  route 3.000ns (81.211%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 28.193 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.379     1.740 f  par_sensor_word_gen_inst/line_cnt_reg[0]/Q
                         net (fo=6, routed)           1.164     2.904    par_sensor_word_gen_inst/line_cnt[0]
    SLICE_X22Y12         LUT3 (Prop_lut3_I0_O)        0.105     3.009 f  par_sensor_word_gen_inst/sav_pix_line_i_8/O
                         net (fo=2, routed)           0.922     3.931    par_sensor_word_gen_inst/sav_pix_line_i_8_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I4_O)        0.105     4.036 r  par_sensor_word_gen_inst/sav_pix_line_i_2/O
                         net (fo=3, routed)           0.914     4.950    par_sensor_word_gen_inst/sav_pix_line_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I1_O)        0.105     5.055 r  par_sensor_word_gen_inst/sav_color_line_i_1/O
                         net (fo=1, routed)           0.000     5.055    par_sensor_word_gen_inst/sav_color_line_i_1_n_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_color_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.257    28.193    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_color_line_reg/C
                         clock pessimism              0.066    28.259    
                         clock uncertainty           -0.128    28.131    
    SLICE_X23Y11         FDRE (Setup_fdre_C_D)        0.032    28.163    par_sensor_word_gen_inst/sav_color_line_reg
  -------------------------------------------------------------------
                         required time                         28.163    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 23.108    

Slack (MET) :             23.538ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/sav_pix_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.694ns (21.263%)  route 2.570ns (78.737%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 28.193 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.379     1.740 f  par_sensor_word_gen_inst/line_cnt_reg[0]/Q
                         net (fo=6, routed)           1.164     2.904    par_sensor_word_gen_inst/line_cnt[0]
    SLICE_X22Y12         LUT3 (Prop_lut3_I0_O)        0.105     3.009 f  par_sensor_word_gen_inst/sav_pix_line_i_8/O
                         net (fo=2, routed)           0.922     3.931    par_sensor_word_gen_inst/sav_pix_line_i_8_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I4_O)        0.105     4.036 r  par_sensor_word_gen_inst/sav_pix_line_i_2/O
                         net (fo=3, routed)           0.484     4.520    par_sensor_word_gen_inst/sav_pix_line_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I1_O)        0.105     4.625 r  par_sensor_word_gen_inst/sav_pix_line_i_1/O
                         net (fo=1, routed)           0.000     4.625    par_sensor_word_gen_inst/sav_pix_line_i_1_n_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.257    28.193    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/C
                         clock pessimism              0.066    28.259    
                         clock uncertainty           -0.128    28.131    
    SLICE_X23Y11         FDRE (Setup_fdre_C_D)        0.032    28.163    par_sensor_word_gen_inst/sav_pix_line_reg
  -------------------------------------------------------------------
                         required time                         28.163    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                 23.538    

Slack (MET) :             23.603ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.874ns (29.042%)  route 2.135ns (70.958%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 28.188 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.379     1.740 r  par_sensor_word_gen_inst/line_cnt_reg[4]/Q
                         net (fo=6, routed)           0.832     2.572    par_sensor_word_gen_inst/line_cnt[4]
    SLICE_X20Y11         LUT3 (Prop_lut3_I1_O)        0.115     2.687 r  par_sensor_word_gen_inst/line_cnt[11]_i_8/O
                         net (fo=4, routed)           0.449     3.137    par_sensor_word_gen_inst/line_cnt[11]_i_8_n_0
    SLICE_X19Y12         LUT5 (Prop_lut5_I4_O)        0.275     3.412 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.460     3.871    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.105     3.976 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.394     4.370    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252    28.188    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[6]/C
                         clock pessimism              0.082    28.270    
                         clock uncertainty           -0.128    28.142    
    SLICE_X20Y12         FDRE (Setup_fdre_C_CE)      -0.168    27.974    par_sensor_word_gen_inst/line_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         27.974    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                 23.603    

Slack (MET) :             23.603ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.874ns (29.042%)  route 2.135ns (70.958%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 28.188 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.379     1.740 r  par_sensor_word_gen_inst/line_cnt_reg[4]/Q
                         net (fo=6, routed)           0.832     2.572    par_sensor_word_gen_inst/line_cnt[4]
    SLICE_X20Y11         LUT3 (Prop_lut3_I1_O)        0.115     2.687 r  par_sensor_word_gen_inst/line_cnt[11]_i_8/O
                         net (fo=4, routed)           0.449     3.137    par_sensor_word_gen_inst/line_cnt[11]_i_8_n_0
    SLICE_X19Y12         LUT5 (Prop_lut5_I4_O)        0.275     3.412 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.460     3.871    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.105     3.976 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.394     4.370    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252    28.188    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[7]/C
                         clock pessimism              0.082    28.270    
                         clock uncertainty           -0.128    28.142    
    SLICE_X20Y12         FDRE (Setup_fdre_C_CE)      -0.168    27.974    par_sensor_word_gen_inst/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         27.974    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                 23.603    

Slack (MET) :             23.603ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.874ns (29.042%)  route 2.135ns (70.958%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 28.188 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.379     1.740 r  par_sensor_word_gen_inst/line_cnt_reg[4]/Q
                         net (fo=6, routed)           0.832     2.572    par_sensor_word_gen_inst/line_cnt[4]
    SLICE_X20Y11         LUT3 (Prop_lut3_I1_O)        0.115     2.687 r  par_sensor_word_gen_inst/line_cnt[11]_i_8/O
                         net (fo=4, routed)           0.449     3.137    par_sensor_word_gen_inst/line_cnt[11]_i_8_n_0
    SLICE_X19Y12         LUT5 (Prop_lut5_I4_O)        0.275     3.412 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.460     3.871    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.105     3.976 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.394     4.370    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252    28.188    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/C
                         clock pessimism              0.082    28.270    
                         clock uncertainty           -0.128    28.142    
    SLICE_X20Y12         FDRE (Setup_fdre_C_CE)      -0.168    27.974    par_sensor_word_gen_inst/line_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         27.974    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                 23.603    

Slack (MET) :             23.603ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.874ns (29.042%)  route 2.135ns (70.958%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 28.188 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.379     1.740 r  par_sensor_word_gen_inst/line_cnt_reg[4]/Q
                         net (fo=6, routed)           0.832     2.572    par_sensor_word_gen_inst/line_cnt[4]
    SLICE_X20Y11         LUT3 (Prop_lut3_I1_O)        0.115     2.687 r  par_sensor_word_gen_inst/line_cnt[11]_i_8/O
                         net (fo=4, routed)           0.449     3.137    par_sensor_word_gen_inst/line_cnt[11]_i_8_n_0
    SLICE_X19Y12         LUT5 (Prop_lut5_I4_O)        0.275     3.412 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.460     3.871    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.105     3.976 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.394     4.370    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252    28.188    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[9]/C
                         clock pessimism              0.082    28.270    
                         clock uncertainty           -0.128    28.142    
    SLICE_X20Y12         FDRE (Setup_fdre_C_CE)      -0.168    27.974    par_sensor_word_gen_inst/line_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         27.974    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                 23.603    

Slack (MET) :             23.614ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.874ns (29.142%)  route 2.125ns (70.858%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 28.188 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.379     1.740 r  par_sensor_word_gen_inst/line_cnt_reg[4]/Q
                         net (fo=6, routed)           0.832     2.572    par_sensor_word_gen_inst/line_cnt[4]
    SLICE_X20Y11         LUT3 (Prop_lut3_I1_O)        0.115     2.687 r  par_sensor_word_gen_inst/line_cnt[11]_i_8/O
                         net (fo=4, routed)           0.449     3.137    par_sensor_word_gen_inst/line_cnt[11]_i_8_n_0
    SLICE_X19Y12         LUT5 (Prop_lut5_I4_O)        0.275     3.412 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.460     3.871    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.105     3.976 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.384     4.360    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X19Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252    28.188    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[10]/C
                         clock pessimism              0.082    28.270    
                         clock uncertainty           -0.128    28.142    
    SLICE_X19Y12         FDRE (Setup_fdre_C_CE)      -0.168    27.974    par_sensor_word_gen_inst/line_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         27.974    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 23.614    

Slack (MET) :             23.614ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.874ns (29.142%)  route 2.125ns (70.858%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 28.188 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.379     1.740 r  par_sensor_word_gen_inst/line_cnt_reg[4]/Q
                         net (fo=6, routed)           0.832     2.572    par_sensor_word_gen_inst/line_cnt[4]
    SLICE_X20Y11         LUT3 (Prop_lut3_I1_O)        0.115     2.687 r  par_sensor_word_gen_inst/line_cnt[11]_i_8/O
                         net (fo=4, routed)           0.449     3.137    par_sensor_word_gen_inst/line_cnt[11]_i_8_n_0
    SLICE_X19Y12         LUT5 (Prop_lut5_I4_O)        0.275     3.412 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.460     3.871    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.105     3.976 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.384     4.360    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X19Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252    28.188    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[11]/C
                         clock pessimism              0.082    28.270    
                         clock uncertainty           -0.128    28.142    
    SLICE_X19Y12         FDRE (Setup_fdre_C_CE)      -0.168    27.974    par_sensor_word_gen_inst/line_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         27.974    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 23.614    

Slack (MET) :             23.640ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.874ns (29.132%)  route 2.126ns (70.868%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 28.188 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.379     1.740 r  par_sensor_word_gen_inst/line_cnt_reg[4]/Q
                         net (fo=6, routed)           0.832     2.572    par_sensor_word_gen_inst/line_cnt[4]
    SLICE_X20Y11         LUT3 (Prop_lut3_I1_O)        0.115     2.687 r  par_sensor_word_gen_inst/line_cnt[11]_i_8/O
                         net (fo=4, routed)           0.449     3.137    par_sensor_word_gen_inst/line_cnt[11]_i_8_n_0
    SLICE_X19Y12         LUT5 (Prop_lut5_I4_O)        0.275     3.412 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.460     3.871    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.105     3.976 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.385     4.361    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X20Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252    28.188    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/C
                         clock pessimism              0.109    28.297    
                         clock uncertainty           -0.128    28.169    
    SLICE_X20Y11         FDRE (Setup_fdre_C_CE)      -0.168    28.001    par_sensor_word_gen_inst/line_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         28.001    
                         arrival time                          -4.361    
  -------------------------------------------------------------------
                         slack                                 23.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.575%)  route 0.136ns (39.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.561     0.561    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  par_sensor_word_gen_inst/inclk_cnt_reg[2]/Q
                         net (fo=8, routed)           0.136     0.861    par_sensor_word_gen_inst/inclk_cnt_reg[2]
    SLICE_X18Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.906 r  par_sensor_word_gen_inst/inclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.906    par_sensor_word_gen_inst/p_0_in[5]
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.829     0.829    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[5]/C
                         clock pessimism             -0.253     0.576    
    SLICE_X18Y10         FDRE (Hold_fdre_C_D)         0.121     0.697    par_sensor_word_gen_inst/inclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/xhs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/xhs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.566%)  route 0.125ns (37.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.561     0.561    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y8          FDRE                                         r  par_sensor_word_gen_inst/xhs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  par_sensor_word_gen_inst/xhs_reg/Q
                         net (fo=2, routed)           0.125     0.850    par_sensor_word_gen_inst/pix_en
    SLICE_X18Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.895 r  par_sensor_word_gen_inst/xhs_i_1/O
                         net (fo=1, routed)           0.000     0.895    par_sensor_word_gen_inst/xhs_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  par_sensor_word_gen_inst/xhs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.830     0.830    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y8          FDRE                                         r  par_sensor_word_gen_inst/xhs_reg/C
                         clock pessimism             -0.269     0.561    
    SLICE_X18Y8          FDRE (Hold_fdre_C_D)         0.121     0.682    par_sensor_word_gen_inst/xhs_reg
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.667%)  route 0.148ns (44.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.561     0.561    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/Q
                         net (fo=6, routed)           0.148     0.850    par_sensor_word_gen_inst/inclk_cnt_reg[6]
    SLICE_X19Y9          LUT5 (Prop_lut5_I0_O)        0.045     0.895 r  par_sensor_word_gen_inst/inclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.895    par_sensor_word_gen_inst/inclk_cnt[6]_i_1_n_0
    SLICE_X19Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.830     0.830    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X19Y9          FDRE (Hold_fdre_C_D)         0.092     0.653    par_sensor_word_gen_inst/inclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.881%)  route 0.146ns (41.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.560     0.560    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y10         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  par_sensor_word_gen_inst/inclk_cnt_reg[5]/Q
                         net (fo=6, routed)           0.146     0.870    par_sensor_word_gen_inst/inclk_cnt_reg[5]
    SLICE_X19Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.915 r  par_sensor_word_gen_inst/inclk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.915    par_sensor_word_gen_inst/p_0_in[7]
    SLICE_X19Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.830     0.830    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[7]/C
                         clock pessimism             -0.253     0.577    
    SLICE_X19Y9          FDRE (Hold_fdre_C_D)         0.091     0.668    par_sensor_word_gen_inst/inclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.724%)  route 0.186ns (47.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.560     0.560    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y10         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.186     0.909    par_sensor_word_gen_inst/inclk_cnt_reg[3]
    SLICE_X18Y10         LUT5 (Prop_lut5_I3_O)        0.043     0.952 r  par_sensor_word_gen_inst/inclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.952    par_sensor_word_gen_inst/p_0_in[4]
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.829     0.829    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[4]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X18Y10         FDRE (Hold_fdre_C_D)         0.131     0.691    par_sensor_word_gen_inst/inclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.001%)  route 0.179ns (48.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.560     0.560    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  par_sensor_word_gen_inst/line_cnt_reg[0]/Q
                         net (fo=6, routed)           0.179     0.879    par_sensor_word_gen_inst/line_cnt[0]
    SLICE_X19Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.924 r  par_sensor_word_gen_inst/line_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.924    par_sensor_word_gen_inst/line_cnt[0]_i_1_n_0
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.829     0.829    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X19Y11         FDRE (Hold_fdre_C_D)         0.091     0.651    par_sensor_word_gen_inst/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.963%)  route 0.186ns (47.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.560     0.560    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y10         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.186     0.909    par_sensor_word_gen_inst/inclk_cnt_reg[3]
    SLICE_X18Y10         LUT4 (Prop_lut4_I0_O)        0.045     0.954 r  par_sensor_word_gen_inst/inclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.954    par_sensor_word_gen_inst/inclk_cnt[3]_i_1_n_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.829     0.829    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X18Y10         FDRE (Hold_fdre_C_D)         0.120     0.680    par_sensor_word_gen_inst/inclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/sav_pix_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/sav_pix_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.601%)  route 0.231ns (55.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.562     0.562    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  par_sensor_word_gen_inst/sav_pix_line_reg/Q
                         net (fo=2, routed)           0.231     0.934    par_sensor_word_gen_inst/sav_pix_line
    SLICE_X23Y11         LUT5 (Prop_lut5_I0_O)        0.045     0.979 r  par_sensor_word_gen_inst/sav_pix_line_i_1/O
                         net (fo=1, routed)           0.000     0.979    par_sensor_word_gen_inst/sav_pix_line_i_1_n_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.832     0.832    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/C
                         clock pessimism             -0.270     0.562    
    SLICE_X23Y11         FDRE (Hold_fdre_C_D)         0.092     0.654    par_sensor_word_gen_inst/sav_pix_line_reg
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.184ns (42.417%)  route 0.250ns (57.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.561     0.561    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  par_sensor_word_gen_inst/inclk_cnt_reg[8]/Q
                         net (fo=5, routed)           0.250     0.951    par_sensor_word_gen_inst/inclk_cnt_reg[8]
    SLICE_X19Y9          LUT3 (Prop_lut3_I2_O)        0.043     0.994 r  par_sensor_word_gen_inst/inclk_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.994    par_sensor_word_gen_inst/p_0_in[9]
    SLICE_X19Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.830     0.830    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[9]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X19Y9          FDRE (Hold_fdre_C_D)         0.107     0.668    par_sensor_word_gen_inst/inclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.254%)  route 0.253ns (54.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.560     0.560    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y10         FDRE (Prop_fdre_C_Q)         0.164     0.724 f  par_sensor_word_gen_inst/inclk_cnt_reg[0]/Q
                         net (fo=10, routed)          0.253     0.976    par_sensor_word_gen_inst/inclk_cnt_reg[0]
    SLICE_X18Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.021 r  par_sensor_word_gen_inst/inclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.021    par_sensor_word_gen_inst/p_0_in[0]
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.829     0.829    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X18Y10         FDRE (Hold_fdre_C_D)         0.121     0.681    par_sensor_word_gen_inst/inclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         26.936      25.344     BUFGCTRL_X0Y2    clk_gen_inst/clock_inst/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         26.936      25.687     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X18Y9      par_sensor_word_gen_inst/inclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X18Y9      par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X19Y9      par_sensor_word_gen_inst/inclk_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X19Y9      par_sensor_word_gen_inst/inclk_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       26.936      186.424    MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y9      par_sensor_word_gen_inst/inclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y9      par_sensor_word_gen_inst/inclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y9      par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y9      par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y9      par_sensor_word_gen_inst/inclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y9      par_sensor_word_gen_inst/inclk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y9      par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y9      par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X18Y10     par_sensor_word_gen_inst/inclk_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  fb_unbuf
  To Clock:  fb_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       25.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fb_unbuf
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         26.936      25.344     BUFGCTRL_X0Y5    clk_gen_inst/BUFG_inst1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         26.936      25.687     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         26.936      25.687     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       26.936      73.064     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       26.936      186.424    MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_h_unbuf
  To Clock:  oserdes_h_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 cnt_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cnt_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             oserdes_h_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (oserdes_h_unbuf rise@6.734ns - oserdes_h_unbuf rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.484ns (39.918%)  route 0.728ns (60.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 7.995 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.367     1.367    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.379     1.746 f  cnt_div_reg[3]/Q
                         net (fo=6, routed)           0.728     2.474    cnt_div[3]
    SLICE_X0Y27          LUT5 (Prop_lut5_I1_O)        0.105     2.579 r  cnt_div[0]_i_1/O
                         net (fo=1, routed)           0.000     2.579    cnt_div[0]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     7.961    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598     5.363 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.294     6.657    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.734 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.261     7.995    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[0]/C
                         clock pessimism              0.106     8.101    
                         clock uncertainty           -0.091     8.010    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.032     8.042    cnt_div_reg[0]
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 cnt_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inclk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             oserdes_h_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (oserdes_h_unbuf rise@6.734ns - oserdes_h_unbuf rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.484ns (39.948%)  route 0.728ns (60.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 7.995 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.367     1.367    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.379     1.746 r  cnt_div_reg[3]/Q
                         net (fo=6, routed)           0.728     2.473    cnt_div[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.105     2.578 r  inclk_out_i_1/O
                         net (fo=1, routed)           0.000     2.578    inclk_out_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  inclk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     7.961    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598     5.363 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.294     6.657    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.734 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.261     7.995    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  inclk_out_reg/C
                         clock pessimism              0.106     8.101    
                         clock uncertainty           -0.091     8.010    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.033     8.043    inclk_out_reg
  -------------------------------------------------------------------
                         required time                          8.043    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 cnt_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cnt_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             oserdes_h_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (oserdes_h_unbuf rise@6.734ns - oserdes_h_unbuf rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.587ns (49.507%)  route 0.599ns (50.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 7.995 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.367     1.367    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.348     1.715 r  cnt_div_reg[4]/Q
                         net (fo=6, routed)           0.599     2.313    cnt_div[4]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.239     2.552 r  cnt_div[1]_i_1/O
                         net (fo=1, routed)           0.000     2.552    cnt_div[1]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     7.961    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598     5.363 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.294     6.657    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.734 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.261     7.995    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[1]/C
                         clock pessimism              0.106     8.101    
                         clock uncertainty           -0.091     8.010    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.030     8.040    cnt_div_reg[1]
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 cnt_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cnt_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             oserdes_h_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (oserdes_h_unbuf rise@6.734ns - oserdes_h_unbuf rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.587ns (49.836%)  route 0.591ns (50.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 7.995 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.367     1.367    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.348     1.715 r  cnt_div_reg[4]/Q
                         net (fo=6, routed)           0.591     2.306    cnt_div[4]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.239     2.545 r  cnt_div[3]_i_1/O
                         net (fo=1, routed)           0.000     2.545    cnt_div[3]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     7.961    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598     5.363 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.294     6.657    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.734 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.261     7.995    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[3]/C
                         clock pessimism              0.106     8.101    
                         clock uncertainty           -0.091     8.010    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.032     8.042    cnt_div_reg[3]
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 cnt_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cnt_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             oserdes_h_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (oserdes_h_unbuf rise@6.734ns - oserdes_h_unbuf rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.601ns (50.096%)  route 0.599ns (49.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 7.995 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.367     1.367    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.348     1.715 r  cnt_div_reg[4]/Q
                         net (fo=6, routed)           0.599     2.313    cnt_div[4]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.253     2.566 r  cnt_div[2]_i_1/O
                         net (fo=1, routed)           0.000     2.566    cnt_div[2]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     7.961    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598     5.363 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.294     6.657    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.734 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.261     7.995    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[2]/C
                         clock pessimism              0.106     8.101    
                         clock uncertainty           -0.091     8.010    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.069     8.079    cnt_div_reg[2]
  -------------------------------------------------------------------
                         required time                          8.079    
                         arrival time                          -2.566    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 cnt_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cnt_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             oserdes_h_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (oserdes_h_unbuf rise@6.734ns - oserdes_h_unbuf rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.601ns (50.425%)  route 0.591ns (49.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 7.995 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.367     1.367    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.348     1.715 r  cnt_div_reg[4]/Q
                         net (fo=6, routed)           0.591     2.306    cnt_div[4]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.253     2.559 r  cnt_div[4]_i_1/O
                         net (fo=1, routed)           0.000     2.559    cnt_div[4]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     7.961    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598     5.363 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.294     6.657    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.734 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.261     7.995    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[4]/C
                         clock pessimism              0.106     8.101    
                         clock uncertainty           -0.091     8.010    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.069     8.079    cnt_div_reg[4]
  -------------------------------------------------------------------
                         required time                          8.079    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                  5.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cnt_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cnt_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             oserdes_h_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_h_unbuf rise@0.000ns - oserdes_h_unbuf rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.837%)  route 0.147ns (44.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.560     0.560    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.701 f  cnt_div_reg[0]/Q
                         net (fo=6, routed)           0.147     0.848    cnt_div[0]
    SLICE_X0Y27          LUT5 (Prop_lut5_I4_O)        0.045     0.893 r  cnt_div[0]_i_1/O
                         net (fo=1, routed)           0.000     0.893    cnt_div[0]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.826     0.826    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[0]/C
                         clock pessimism             -0.266     0.560    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.092     0.652    cnt_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cnt_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inclk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             oserdes_h_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_h_unbuf rise@0.000ns - oserdes_h_unbuf rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.227%)  route 0.151ns (44.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.560     0.560    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  cnt_div_reg[0]/Q
                         net (fo=6, routed)           0.151     0.851    cnt_div[0]
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.045     0.896 r  inclk_out_i_1/O
                         net (fo=1, routed)           0.000     0.896    inclk_out_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  inclk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.826     0.826    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  inclk_out_reg/C
                         clock pessimism             -0.266     0.560    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.092     0.652    inclk_out_reg
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 cnt_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cnt_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             oserdes_h_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_h_unbuf rise@0.000ns - oserdes_h_unbuf rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.147%)  route 0.183ns (49.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.560     0.560    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  cnt_div_reg[1]/Q
                         net (fo=6, routed)           0.183     0.884    cnt_div[1]
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.043     0.927 r  cnt_div[4]_i_1/O
                         net (fo=1, routed)           0.000     0.927    cnt_div[4]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.826     0.826    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[4]/C
                         clock pessimism             -0.266     0.560    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.107     0.667    cnt_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cnt_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             oserdes_h_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_h_unbuf rise@0.000ns - oserdes_h_unbuf rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.309%)  route 0.188ns (50.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.560     0.560    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  cnt_div_reg[1]/Q
                         net (fo=6, routed)           0.188     0.889    cnt_div[1]
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.042     0.931 r  cnt_div[2]_i_1/O
                         net (fo=1, routed)           0.000     0.931    cnt_div[2]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.826     0.826    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[2]/C
                         clock pessimism             -0.266     0.560    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.107     0.667    cnt_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cnt_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cnt_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             oserdes_h_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_h_unbuf rise@0.000ns - oserdes_h_unbuf rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.418%)  route 0.183ns (49.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.560     0.560    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  cnt_div_reg[1]/Q
                         net (fo=6, routed)           0.183     0.884    cnt_div[1]
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.045     0.929 r  cnt_div[3]_i_1/O
                         net (fo=1, routed)           0.000     0.929    cnt_div[3]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.826     0.826    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[3]/C
                         clock pessimism             -0.266     0.560    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.092     0.652    cnt_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 cnt_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cnt_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             oserdes_h_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_h_unbuf rise@0.000ns - oserdes_h_unbuf rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.716%)  route 0.188ns (50.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.560     0.560    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  cnt_div_reg[1]/Q
                         net (fo=6, routed)           0.188     0.889    cnt_div[1]
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.045     0.934 r  cnt_div[1]_i_1/O
                         net (fo=1, routed)           0.000     0.934    cnt_div[1]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.826     0.826    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[1]/C
                         clock pessimism             -0.266     0.560    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.091     0.651    cnt_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_h_unbuf
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.734       5.142      BUFGCTRL_X0Y3    clk_gen_inst/BUFG_inst3/I
Min Period        n/a     ODDR/C              n/a            1.474         6.734       5.260      OLOGIC_X0Y24     ODDR_inst/C
Min Period        n/a     OSERDESE2/CLK       n/a            1.471         6.734       5.263      OLOGIC_X0Y16     par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.471         6.734       5.263      OLOGIC_X0Y14     par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.471         6.734       5.263      OLOGIC_X0Y18     par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.471         6.734       5.263      OLOGIC_X0Y12     par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
Min Period        n/a     BUFIO/I             n/a            1.470         6.734       5.264      BUFIO_X0Y1       clk_gen_inst/BUFIO_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X0Y27      cnt_div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X0Y27      cnt_div_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y27      cnt_div_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_l_unbuf
  To Clock:  oserdes_l_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       15.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.744ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.043ns (26.880%)  route 2.837ns (73.120%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 21.500 - 20.202 ) 
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.378     1.378    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.379     1.757 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.082     2.839    par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X17Y6          LUT4 (Prop_lut4_I0_O)        0.108     2.947 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.787     3.734    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X21Y6          LUT3 (Prop_lut3_I1_O)        0.281     4.015 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.206     4.221    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X21Y6          LUT2 (Prop_lut2_I1_O)        0.275     4.496 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.762     5.258    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.298    21.500    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.006    21.506    
                         clock uncertainty           -0.118    21.389    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    21.002    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         21.002    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                 15.744    

Slack (MET) :             15.953ns  (required time - arrival time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 1.049ns (28.562%)  route 2.624ns (71.438%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 21.500 - 20.202 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.436     1.436    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.379     1.815 f  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.280     3.095    par2ser[1].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.119     3.214 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.554     3.768    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X32Y5          LUT3 (Prop_lut3_I1_O)        0.284     4.052 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.432     4.484    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X32Y7          LUT2 (Prop_lut2_I1_O)        0.267     4.751 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.358     5.109    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.298    21.500    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.066    21.566    
                         clock uncertainty           -0.118    21.449    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    21.062    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         21.062    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                 15.953    

Slack (MET) :             16.322ns  (required time - arrival time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/wr_en_d_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.484ns (18.221%)  route 2.172ns (81.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.442ns = ( 20.644 - 20.202 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.436     1.436    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.379     1.815 f  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.280     3.095    par2ser[1].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.105     3.200 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1/O
                         net (fo=3, routed)           0.892     4.092    par2ser[1].word_split_fifo2oserdes_inst/fifo_wr_en
    SLICE_X16Y7          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/wr_en_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    19.657    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    20.019 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.625    20.644    par2ser[1].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X16Y7          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/wr_en_d_reg/C
                         clock pessimism             -0.071    20.573    
                         clock uncertainty           -0.118    20.456    
    SLICE_X16Y7          FDRE (Setup_fdre_C_D)       -0.042    20.414    par2ser[1].word_split_fifo2oserdes_inst/wr_en_d_reg
  -------------------------------------------------------------------
                         required time                         20.414    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 16.322    

Slack (MET) :             16.365ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.859ns (24.242%)  route 2.684ns (75.758%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 21.457 - 20.202 ) 
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.378     1.378    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.379     1.757 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.082     2.839    par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X17Y6          LUT4 (Prop_lut4_I0_O)        0.108     2.947 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.445     3.392    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X21Y6          LUT2 (Prop_lut2_I0_O)        0.267     3.659 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.620     4.279    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X21Y5          LUT6 (Prop_lut6_I3_O)        0.105     4.384 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.537     4.921    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X21Y6          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.255    21.457    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X21Y6          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.006    21.463    
                         clock uncertainty           -0.118    21.345    
    SLICE_X21Y6          FDRE (Setup_fdre_C_D)       -0.059    21.286    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                 16.365    

Slack (MET) :             16.398ns  (required time - arrival time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/wr_en_d_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.557ns (22.441%)  route 1.925ns (77.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.442ns = ( 20.644 - 20.202 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.367     1.367    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y11         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.433     1.800 f  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.896     2.695    par2ser[0].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     2.819 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_2/O
                         net (fo=3, routed)           1.029     3.849    par2ser[0].word_split_fifo2oserdes_inst/fifo_wr_en
    SLICE_X16Y7          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/wr_en_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    19.657    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    20.019 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.625    20.644    par2ser[0].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X16Y7          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/wr_en_d_reg/C
                         clock pessimism             -0.071    20.573    
                         clock uncertainty           -0.118    20.456    
    SLICE_X16Y7          FDRE (Setup_fdre_C_D)       -0.209    20.247    par2ser[0].word_split_fifo2oserdes_inst/wr_en_d_reg
  -------------------------------------------------------------------
                         required time                         20.247    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                 16.398    

Slack (MET) :             16.430ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 2.125ns (61.163%)  route 1.349ns (38.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 21.471 - 20.202 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.407     1.407    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     3.532 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.349     4.882    par2ser[3].word_split_fifo2oserdes_inst/dout[1]
    SLICE_X7Y10          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.269    21.471    par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X7Y10          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[1]/C
                         clock pessimism              0.006    21.477    
                         clock uncertainty           -0.118    21.359    
    SLICE_X7Y10          FDRE (Setup_fdre_C_D)       -0.047    21.312    par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[1]
  -------------------------------------------------------------------
                         required time                         21.312    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                 16.430    

Slack (MET) :             16.444ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 2.125ns (61.409%)  route 1.335ns (38.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 21.471 - 20.202 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.407     1.407    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.532 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.335     4.868    par2ser[3].word_split_fifo2oserdes_inst/dout[0]
    SLICE_X8Y9           FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.269    21.471    par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X8Y9           FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[0]/C
                         clock pessimism              0.006    21.477    
                         clock uncertainty           -0.118    21.359    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)       -0.047    21.312    par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[0]
  -------------------------------------------------------------------
                         required time                         21.312    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 16.444    

Slack (MET) :             16.448ns  (required time - arrival time)
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.880ns (24.822%)  route 2.665ns (75.178%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 21.445 - 20.202 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.353     1.353    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y22         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.379     1.732 f  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.978     2.710    par2ser[4].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X19Y23         LUT4 (Prop_lut4_I0_O)        0.128     2.838 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.319     3.156    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X21Y22         LUT2 (Prop_lut2_I0_O)        0.268     3.424 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.602     4.026    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X22Y24         LUT6 (Prop_lut6_I3_O)        0.105     4.131 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.767     4.898    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X21Y22         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.243    21.445    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X21Y22         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.066    21.511    
                         clock uncertainty           -0.118    21.393    
    SLICE_X21Y22         FDRE (Setup_fdre_C_D)       -0.047    21.346    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 16.448    

Slack (MET) :             16.457ns  (required time - arrival time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 2.125ns (61.870%)  route 1.310ns (38.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 21.470 - 20.202 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.407     1.407    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     3.532 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.310     4.842    par2ser[1].word_split_fifo2oserdes_inst/dout[2]
    SLICE_X5Y12          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.268    21.470    par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X5Y12          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[2]/C
                         clock pessimism              0.006    21.476    
                         clock uncertainty           -0.118    21.358    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)       -0.059    21.299    par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[2]
  -------------------------------------------------------------------
                         required time                         21.299    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 16.457    

Slack (MET) :             16.483ns  (required time - arrival time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 2.125ns (62.113%)  route 1.296ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 21.470 - 20.202 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.407     1.407    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     3.532 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.296     4.829    par2ser[1].word_split_fifo2oserdes_inst/dout[1]
    SLICE_X5Y12          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.268    21.470    par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X5Y12          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[1]/C
                         clock pessimism              0.006    21.476    
                         clock uncertainty           -0.118    21.358    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)       -0.047    21.311    par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[1]
  -------------------------------------------------------------------
                         required time                         21.311    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                 16.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.558     0.558    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     0.699 f  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.053     0.752    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.045     0.797 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     0.797    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X6Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.826     0.826    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.255     0.571    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.121     0.692    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055     0.752    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.078     0.634    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.592     0.592    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y7          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.788    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X33Y7          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.862     0.862    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y7          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.270     0.592    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.076     0.668    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.593     0.593    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.789    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.863     0.863    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)         0.075     0.668    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.562     0.562    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y3          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.758    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X21Y3          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.831     0.831    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y3          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X21Y3          FDRE (Hold_fdre_C_D)         0.075     0.637    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.752    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.075     0.631    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X9Y22          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.752    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X9Y22          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.823     0.823    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X9Y22          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.075     0.631    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.592     0.592    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y7          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.788    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X33Y7          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.862     0.862    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y7          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.270     0.592    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.075     0.667    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.592     0.592    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y8          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.788    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X33Y8          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.862     0.862    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y8          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.270     0.592    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.075     0.667    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.563     0.563    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X25Y10         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.759    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X25Y10         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.832     0.832    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X25Y10         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X25Y10         FDRE (Hold_fdre_C_D)         0.075     0.638    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_l_unbuf
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.666         20.202      17.536     BUFR_X0Y1        clk_gen_inst/BUFR_inst/I
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.202      18.032     RAMB18_X0Y4      par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.202      18.032     RAMB18_X0Y2      par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.202      18.032     RAMB18_X0Y5      par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.202      18.032     RAMB18_X0Y3      par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.202      18.610     BUFGCTRL_X0Y1    clk_gen_inst/BUFG_inst2/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         20.202      18.731     OLOGIC_X0Y16     par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         20.202      18.731     OLOGIC_X0Y14     par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         20.202      18.731     OLOGIC_X0Y18     par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         20.202      18.731     OLOGIC_X0Y12     par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.202      193.158    MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X26Y12     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X26Y12     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X30Y4      par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X30Y4      par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X26Y12     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X26Y12     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X24Y6      par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X24Y6      par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X13Y12     par2ser[0].word_split_fifo2oserdes_inst/dout_d_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X13Y12     par2ser[0].word_split_fifo2oserdes_inst/dout_d_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X26Y12     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X26Y12     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X30Y4      par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X30Y4      par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X26Y12     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X26Y12     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X24Y6      par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.101      9.247      SLICE_X24Y6      par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X13Y12     par2ser[0].word_split_fifo2oserdes_inst/dout_d_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X13Y12     par2ser[0].word_split_fifo2oserdes_inst/dout_d_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  inclk
  To Clock:  inclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       25.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inclk
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { inclk }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.592         26.936      25.344     BUFGCTRL_X0Y4  BUFG_inst1/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.068ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/xhs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out4_clk_wiz_0 rise@26.936ns)
  Data Path Delay:        1.947ns  (logic 0.433ns (22.237%)  route 1.514ns (77.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 41.665 - 40.404 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 28.299 - 26.936 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    28.266    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    25.493 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    26.855    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.363    28.299    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y8          FDRE                                         r  par_sensor_word_gen_inst/xhs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.433    28.732 r  par_sensor_word_gen_inst/xhs_reg/Q
                         net (fo=2, routed)           1.514    30.246    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261    41.665    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/C
                         clock pessimism             -0.071    41.594    
                         clock uncertainty           -0.268    41.326    
    SLICE_X26Y6          FDRE (Setup_fdre_C_D)       -0.012    41.314    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg
  -------------------------------------------------------------------
                         required time                         41.314    
                         arrival time                         -30.246    
  -------------------------------------------------------------------
                         slack                                 11.068    

Slack (MET) :             11.105ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/sav_color_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out4_clk_wiz_0 rise@26.936ns)
  Data Path Delay:        1.905ns  (logic 0.379ns (19.891%)  route 1.526ns (80.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 41.665 - 40.404 ) 
    Source Clock Delay      (SCD):    1.365ns = ( 28.301 - 26.936 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    28.266    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    25.493 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    26.855    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.365    28.301    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_color_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.379    28.680 r  par_sensor_word_gen_inst/sav_color_line_reg/Q
                         net (fo=2, routed)           1.526    30.206    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line
    SLICE_X28Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261    41.665    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X28Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg/C
                         clock pessimism             -0.071    41.594    
                         clock uncertainty           -0.268    41.326    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)       -0.015    41.311    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg
  -------------------------------------------------------------------
                         required time                         41.311    
                         arrival time                         -30.206    
  -------------------------------------------------------------------
                         slack                                 11.105    

Slack (MET) :             11.305ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/sav_pix_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out4_clk_wiz_0 rise@26.936ns)
  Data Path Delay:        1.674ns  (logic 0.379ns (22.645%)  route 1.295ns (77.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 41.665 - 40.404 ) 
    Source Clock Delay      (SCD):    1.365ns = ( 28.301 - 26.936 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    28.266    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    25.493 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    26.855    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.365    28.301    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.379    28.680 r  par_sensor_word_gen_inst/sav_pix_line_reg/Q
                         net (fo=2, routed)           1.295    29.974    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line
    SLICE_X31Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261    41.665    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X31Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg/C
                         clock pessimism             -0.071    41.594    
                         clock uncertainty           -0.268    41.326    
    SLICE_X31Y6          FDRE (Setup_fdre_C_D)       -0.047    41.279    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg
  -------------------------------------------------------------------
                         required time                         41.279    
                         arrival time                         -29.974    
  -------------------------------------------------------------------
                         slack                                 11.305    

Slack (MET) :             11.339ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/invalid_sav_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out3_clk_wiz_0 rise@40.404ns - clk_out4_clk_wiz_0 rise@26.936ns)
  Data Path Delay:        1.683ns  (logic 0.379ns (22.523%)  route 1.304ns (77.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 41.665 - 40.404 ) 
    Source Clock Delay      (SCD):    1.365ns = ( 28.301 - 26.936 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    28.266    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    25.493 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    26.855    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.365    28.301    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/invalid_sav_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.379    28.680 r  par_sensor_word_gen_inst/invalid_sav_line_reg/Q
                         net (fo=2, routed)           1.304    29.983    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261    41.665    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/C
                         clock pessimism             -0.071    41.594    
                         clock uncertainty           -0.268    41.326    
    SLICE_X26Y6          FDRE (Setup_fdre_C_D)       -0.004    41.322    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg
  -------------------------------------------------------------------
                         required time                         41.322    
                         arrival time                         -29.983    
  -------------------------------------------------------------------
                         slack                                 11.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/invalid_sav_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.478%)  route 0.715ns (83.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.562     0.562    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/invalid_sav_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  par_sensor_word_gen_inst/invalid_sav_line_reg/Q
                         net (fo=2, routed)           0.715     1.417    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.834     0.834    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/C
                         clock pessimism              0.046     0.879    
                         clock uncertainty            0.268     1.147    
    SLICE_X26Y6          FDRE (Hold_fdre_C_D)         0.060     1.207    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/sav_pix_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.141ns (16.250%)  route 0.727ns (83.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.562     0.562    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  par_sensor_word_gen_inst/sav_pix_line_reg/Q
                         net (fo=2, routed)           0.727     1.429    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line
    SLICE_X31Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.835     0.835    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X31Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg/C
                         clock pessimism              0.046     0.880    
                         clock uncertainty            0.268     1.148    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.070     1.218    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/sav_color_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.141ns (16.408%)  route 0.718ns (83.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.562     0.562    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_color_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  par_sensor_word_gen_inst/sav_color_line_reg/Q
                         net (fo=2, routed)           0.718     1.421    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line
    SLICE_X28Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.835     0.835    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X28Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg/C
                         clock pessimism              0.046     0.880    
                         clock uncertainty            0.268     1.148    
    SLICE_X28Y5          FDRE (Hold_fdre_C_D)         0.059     1.207    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/xhs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.164ns (17.425%)  route 0.777ns (82.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.561     0.561    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y8          FDRE                                         r  par_sensor_word_gen_inst/xhs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  par_sensor_word_gen_inst/xhs_reg/Q
                         net (fo=2, routed)           0.777     1.502    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.834     0.834    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/C
                         clock pessimism              0.046     0.879    
                         clock uncertainty            0.268     1.147    
    SLICE_X26Y6          FDRE (Hold_fdre_C_D)         0.063     1.210    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_l_unbuf
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out3_clk_wiz_0 rise@40.404ns - oserdes_l_unbuf rise@20.202ns)
  Data Path Delay:        3.791ns  (logic 0.589ns (15.535%)  route 3.202ns (84.465%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.703 - 40.404 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 21.580 - 20.202 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    21.532    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    18.759 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    20.121    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.378    21.580    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.379    21.959 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.082    23.041    par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X17Y6          LUT3 (Prop_lut3_I0_O)        0.105    23.146 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__1/O
                         net (fo=3, routed)           0.787    23.933    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X18Y6          LUT2 (Prop_lut2_I0_O)        0.105    24.038 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          1.333    25.371    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.299    41.703    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    41.632    
                         clock uncertainty           -0.268    41.365    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    40.889    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.889    
                         arrival time                         -25.371    
  -------------------------------------------------------------------
                         slack                                 15.518    

Slack (MET) :             15.660ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out3_clk_wiz_0 rise@40.404ns - oserdes_l_unbuf rise@20.202ns)
  Data Path Delay:        3.649ns  (logic 0.589ns (16.143%)  route 3.060ns (83.857%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.703 - 40.404 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 21.580 - 20.202 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    21.532    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    18.759 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    20.121    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.378    21.580    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.379    21.959 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.082    23.041    par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X17Y6          LUT3 (Prop_lut3_I0_O)        0.105    23.146 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__1/O
                         net (fo=3, routed)           0.787    23.933    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X18Y6          LUT2 (Prop_lut2_I0_O)        0.105    24.038 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          1.191    25.228    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.299    41.703    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    41.632    
                         clock uncertainty           -0.268    41.365    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    40.889    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.889    
                         arrival time                         -25.228    
  -------------------------------------------------------------------
                         slack                                 15.660    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out3_clk_wiz_0 rise@40.404ns - oserdes_l_unbuf rise@20.202ns)
  Data Path Delay:        3.568ns  (logic 0.589ns (16.507%)  route 2.979ns (83.493%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.703 - 40.404 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 21.580 - 20.202 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    21.532    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    18.759 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    20.121    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.378    21.580    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.379    21.959 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.082    23.041    par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X17Y6          LUT3 (Prop_lut3_I0_O)        0.105    23.146 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__1/O
                         net (fo=3, routed)           0.787    23.933    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X18Y6          LUT2 (Prop_lut2_I0_O)        0.105    24.038 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          1.110    25.148    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.299    41.703    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    41.632    
                         clock uncertainty           -0.268    41.365    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476    40.889    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.889    
                         arrival time                         -25.148    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.985ns  (required time - arrival time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out3_clk_wiz_0 rise@40.404ns - oserdes_l_unbuf rise@20.202ns)
  Data Path Delay:        3.266ns  (logic 0.589ns (18.033%)  route 2.677ns (81.967%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.703 - 40.404 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 21.638 - 20.202 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    21.532    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    18.759 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    20.121    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.436    21.638    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.379    22.017 f  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.280    23.297    par2ser[1].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.105    23.402 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1/O
                         net (fo=3, routed)           0.631    24.033    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X33Y4          LUT2 (Prop_lut2_I0_O)        0.105    24.138 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.766    24.904    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.299    41.703    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    41.632    
                         clock uncertainty           -0.268    41.365    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476    40.889    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.889    
                         arrival time                         -24.904    
  -------------------------------------------------------------------
                         slack                                 15.985    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out3_clk_wiz_0 rise@40.404ns - oserdes_l_unbuf rise@20.202ns)
  Data Path Delay:        3.379ns  (logic 0.589ns (17.431%)  route 2.790ns (82.569%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.703 - 40.404 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 21.580 - 20.202 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    21.532    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    18.759 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    20.121    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.378    21.580    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.379    21.959 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.082    23.041    par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X17Y6          LUT3 (Prop_lut3_I0_O)        0.105    23.146 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__1/O
                         net (fo=3, routed)           0.787    23.933    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X18Y6          LUT2 (Prop_lut2_I0_O)        0.105    24.038 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.921    24.959    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.299    41.703    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    41.632    
                         clock uncertainty           -0.268    41.365    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    40.978    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.978    
                         arrival time                         -24.959    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.065ns  (required time - arrival time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out3_clk_wiz_0 rise@40.404ns - oserdes_l_unbuf rise@20.202ns)
  Data Path Delay:        3.186ns  (logic 0.589ns (18.489%)  route 2.597ns (81.511%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.703 - 40.404 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 21.638 - 20.202 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    21.532    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    18.759 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    20.121    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.436    21.638    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.379    22.017 f  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.280    23.297    par2ser[1].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.105    23.402 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1/O
                         net (fo=3, routed)           0.631    24.033    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X33Y4          LUT2 (Prop_lut2_I0_O)        0.105    24.138 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.686    24.824    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.299    41.703    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    41.632    
                         clock uncertainty           -0.268    41.365    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    40.889    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.889    
                         arrival time                         -24.824    
  -------------------------------------------------------------------
                         slack                                 16.065    

Slack (MET) :             16.065ns  (required time - arrival time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out3_clk_wiz_0 rise@40.404ns - oserdes_l_unbuf rise@20.202ns)
  Data Path Delay:        3.186ns  (logic 0.589ns (18.489%)  route 2.597ns (81.511%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.703 - 40.404 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 21.638 - 20.202 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    21.532    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    18.759 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    20.121    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.436    21.638    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.379    22.017 f  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.280    23.297    par2ser[1].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.105    23.402 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1/O
                         net (fo=3, routed)           0.631    24.033    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X33Y4          LUT2 (Prop_lut2_I0_O)        0.105    24.138 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.686    24.824    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.299    41.703    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    41.632    
                         clock uncertainty           -0.268    41.365    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    40.889    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.889    
                         arrival time                         -24.824    
  -------------------------------------------------------------------
                         slack                                 16.065    

Slack (MET) :             16.070ns  (required time - arrival time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out3_clk_wiz_0 rise@40.404ns - oserdes_l_unbuf rise@20.202ns)
  Data Path Delay:        3.270ns  (logic 0.589ns (18.011%)  route 2.681ns (81.989%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.703 - 40.404 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 21.638 - 20.202 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    21.532    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    18.759 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    20.121    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.436    21.638    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.379    22.017 f  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.280    23.297    par2ser[1].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.105    23.402 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1/O
                         net (fo=3, routed)           0.631    24.033    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X33Y4          LUT2 (Prop_lut2_I0_O)        0.105    24.138 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.770    24.908    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.299    41.703    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    41.632    
                         clock uncertainty           -0.268    41.365    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    40.978    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.978    
                         arrival time                         -24.908    
  -------------------------------------------------------------------
                         slack                                 16.070    

Slack (MET) :             16.127ns  (required time - arrival time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out3_clk_wiz_0 rise@40.404ns - oserdes_l_unbuf rise@20.202ns)
  Data Path Delay:        3.190ns  (logic 0.589ns (18.463%)  route 2.601ns (81.537%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 41.700 - 40.404 ) 
    Source Clock Delay      (SCD):    1.367ns = ( 21.569 - 20.202 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    21.532    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    18.759 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    20.121    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.367    21.569    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y10         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDRE (Prop_fdre_C_Q)         0.379    21.948 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.694    22.642    par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X24Y9          LUT3 (Prop_lut3_I0_O)        0.105    22.747 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.841    23.588    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X24Y8          LUT2 (Prop_lut2_I0_O)        0.105    23.693 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          1.066    24.759    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.296    41.700    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    41.629    
                         clock uncertainty           -0.268    41.362    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    40.886    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.886    
                         arrival time                         -24.759    
  -------------------------------------------------------------------
                         slack                                 16.127    

Slack (MET) :             16.151ns  (required time - arrival time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out3_clk_wiz_0 rise@40.404ns - oserdes_l_unbuf rise@20.202ns)
  Data Path Delay:        3.255ns  (logic 0.589ns (18.096%)  route 2.666ns (81.904%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 41.700 - 40.404 ) 
    Source Clock Delay      (SCD):    1.367ns = ( 21.569 - 20.202 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    21.532    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    18.759 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    20.121    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.367    21.569    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y10         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDRE (Prop_fdre_C_Q)         0.379    21.948 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.694    22.642    par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X24Y9          LUT3 (Prop_lut3_I0_O)        0.105    22.747 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.841    23.588    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X24Y8          LUT2 (Prop_lut2_I0_O)        0.105    23.693 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          1.131    24.824    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.404 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    41.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    39.032 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    40.327    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.404 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.296    41.700    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    41.629    
                         clock uncertainty           -0.268    41.362    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    40.975    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -24.824    
  -------------------------------------------------------------------
                         slack                                 16.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.705%)  route 0.521ns (69.295%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.697 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.187     0.883    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.045     0.928 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.219     1.147    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.192 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=12, routed)          0.116     1.308    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X2Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.046     0.868    
                         clock uncertainty            0.268     1.136    
    SLICE_X2Y24          FDRE (Hold_fdre_C_CE)       -0.016     1.120    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.705%)  route 0.521ns (69.295%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.697 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.187     0.883    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.045     0.928 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.219     1.147    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.192 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=12, routed)          0.116     1.308    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X2Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.046     0.868    
                         clock uncertainty            0.268     1.136    
    SLICE_X2Y24          FDRE (Hold_fdre_C_CE)       -0.016     1.120    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.705%)  route 0.521ns (69.295%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.697 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.187     0.883    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.045     0.928 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.219     1.147    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.192 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=12, routed)          0.116     1.308    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X2Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.046     0.868    
                         clock uncertainty            0.268     1.136    
    SLICE_X2Y24          FDRE (Hold_fdre_C_CE)       -0.016     1.120    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.705%)  route 0.521ns (69.295%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.697 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.187     0.883    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.045     0.928 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.219     1.147    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.192 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=12, routed)          0.116     1.308    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X2Y24          FDSE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y24          FDSE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.046     0.868    
                         clock uncertainty            0.268     1.136    
    SLICE_X2Y24          FDSE (Hold_fdse_C_CE)       -0.016     1.120    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.705%)  route 0.521ns (69.295%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.697 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.187     0.883    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.045     0.928 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.219     1.147    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.192 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=12, routed)          0.116     1.308    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X2Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.046     0.868    
                         clock uncertainty            0.268     1.136    
    SLICE_X2Y24          FDRE (Hold_fdre_C_CE)       -0.016     1.120    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.705%)  route 0.521ns (69.295%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.697 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.187     0.883    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.045     0.928 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.219     1.147    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.192 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=12, routed)          0.116     1.308    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X2Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.046     0.868    
                         clock uncertainty            0.268     1.136    
    SLICE_X2Y24          FDRE (Hold_fdre_C_CE)       -0.016     1.120    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.231ns (28.484%)  route 0.580ns (71.516%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.697 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.187     0.883    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.045     0.928 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.219     1.147    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.192 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=12, routed)          0.174     1.367    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y24          FDSE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y24          FDSE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.046     0.868    
                         clock uncertainty            0.268     1.136    
    SLICE_X3Y24          FDSE (Hold_fdse_C_CE)       -0.039     1.097    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.231ns (28.484%)  route 0.580ns (71.516%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.697 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.187     0.883    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.045     0.928 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.219     1.147    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.192 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=12, routed)          0.174     1.367    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.046     0.868    
                         clock uncertainty            0.268     1.136    
    SLICE_X3Y24          FDRE (Hold_fdre_C_CE)       -0.039     1.097    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.231ns (28.484%)  route 0.580ns (71.516%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.697 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.187     0.883    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.045     0.928 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.219     1.147    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.192 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=12, routed)          0.174     1.367    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.046     0.868    
                         clock uncertainty            0.268     1.136    
    SLICE_X3Y24          FDRE (Hold_fdre_C_CE)       -0.039     1.097    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.231ns (28.484%)  route 0.580ns (71.516%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.697 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.187     0.883    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.045     0.928 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.219     1.147    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.192 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=12, routed)          0.174     1.367    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.046     0.868    
                         clock uncertainty            0.268     1.136    
    SLICE_X3Y24          FDRE (Hold_fdre_C_CE)       -0.039     1.097    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  oserdes_l_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       16.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.003ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 1.061ns (31.243%)  route 2.335ns (68.757%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 21.500 - 20.202 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.376     1.376    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.379     1.755 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.580     2.335    par2ser[3].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.126     2.461 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.787     3.248    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X21Y6          LUT3 (Prop_lut3_I1_O)        0.281     3.529 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.206     3.735    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X21Y6          LUT2 (Prop_lut2_I1_O)        0.275     4.010 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.762     4.772    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.298    21.500    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071    21.429    
                         clock uncertainty           -0.268    21.162    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    20.775    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.775    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                 16.003    

Slack (MET) :             16.440ns  (required time - arrival time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 1.106ns (37.309%)  route 1.858ns (62.691%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 21.497 - 20.202 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.367     1.367    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y9          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDRE (Prop_fdre_C_Q)         0.433     1.800 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.503     2.303    par2ser[2].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X24Y9          LUT4 (Prop_lut4_I1_O)        0.127     2.430 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.561     2.991    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.271     3.262 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.402     3.664    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.275     3.939 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.392     4.331    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.295    21.497    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071    21.426    
                         clock uncertainty           -0.268    21.159    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    20.772    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.772    
                         arrival time                          -4.331    
  -------------------------------------------------------------------
                         slack                                 16.440    

Slack (MET) :             16.452ns  (required time - arrival time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 1.054ns (36.504%)  route 1.833ns (63.496%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 21.500 - 20.202 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.436     1.436    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y3          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.379     1.815 f  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.490     2.305    par2ser[1].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X33Y5          LUT4 (Prop_lut4_I1_O)        0.124     2.429 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.554     2.983    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X32Y5          LUT3 (Prop_lut3_I1_O)        0.284     3.267 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.432     3.698    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X32Y7          LUT2 (Prop_lut2_I1_O)        0.267     3.965 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.358     4.323    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.298    21.500    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071    21.429    
                         clock uncertainty           -0.268    21.162    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    20.775    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.775    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 16.452    

Slack (MET) :             16.511ns  (required time - arrival time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/wr_en_d_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.498ns (22.458%)  route 1.719ns (77.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.442ns = ( 20.644 - 20.202 ) 
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.368     1.368    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X31Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.379     1.747 f  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.690     2.437    par2ser[0].word_split_fifo2oserdes_inst/fifo_full
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.119     2.556 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_2/O
                         net (fo=3, routed)           1.029     3.585    par2ser[0].word_split_fifo2oserdes_inst/fifo_wr_en
    SLICE_X16Y7          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/wr_en_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    19.657    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    20.019 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.625    20.644    par2ser[0].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X16Y7          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/wr_en_d_reg/C
                         clock pessimism             -0.071    20.573    
                         clock uncertainty           -0.268    20.306    
    SLICE_X16Y7          FDRE (Setup_fdre_C_D)       -0.209    20.097    par2ser[0].word_split_fifo2oserdes_inst/wr_en_d_reg
  -------------------------------------------------------------------
                         required time                         20.097    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                 16.511    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.879ns (28.415%)  route 2.214ns (71.585%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 21.445 - 20.202 ) 
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.346     1.346    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y24         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.379     1.725 f  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.527     2.252    par2ser[4].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X19Y23         LUT4 (Prop_lut4_I1_O)        0.127     2.379 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.319     2.697    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X21Y22         LUT2 (Prop_lut2_I0_O)        0.268     2.965 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.602     3.567    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X22Y24         LUT6 (Prop_lut6_I3_O)        0.105     3.672 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.767     4.439    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X21Y22         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.243    21.445    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X21Y22         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.071    21.374    
                         clock uncertainty           -0.268    21.106    
    SLICE_X21Y22         FDRE (Setup_fdre_C_D)       -0.047    21.059    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         21.059    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.624ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.877ns (28.668%)  route 2.182ns (71.332%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 21.457 - 20.202 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.376     1.376    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.379     1.755 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.580     2.335    par2ser[3].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.126     2.461 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.445     2.906    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X21Y6          LUT2 (Prop_lut2_I0_O)        0.267     3.173 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.620     3.793    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X21Y5          LUT6 (Prop_lut6_I3_O)        0.105     3.898 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.537     4.435    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X21Y6          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.255    21.457    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X21Y6          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.071    21.386    
                         clock uncertainty           -0.268    21.118    
    SLICE_X21Y6          FDRE (Setup_fdre_C_D)       -0.059    21.059    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         21.059    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 16.624    

Slack (MET) :             16.651ns  (required time - arrival time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.873ns (28.527%)  route 2.187ns (71.473%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 21.459 - 20.202 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.367     1.367    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y22          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.379     1.746 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.692     2.438    par2ser[5].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.121     2.559 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.554     3.113    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.268     3.381 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.391     3.772    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.105     3.877 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.550     4.427    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X4Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.257    21.459    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.071    21.388    
                         clock uncertainty           -0.268    21.120    
    SLICE_X4Y23          FDRE (Setup_fdre_C_D)       -0.042    21.078    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         21.078    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                 16.651    

Slack (MET) :             16.725ns  (required time - arrival time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.867ns (32.359%)  route 1.812ns (67.641%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 21.497 - 20.202 ) 
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.368     1.368    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y9          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.379     1.747 f  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.458     2.205    par2ser[0].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X31Y10         LUT4 (Prop_lut4_I1_O)        0.105     2.310 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.536     2.846    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X32Y11         LUT3 (Prop_lut3_I1_O)        0.108     2.954 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.463     3.417    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X32Y12         LUT2 (Prop_lut2_I1_O)        0.275     3.692 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.355     4.047    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y4          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.295    21.497    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071    21.426    
                         clock uncertainty           -0.268    21.159    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    20.772    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.772    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                 16.725    

Slack (MET) :             16.750ns  (required time - arrival time)
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.879ns (29.789%)  route 2.072ns (70.211%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 21.445 - 20.202 ) 
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.346     1.346    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y24         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.379     1.725 f  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.527     2.252    par2ser[4].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X19Y23         LUT4 (Prop_lut4_I1_O)        0.127     2.379 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.319     2.697    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X21Y22         LUT2 (Prop_lut2_I0_O)        0.268     2.965 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.602     3.567    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X22Y24         LUT6 (Prop_lut6_I3_O)        0.105     3.672 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.624     4.297    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X21Y22         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.243    21.445    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X21Y22         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.071    21.374    
                         clock uncertainty           -0.268    21.106    
    SLICE_X21Y22         FDRE (Setup_fdre_C_D)       -0.059    21.047    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         21.047    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 16.750    

Slack (MET) :             16.794ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (oserdes_l_unbuf rise@20.202ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.877ns (30.071%)  route 2.039ns (69.929%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 21.457 - 20.202 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.376     1.376    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.379     1.755 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.580     2.335    par2ser[3].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.126     2.461 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.445     2.906    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X21Y6          LUT2 (Prop_lut2_I0_O)        0.267     3.173 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.620     3.793    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X21Y5          LUT6 (Prop_lut6_I3_O)        0.105     3.898 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.394     4.292    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X21Y6          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.202 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    21.429    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    18.830 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    20.125    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.202 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.255    21.457    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X21Y6          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.071    21.386    
                         clock uncertainty           -0.268    21.118    
    SLICE_X21Y6          FDRE (Setup_fdre_C_D)       -0.032    21.086    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         21.086    
                         arrival time                          -4.292    
  -------------------------------------------------------------------
                         slack                                 16.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.341ns (38.761%)  route 0.539ns (61.239%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.559     0.559    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.700 f  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.279     0.978    par2ser[6].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.043     1.021 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.083     1.105    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.112     1.217 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.177     1.393    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.438 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.000     1.438    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X8Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.825     0.825    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X8Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.046     0.870    
                         clock uncertainty            0.268     1.138    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.092     1.230    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.296ns (37.273%)  route 0.498ns (62.727%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.559     0.559    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.700 f  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.279     0.978    par2ser[6].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.043     1.021 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.083     1.105    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.112     1.217 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.136     1.353    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X9Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.825     0.825    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.046     0.870    
                         clock uncertainty            0.268     1.138    
    SLICE_X9Y29          FDRE (Hold_fdre_C_CE)       -0.039     1.099    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.296ns (37.273%)  route 0.498ns (62.727%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.559     0.559    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.700 f  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.279     0.978    par2ser[6].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.043     1.021 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.083     1.105    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.112     1.217 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.136     1.353    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X9Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.825     0.825    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.046     0.870    
                         clock uncertainty            0.268     1.138    
    SLICE_X9Y29          FDRE (Hold_fdre_C_CE)       -0.039     1.099    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.296ns (37.273%)  route 0.498ns (62.727%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.559     0.559    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.700 f  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.279     0.978    par2ser[6].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.043     1.021 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.083     1.105    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.112     1.217 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.136     1.353    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X9Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.825     0.825    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.046     0.870    
                         clock uncertainty            0.268     1.138    
    SLICE_X9Y29          FDRE (Hold_fdre_C_CE)       -0.039     1.099    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.296ns (37.179%)  route 0.500ns (62.821%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.559     0.559    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.700 f  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.279     0.978    par2ser[6].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.043     1.021 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.083     1.105    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.112     1.217 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.138     1.355    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X8Y28          FDSE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.824     0.824    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y28          FDSE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.046     0.869    
                         clock uncertainty            0.268     1.137    
    SLICE_X8Y28          FDSE (Hold_fdse_C_CE)       -0.039     1.098    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.296ns (37.179%)  route 0.500ns (62.821%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.559     0.559    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.700 f  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.279     0.978    par2ser[6].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.043     1.021 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.083     1.105    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.112     1.217 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.138     1.355    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X8Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.824     0.824    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.046     0.869    
                         clock uncertainty            0.268     1.137    
    SLICE_X8Y28          FDRE (Hold_fdre_C_CE)       -0.039     1.098    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.296ns (37.179%)  route 0.500ns (62.821%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.559     0.559    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.700 f  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.279     0.978    par2ser[6].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.043     1.021 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.083     1.105    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.112     1.217 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.138     1.355    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X8Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.824     0.824    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.046     0.869    
                         clock uncertainty            0.268     1.137    
    SLICE_X8Y28          FDRE (Hold_fdre_C_CE)       -0.039     1.098    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.296ns (37.179%)  route 0.500ns (62.821%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.559     0.559    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.700 f  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.279     0.978    par2ser[6].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.043     1.021 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.083     1.105    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.112     1.217 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.138     1.355    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X8Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.824     0.824    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.046     0.869    
                         clock uncertainty            0.268     1.137    
    SLICE_X8Y28          FDRE (Hold_fdre_C_CE)       -0.039     1.098    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.296ns (37.179%)  route 0.500ns (62.821%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.559     0.559    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.700 f  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.279     0.978    par2ser[6].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.043     1.021 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.083     1.105    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.112     1.217 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.138     1.355    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X8Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.824     0.824    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.046     0.869    
                         clock uncertainty            0.268     1.137    
    SLICE_X8Y28          FDRE (Hold_fdre_C_CE)       -0.039     1.098    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/wr_en_d_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.459%)  route 0.324ns (63.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.563     0.563    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X17Y6          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.155     0.859    par2ser[3].word_split_fifo2oserdes_inst/fifo_full
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.904 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__1/O
                         net (fo=3, routed)           0.169     1.073    par2ser[3].word_split_fifo2oserdes_inst/fifo_wr_en
    SLICE_X17Y7          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/wr_en_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.301     0.424    par2ser[3].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X17Y7          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/wr_en_d_reg/C
                         clock pessimism              0.046     0.470    
                         clock uncertainty            0.268     0.737    
    SLICE_X17Y7          FDRE (Hold_fdre_C_D)         0.070     0.807    par2ser[3].word_split_fifo2oserdes_inst/wr_en_d_reg
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.266    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.591ns  (logic 0.105ns (2.287%)  route 4.486ns (97.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.698     4.591    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X19Y24         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.240     1.240    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X19Y24         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.037ns  (logic 0.105ns (2.601%)  route 3.932ns (97.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.144     4.037    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261     1.261    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.953ns  (logic 0.105ns (2.656%)  route 3.848ns (97.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.060     3.953    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y22          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261     1.261    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y22          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.711ns  (logic 0.105ns (2.830%)  route 3.606ns (97.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.818     3.711    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X5Y22          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.259     1.259    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y22          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.470ns  (logic 0.105ns (3.026%)  route 3.365ns (96.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.578     3.470    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X33Y3          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.327     1.327    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y3          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.838ns  (logic 0.105ns (3.700%)  route 2.733ns (96.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.946     2.838    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X29Y9          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.260     1.260    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X29Y9          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.383ns  (logic 0.105ns (4.407%)  route 2.278ns (95.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.490     2.383    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.264     1.264    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.328ns  (logic 0.105ns (4.510%)  route 2.223ns (95.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.436     2.328    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X22Y9          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.259     1.259    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X22Y9          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.045ns (3.752%)  route 1.154ns (96.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.225     1.199    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X22Y9          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.833     0.833    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X22Y9          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.045ns (3.573%)  route 1.215ns (96.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.285     1.260    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.833     0.833    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.045ns (3.088%)  route 1.412ns (96.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.483     1.457    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X29Y9          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.834     0.834    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X29Y9          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.045ns (2.433%)  route 1.804ns (97.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.875     1.849    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X33Y3          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.863     0.863    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y3          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.972ns  (logic 0.045ns (2.282%)  route 1.927ns (97.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.997     1.972    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X5Y22          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.825     0.825    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y22          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.086ns  (logic 0.045ns (2.157%)  route 2.041ns (97.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.111     2.086    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y22          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.826     0.826    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y22          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.045ns (2.087%)  route 2.112ns (97.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.182     2.157    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.827     0.827    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.045ns (1.872%)  route 2.359ns (98.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.429     2.404    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X19Y24         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.815     0.815    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X19Y24         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  oserdes_l_unbuf
  To Clock:  clk_out3_clk_wiz_0

Max Delay             8 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.026ns  (logic 0.379ns (36.948%)  route 0.647ns (63.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.353     1.353    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y22         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.379     1.732 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.647     2.379    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X18Y24         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.240     1.240    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X18Y24         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.962ns  (logic 0.433ns (45.010%)  route 0.529ns (54.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.367     1.367    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y11         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.433     1.800 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.529     2.329    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X30Y8          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.260     1.260    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X30Y8          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.379ns (42.398%)  route 0.515ns (57.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.367     1.367    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y10         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDRE (Prop_fdre_C_Q)         0.379     1.746 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.515     2.261    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X22Y8          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.259     1.259    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X22Y8          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.770ns  (logic 0.379ns (49.190%)  route 0.391ns (50.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.436     1.436    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.379     1.815 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.391     2.206    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X37Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.328     1.328    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X37Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.379ns (48.320%)  route 0.405ns (51.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.363     1.363    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.379     1.742 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.405     2.147    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X2Y22          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261     1.261    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X2Y22          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.379ns (49.470%)  route 0.387ns (50.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.378     1.378    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.379     1.757 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.387     2.144    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X17Y3          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.264     1.264    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X17Y3          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.713ns  (logic 0.433ns (60.764%)  route 0.280ns (39.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.366     1.366    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.433     1.799 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.280     2.078    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X4Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261     1.261    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X4Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.379ns (57.948%)  route 0.275ns (42.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.363     1.363    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y22          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.379     1.742 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.275     2.017    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X9Y21          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.258     1.258    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X9Y21          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.943%)  route 0.151ns (54.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.564     0.564    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X27Y8          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.128     0.692 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.151     0.842    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X25Y7          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.833     0.833    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y7          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.954%)  route 0.153ns (52.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y22          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.153     0.850    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X9Y21          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.824     0.824    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X9Y21          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.123%)  route 0.169ns (56.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.557     0.557    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X8Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.128     0.685 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.169     0.853    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X8Y31          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.827     0.827    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X8Y31          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.102%)  route 0.169ns (56.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.558     0.558    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.128     0.686 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.169     0.855    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.826     0.826    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.923%)  route 0.135ns (45.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.558     0.558    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=16, routed)          0.135     0.856    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X4Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.827     0.827    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X4Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.078%)  route 0.159ns (52.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.558     0.558    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.159     0.857    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.826     0.826    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.465%)  route 0.143ns (46.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.551     0.551    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X22Y24         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.143     0.857    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X22Y23         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.819     0.819    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X22Y23         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.283%)  route 0.164ns (53.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.558     0.558    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.164     0.862    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X3Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.826     0.826    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.051%)  route 0.165ns (53.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.558     0.558    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.165     0.864    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.826     0.826    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y27          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.470%)  route 0.169ns (54.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.556     0.556    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y26          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.169     0.866    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X8Y26          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.821     0.821    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X8Y26          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  oserdes_l_unbuf

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.833ns  (logic 0.105ns (2.173%)  route 4.728ns (97.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.940     4.833    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X23Y22         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.248     1.248    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X23Y22         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.279ns  (logic 0.105ns (2.454%)  route 4.174ns (97.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.386     4.279    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X6Y27          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.259     1.259    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X6Y27          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.206ns  (logic 0.105ns (2.496%)  route 4.101ns (97.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.314     4.206    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X10Y22         FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.258     1.258    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X10Y22         FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.840ns  (logic 0.105ns (2.734%)  route 3.735ns (97.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.948     3.840    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X5Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.256     1.256    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.727ns  (logic 0.105ns (2.817%)  route 3.622ns (97.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.835     3.727    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X30Y11         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.258     1.258    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X30Y11         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.352ns  (logic 0.105ns (3.132%)  route 3.247ns (96.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.459     3.352    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.327     1.327    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.880ns  (logic 0.105ns (3.646%)  route 2.775ns (96.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.987     2.880    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X15Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.268     1.268    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X15Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 0.105ns (4.090%)  route 2.462ns (95.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.674     2.567    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X25Y10         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.259     1.259    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X25Y10         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.346     1.321    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X25Y10         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.832     0.832    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X25Y10         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.045ns (3.001%)  route 1.455ns (96.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.525     1.500    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X15Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.835     0.835    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X15Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.045ns (2.511%)  route 1.747ns (97.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.817     1.792    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.863     0.863    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.015ns  (logic 0.045ns (2.233%)  route 1.970ns (97.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.041     2.015    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X30Y11         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.833     0.833    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X30Y11         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.039ns  (logic 0.045ns (2.207%)  route 1.994ns (97.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.065     2.039    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X5Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.822     0.822    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y24          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.220ns  (logic 0.045ns (2.027%)  route 2.175ns (97.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.246     2.220    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X10Y22         FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.823     0.823    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X10Y22         FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.264ns  (logic 0.045ns (1.988%)  route 2.219ns (98.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.289     2.264    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X6Y27          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.825     0.825    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X6Y27          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.567ns  (logic 0.045ns (1.753%)  route 2.522ns (98.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.592     2.567    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X23Y22         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.821     0.821    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X23Y22         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  oserdes_l_unbuf

Max Delay             8 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.818ns  (logic 0.379ns (20.846%)  route 1.439ns (79.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.346     1.346    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y24         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.379     1.725 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          1.439     3.164    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X20Y23         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.241     1.241    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X20Y23         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.937ns  (logic 0.433ns (46.231%)  route 0.504ns (53.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.369     1.369    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.433     1.802 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.504     2.305    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X30Y12         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.258     1.258    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X30Y12         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.379ns (47.301%)  route 0.422ns (52.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.365     1.365    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y22          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.379     1.744 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.422     2.166    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X9Y22          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.258     1.258    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X9Y22          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.724ns  (logic 0.433ns (59.784%)  route 0.291ns (40.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.367     1.367    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y9          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDRE (Prop_fdre_C_Q)         0.433     1.800 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.291     2.091    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X24Y10         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.259     1.259    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X24Y10         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.635ns  (logic 0.379ns (59.720%)  route 0.256ns (40.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.436     1.436    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y3          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.379     1.815 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.256     2.070    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X32Y4          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.327     1.327    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y4          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.681ns  (logic 0.379ns (55.664%)  route 0.302ns (44.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.376     1.376    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.379     1.755 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.302     2.057    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X14Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.268     1.268    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X14Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.379ns (57.712%)  route 0.278ns (42.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.367     1.367    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y22          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.379     1.746 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.278     2.024    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.257     1.257    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.379ns (58.407%)  route 0.270ns (41.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.368     1.368    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.379     1.747 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.270     2.017    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X6Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         1.259     1.259    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X6Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.838%)  route 0.121ns (46.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.559     0.559    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.700 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.121     0.820    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X6Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.826     0.826    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X6Y28          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.916%)  route 0.151ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.549     0.549    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X20Y25         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.151     0.827    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X20Y26         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.816     0.816    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X20Y26         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.514%)  route 0.133ns (48.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.560     0.560    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y22          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.133     0.833    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.823     0.823    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X5Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.723%)  route 0.152ns (54.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.560     0.560    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y30          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.128     0.688 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.152     0.840    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y30          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.828     0.828    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y30          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.716%)  route 0.143ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.560     0.560    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y30          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.143     0.843    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.827     0.827    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y29          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.335%)  route 0.145ns (50.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.562     0.562    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X20Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y5          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.145     0.847    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X20Y3          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.831     0.831    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X20Y3          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.664%)  route 0.149ns (51.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.560     0.560    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y30          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.149     0.849    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X6Y30          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.828     0.828    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y30          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.054%)  route 0.152ns (51.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.560     0.560    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y30          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.152     0.853    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X6Y30          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.828     0.828    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y30          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.143%)  route 0.152ns (51.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.563     0.563    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.152     0.855    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X14Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.835     0.835    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X14Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.944%)  route 0.166ns (54.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.549     0.549    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X20Y25         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.166     0.855    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X20Y26         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.816     0.816    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X20Y26         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  fb_unbuf
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'fb_unbuf'  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.773ns  (logic 0.081ns (2.922%)  route 2.691ns (97.078%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fb_unbuf fall edge)
                                                     13.468    13.468 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.468 f  BUFG_inst1/O
                         net (fo=1, routed)           1.330    14.798    clk_gen_inst/clock_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.773    12.025 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.362    13.387    clk_gen_inst/fb_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    13.468 f  clk_gen_inst/BUFG_inst1/O
                         net (fo=1, routed)           1.330    14.798    clk_gen_inst/clock_inst/inst/clkfb_in
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'fb_unbuf'  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 0.026ns (2.570%)  route 0.986ns (97.430%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fb_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/fb_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clkfb_in
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  oserdes_h_unbuf
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.886ns  (logic 1.885ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.367 f  BUFG_inst1/O
                         net (fo=1, routed)           1.330     4.697    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773     1.924 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.798     2.722    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     3.978 f  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.259     4.237    oserdes_h_bufio
    OLOGIC_X0Y24         ODDR                                         f  ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         ODDR (Prop_oddr_C_Q)         0.418     4.655 r  ODDR_inst/Q
                         net (fo=1, routed)           0.001     4.656    oserdes_h_bufio_oddr
    M9                   OBUFDS (Prop_obufds_I_OB)    1.467     6.123 r  OBUFDS_inst8/OB
                         net (fo=0)                   0.000     6.123    lvds_clk_n
    M10                                                               r  lvds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.885ns  (logic 1.884ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.367 f  BUFG_inst1/O
                         net (fo=1, routed)           1.330     4.697    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773     1.924 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.798     2.722    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     3.978 f  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.259     4.237    oserdes_h_bufio
    OLOGIC_X0Y24         ODDR                                         f  ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         ODDR (Prop_oddr_C_Q)         0.418     4.655 r  ODDR_inst/Q
                         net (fo=1, routed)           0.001     4.656    oserdes_h_bufio_oddr
    M9                   OBUFDS (Prop_obufds_I_O)     1.466     6.122 r  OBUFDS_inst8/O
                         net (fo=0)                   0.000     6.122    lvds_clk_p
    M9                                                                r  lvds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inclk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.451ns  (logic 3.060ns (68.760%)  route 1.390ns (31.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.367     1.367    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  inclk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.379     1.746 r  inclk_out_reg/Q
                         net (fo=2, routed)           1.390     3.136    inclk_out_OBUF
    P14                  OBUF (Prop_obuf_I_O)         2.681     5.817 r  inclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.817    inclk_out
    P14                                                               r  inclk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan3_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.925ns  (logic 1.924ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.274     0.885    par2ser[3].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y12         OSERDESE2                                    r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.303 r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.304    lvds_out_3
    M7                   OBUFDS (Prop_obufds_I_OB)    1.506     2.810 r  OBUFDS_inst3/OB
                         net (fo=0)                   0.000     2.810    lvds_chan3_n
    M8                                                                r  lvds_chan3_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan3_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.924ns  (logic 1.923ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.274     0.885    par2ser[3].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y12         OSERDESE2                                    r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.303 r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.304    lvds_out_3
    M7                   OBUFDS (Prop_obufds_I_O)     1.505     2.809 r  OBUFDS_inst3/O
                         net (fo=0)                   0.000     2.809    lvds_chan3_p
    M7                                                                r  lvds_chan3_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.928ns  (logic 1.927ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.268     0.879    par2ser[2].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y18         OSERDESE2                                    r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.297 r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.298    lvds_out_2
    P10                  OBUFDS (Prop_obufds_I_OB)    1.509     2.807 r  OBUFDS_inst2/OB
                         net (fo=0)                   0.000     2.807    lvds_chan2_n
    P11                                                               r  lvds_chan2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.927ns  (logic 1.926ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.268     0.879    par2ser[2].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y18         OSERDESE2                                    r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.297 r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.298    lvds_out_2
    P10                  OBUFDS (Prop_obufds_I_O)     1.508     2.806 r  OBUFDS_inst2/O
                         net (fo=0)                   0.000     2.806    lvds_chan2_p
    P10                                                               r  lvds_chan2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 1.920ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.269     0.880    par2ser[0].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y16         OSERDESE2                                    r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.298 r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.299    lvds_out_0
    R9                   OBUFDS (Prop_obufds_I_OB)    1.502     2.801 r  OBUFDS_inst0/OB
                         net (fo=0)                   0.000     2.801    lvds_chan0_n
    R10                                                               r  lvds_chan0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.920ns  (logic 1.919ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.269     0.880    par2ser[0].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y16         OSERDESE2                                    r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.298 r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.299    lvds_out_0
    R9                   OBUFDS (Prop_obufds_I_O)     1.501     2.800 r  OBUFDS_inst0/O
                         net (fo=0)                   0.000     2.800    lvds_chan0_p
    R9                                                                r  lvds_chan0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.896ns  (logic 1.895ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.274     0.885    par2ser[1].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y14         OSERDESE2                                    r  par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y14         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.303 r  par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.304    lvds_out_1
    R11                  OBUFDS (Prop_obufds_I_OB)    1.477     2.781 r  OBUFDS_inst1/OB
                         net (fo=0)                   0.000     2.781    lvds_chan1_n
    R12                                                               r  lvds_chan1_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.878ns (99.886%)  route 0.001ns (0.114%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.085     0.416    oserdes_h_bufio
    OLOGIC_X0Y24         ODDR                                         r  ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         ODDR (Prop_oddr_C_Q)         0.177     0.593 r  ODDR_inst/Q
                         net (fo=1, routed)           0.001     0.594    oserdes_h_bufio_oddr
    M9                   OBUFDS (Prop_obufds_I_O)     0.701     1.295 r  OBUFDS_inst8/O
                         net (fo=0)                   0.000     1.295    lvds_clk_p
    M9                                                                r  lvds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.879ns (99.886%)  route 0.001ns (0.114%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.085     0.416    oserdes_h_bufio
    OLOGIC_X0Y24         ODDR                                         r  ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         ODDR (Prop_oddr_C_Q)         0.177     0.593 r  ODDR_inst/Q
                         net (fo=1, routed)           0.001     0.594    oserdes_h_bufio_oddr
    M9                   OBUFDS (Prop_obufds_I_OB)    0.702     1.296 r  OBUFDS_inst8/OB
                         net (fo=0)                   0.000     1.296    lvds_clk_n
    M10                                                               r  lvds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.888ns (99.888%)  route 0.001ns (0.112%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.094     0.425    par2ser[1].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y14         OSERDESE2                                    r  par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y14         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.602 r  par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.603    lvds_out_1
    R11                  OBUFDS (Prop_obufds_I_O)     0.711     1.314 r  OBUFDS_inst1/O
                         net (fo=0)                   0.000     1.314    lvds_chan1_p
    R11                                                               r  lvds_chan1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.890ns  (logic 0.889ns (99.888%)  route 0.001ns (0.112%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.094     0.425    par2ser[1].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y14         OSERDESE2                                    r  par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y14         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.602 r  par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.603    lvds_out_1
    R11                  OBUFDS (Prop_obufds_I_OB)    0.712     1.315 r  OBUFDS_inst1/OB
                         net (fo=0)                   0.000     1.315    lvds_chan1_n
    R12                                                               r  lvds_chan1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.913ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.091     0.422    par2ser[0].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y16         OSERDESE2                                    r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.599 r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.600    lvds_out_0
    R9                   OBUFDS (Prop_obufds_I_O)     0.736     1.336 r  OBUFDS_inst0/O
                         net (fo=0)                   0.000     1.336    lvds_chan0_p
    R9                                                                r  lvds_chan0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.915ns  (logic 0.914ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.091     0.422    par2ser[0].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y16         OSERDESE2                                    r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.599 r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.600    lvds_out_0
    R9                   OBUFDS (Prop_obufds_I_OB)    0.737     1.337 r  OBUFDS_inst0/OB
                         net (fo=0)                   0.000     1.337    lvds_chan0_n
    R10                                                               r  lvds_chan0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.921ns  (logic 0.920ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.091     0.422    par2ser[2].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y18         OSERDESE2                                    r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.599 r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.600    lvds_out_2
    P10                  OBUFDS (Prop_obufds_I_O)     0.743     1.343 r  OBUFDS_inst2/O
                         net (fo=0)                   0.000     1.343    lvds_chan2_p
    P10                                                               r  lvds_chan2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan3_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.918ns  (logic 0.917ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.094     0.425    par2ser[3].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y12         OSERDESE2                                    r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.602 r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.603    lvds_out_3
    M7                   OBUFDS (Prop_obufds_I_O)     0.740     1.343 r  OBUFDS_inst3/O
                         net (fo=0)                   0.000     1.343    lvds_chan3_p
    M7                                                                r  lvds_chan3_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.922ns  (logic 0.921ns (99.892%)  route 0.001ns (0.108%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.091     0.422    par2ser[2].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y18         OSERDESE2                                    r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.599 r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.600    lvds_out_2
    P10                  OBUFDS (Prop_obufds_I_OB)    0.744     1.344 r  OBUFDS_inst2/OB
                         net (fo=0)                   0.000     1.344    lvds_chan2_n
    P11                                                               r  lvds_chan2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            lvds_chan3_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.919ns  (logic 0.918ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.094     0.425    par2ser[3].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y12         OSERDESE2                                    r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.602 r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.603    lvds_out_3
    M7                   OBUFDS (Prop_obufds_I_OB)    0.741     1.344 r  OBUFDS_inst3/OB
                         net (fo=0)                   0.000     1.344    lvds_chan3_n
    M8                                                                r  lvds_chan3_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.506ns  (logic 0.105ns (2.995%)  route 3.401ns (97.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.613     3.506    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X32Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.327     1.327    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X32Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[11]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.506ns  (logic 0.105ns (2.995%)  route 3.401ns (97.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.613     3.506    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X32Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.327     1.327    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X32Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[5]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.506ns  (logic 0.105ns (2.995%)  route 3.401ns (97.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.613     3.506    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X32Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.327     1.327    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X32Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.502ns  (logic 0.105ns (2.998%)  route 3.397ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.609     3.502    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X33Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.327     1.327    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X33Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[10]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.502ns  (logic 0.105ns (2.998%)  route 3.397ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.609     3.502    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X33Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.327     1.327    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X33Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 0.105ns (3.172%)  route 3.206ns (96.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.418     3.311    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261     1.261    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_dd_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 0.105ns (3.172%)  route 3.206ns (96.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.418     3.311    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_dd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261     1.261    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_dd_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_v_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 0.105ns (3.172%)  route 3.206ns (96.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.418     3.311    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_v_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261     1.261    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_v_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 0.105ns (3.172%)  route 3.206ns (96.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.418     3.311    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261     1.261    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X26Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_dd_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 0.105ns (3.172%)  route 3.206ns (96.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.418     3.311    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X27Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_dd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         1.261     1.261    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X27Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_dd_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.045ns (4.588%)  route 0.936ns (95.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.881     0.881    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1/O
                         net (fo=4, routed)           0.055     0.981    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1_n_0
    SLICE_X29Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.835     0.835    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X29Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.045ns (4.588%)  route 0.936ns (95.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.881     0.881    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1/O
                         net (fo=4, routed)           0.055     0.981    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1_n_0
    SLICE_X29Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.835     0.835    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X29Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.045ns (4.588%)  route 0.936ns (95.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.881     0.881    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1/O
                         net (fo=4, routed)           0.055     0.981    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1_n_0
    SLICE_X29Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.835     0.835    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X29Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.045ns (4.588%)  route 0.936ns (95.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.881     0.881    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1/O
                         net (fo=4, routed)           0.055     0.981    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1_n_0
    SLICE_X29Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.835     0.835    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X29Y5          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.045ns (4.063%)  route 1.063ns (95.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.008     1.008    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.053 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2[3]_i_1/O
                         net (fo=4, routed)           0.054     1.108    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2[3]_i_1_n_0
    SLICE_X28Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.835     0.835    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X28Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.045ns (3.859%)  route 1.121ns (96.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.008     1.008    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.053 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2[3]_i_1/O
                         net (fo=4, routed)           0.113     1.166    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2[3]_i_1_n_0
    SLICE_X29Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.835     0.835    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X29Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.045ns (3.859%)  route 1.121ns (96.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.008     1.008    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.053 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2[3]_i_1/O
                         net (fo=4, routed)           0.113     1.166    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2[3]_i_1_n_0
    SLICE_X29Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.835     0.835    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X29Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.045ns (3.859%)  route 1.121ns (96.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.008     1.008    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.053 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2[3]_i_1/O
                         net (fo=4, routed)           0.113     1.166    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2[3]_i_1_n_0
    SLICE_X29Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.835     0.835    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X29Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.045ns (3.766%)  route 1.150ns (96.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.085     1.085    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.130 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1[3]_i_1/O
                         net (fo=4, routed)           0.065     1.195    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1[3]_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.835     0.835    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X30Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.045ns (3.766%)  route 1.150ns (96.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.085     1.085    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.130 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1[3]_i_1/O
                         net (fo=4, routed)           0.065     1.195    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1[3]_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=458, routed)         0.835     0.835    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X30Y6          FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_clk_wiz_0

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.987ns  (logic 0.105ns (3.515%)  route 2.882ns (96.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.095     2.987    par_sensor_word_gen_inst/SR[0]
    SLICE_X19Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252     1.252    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[10]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.987ns  (logic 0.105ns (3.515%)  route 2.882ns (96.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.095     2.987    par_sensor_word_gen_inst/SR[0]
    SLICE_X19Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252     1.252    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[11]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.879ns  (logic 0.105ns (3.647%)  route 2.774ns (96.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.986     2.879    par_sensor_word_gen_inst/SR[0]
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252     1.252    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.879ns  (logic 0.105ns (3.647%)  route 2.774ns (96.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.986     2.879    par_sensor_word_gen_inst/SR[0]
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252     1.252    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.879ns  (logic 0.105ns (3.647%)  route 2.774ns (96.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.986     2.879    par_sensor_word_gen_inst/SR[0]
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252     1.252    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.879ns  (logic 0.105ns (3.647%)  route 2.774ns (96.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.986     2.879    par_sensor_word_gen_inst/SR[0]
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252     1.252    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y11         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.855ns  (logic 0.105ns (3.678%)  route 2.750ns (96.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.962     2.855    par_sensor_word_gen_inst/SR[0]
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252     1.252    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[6]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.855ns  (logic 0.105ns (3.678%)  route 2.750ns (96.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.962     2.855    par_sensor_word_gen_inst/SR[0]
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252     1.252    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[7]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.855ns  (logic 0.105ns (3.678%)  route 2.750ns (96.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.962     2.855    par_sensor_word_gen_inst/SR[0]
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252     1.252    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.855ns  (logic 0.105ns (3.678%)  route 2.750ns (96.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.962     2.855    par_sensor_word_gen_inst/SR[0]
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          1.252     1.252    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X20Y12         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/xhs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.045ns (5.947%)  route 0.712ns (94.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.712     0.712    par_sensor_word_gen_inst/locked
    SLICE_X18Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.757 r  par_sensor_word_gen_inst/xhs_i_1/O
                         net (fo=1, routed)           0.000     0.757    par_sensor_word_gen_inst/xhs_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  par_sensor_word_gen_inst/xhs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.830     0.830    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y8          FDRE                                         r  par_sensor_word_gen_inst/xhs_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/sav_pix_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.045ns (5.089%)  route 0.839ns (94.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.839     0.839    par_sensor_word_gen_inst/locked
    SLICE_X23Y11         LUT5 (Prop_lut5_I3_O)        0.045     0.884 r  par_sensor_word_gen_inst/sav_pix_line_i_1/O
                         net (fo=1, routed)           0.000     0.884    par_sensor_word_gen_inst/sav_pix_line_i_1_n_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.832     0.832    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.045ns (4.657%)  route 0.921ns (95.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.766     0.766    par_sensor_word_gen_inst/locked
    SLICE_X18Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.811 r  par_sensor_word_gen_inst/inclk_cnt[9]_i_1/O
                         net (fo=10, routed)          0.155     0.966    par_sensor_word_gen_inst/inclk_cnt[9]_i_1_n_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.829     0.829    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.045ns (4.657%)  route 0.921ns (95.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.766     0.766    par_sensor_word_gen_inst/locked
    SLICE_X18Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.811 r  par_sensor_word_gen_inst/inclk_cnt[9]_i_1/O
                         net (fo=10, routed)          0.155     0.966    par_sensor_word_gen_inst/inclk_cnt[9]_i_1_n_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.829     0.829    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.045ns (4.657%)  route 0.921ns (95.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.766     0.766    par_sensor_word_gen_inst/locked
    SLICE_X18Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.811 r  par_sensor_word_gen_inst/inclk_cnt[9]_i_1/O
                         net (fo=10, routed)          0.155     0.966    par_sensor_word_gen_inst/inclk_cnt[9]_i_1_n_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.829     0.829    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[4]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.045ns (4.657%)  route 0.921ns (95.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.766     0.766    par_sensor_word_gen_inst/locked
    SLICE_X18Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.811 r  par_sensor_word_gen_inst/inclk_cnt[9]_i_1/O
                         net (fo=10, routed)          0.155     0.966    par_sensor_word_gen_inst/inclk_cnt[9]_i_1_n_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.829     0.829    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y10         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[5]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/invalid_sav_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.045ns (4.398%)  route 0.978ns (95.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.978     0.978    par_sensor_word_gen_inst/locked
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.023 r  par_sensor_word_gen_inst/invalid_sav_line_i_1/O
                         net (fo=1, routed)           0.000     1.023    par_sensor_word_gen_inst/invalid_sav_line_i_1_n_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/invalid_sav_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.832     0.832    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X23Y11         FDRE                                         r  par_sensor_word_gen_inst/invalid_sav_line_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.045ns (4.289%)  route 1.004ns (95.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.766     0.766    par_sensor_word_gen_inst/locked
    SLICE_X18Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.811 r  par_sensor_word_gen_inst/inclk_cnt[9]_i_1/O
                         net (fo=10, routed)          0.238     1.049    par_sensor_word_gen_inst/inclk_cnt[9]_i_1_n_0
    SLICE_X18Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.830     0.830    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.045ns (4.289%)  route 1.004ns (95.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.766     0.766    par_sensor_word_gen_inst/locked
    SLICE_X18Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.811 r  par_sensor_word_gen_inst/inclk_cnt[9]_i_1/O
                         net (fo=10, routed)          0.238     1.049    par_sensor_word_gen_inst/inclk_cnt[9]_i_1_n_0
    SLICE_X18Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.830     0.830    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X18Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.045ns (4.289%)  route 1.004ns (95.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.766     0.766    par_sensor_word_gen_inst/locked
    SLICE_X18Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.811 r  par_sensor_word_gen_inst/inclk_cnt[9]_i_1/O
                         net (fo=10, routed)          0.238     1.049    par_sensor_word_gen_inst/inclk_cnt[9]_i_1_n_0
    SLICE_X19Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=26, routed)          0.830     0.830    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X19Y9          FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  oserdes_h_unbuf

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 0.105ns (2.416%)  route 4.242ns (97.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.454     4.347    sys_rst
    OLOGIC_X0Y24         ODDR                                         r  ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.367 f  BUFG_inst1/O
                         net (fo=1, routed)           1.227     4.594    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598     1.996 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.753     2.749    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.223     3.972 f  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.231     4.202    oserdes_h_bufio
    OLOGIC_X0Y24         ODDR                                         f  ODDR_inst/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            cnt_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 0.105ns (2.498%)  route 4.099ns (97.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.311     4.204    sys_rst
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.261     1.261    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            cnt_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 0.105ns (2.498%)  route 4.099ns (97.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.311     4.204    sys_rst
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.261     1.261    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            cnt_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 0.105ns (2.498%)  route 4.099ns (97.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.311     4.204    sys_rst
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.261     1.261    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            cnt_div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 0.105ns (2.498%)  route 4.099ns (97.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.311     4.204    sys_rst
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.261     1.261    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            cnt_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 0.105ns (2.498%)  route 4.099ns (97.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.311     4.204    sys_rst
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.261     1.261    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[4]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            inclk_out_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 0.105ns (2.498%)  route 4.099ns (97.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.311     4.204    sys_rst
    SLICE_X0Y27          FDRE                                         r  inclk_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           1.261     1.261    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  inclk_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            cnt_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.045ns (2.015%)  route 2.188ns (97.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.258     2.233    sys_rst
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.826     0.826    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            cnt_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.045ns (2.015%)  route 2.188ns (97.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.258     2.233    sys_rst
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.826     0.826    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            cnt_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.045ns (2.015%)  route 2.188ns (97.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.258     2.233    sys_rst
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.826     0.826    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            cnt_div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.045ns (2.015%)  route 2.188ns (97.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.258     2.233    sys_rst
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.826     0.826    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            cnt_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.045ns (2.015%)  route 2.188ns (97.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.258     2.233    sys_rst
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.826     0.826    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  cnt_div_reg[4]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            inclk_out_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.045ns (2.015%)  route 2.188ns (97.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.258     2.233    sys_rst
    SLICE_X0Y27          FDRE                                         r  inclk_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_h_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst3/O
                         net (fo=6, routed)           0.826     0.826    oserdes_h_bufg
    SLICE_X0Y27          FDRE                                         r  inclk_out_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by oserdes_h_unbuf  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.353ns  (logic 0.045ns (1.913%)  route 2.308ns (98.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         1.378     2.353    sys_rst
    OLOGIC_X0Y24         ODDR                                         r  ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.367 f  BUFG_inst1/O
                         net (fo=1, routed)           0.790     4.157    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323     2.833 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.371     3.204    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.516     3.720 f  clk_gen_inst/BUFIO_inst/O
                         net (fo=5, routed)           0.097     3.817    oserdes_h_bufio
    OLOGIC_X0Y24         ODDR                                         f  ODDR_inst/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  oserdes_l_unbuf

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 0.105ns (2.378%)  route 4.310ns (97.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.522     4.415    par2ser[2].word_split_fifo2oserdes_inst/SR[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.665     0.482    par2ser[2].word_split_fifo2oserdes_inst/oserdes_l_bufr
    OLOGIC_X0Y18         OSERDESE2                                    r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/wr_en_d_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 0.105ns (2.487%)  route 4.118ns (97.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.330     4.223    par2ser[4].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X9Y23          FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/wr_en_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.609     0.426    par2ser[4].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X9Y23          FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/wr_en_d_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 0.105ns (2.487%)  route 4.118ns (97.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.330     4.223    par2ser[4].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X9Y23          FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.609     0.426    par2ser[4].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X9Y23          FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/wr_en_dd_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/wr_en_d_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 0.105ns (2.487%)  route 4.118ns (97.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.330     4.223    par2ser[5].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X9Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/wr_en_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.609     0.426    par2ser[5].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X9Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/wr_en_d_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 0.105ns (2.487%)  route 4.118ns (97.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.330     4.223    par2ser[5].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X9Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.609     0.426    par2ser[5].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X9Y23          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/wr_en_dd_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/wr_en_d_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 0.105ns (2.487%)  route 4.118ns (97.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.330     4.223    par2ser[6].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X9Y23          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/wr_en_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.609     0.426    par2ser[6].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X9Y23          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/wr_en_d_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 0.105ns (2.487%)  route 4.118ns (97.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.330     4.223    par2ser[6].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X9Y23          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.609     0.426    par2ser[6].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X9Y23          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/wr_en_dd_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/wr_en_d_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 0.105ns (2.487%)  route 4.118ns (97.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.330     4.223    par2ser[7].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X9Y23          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/wr_en_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.609     0.426    par2ser[7].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X9Y23          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/wr_en_d_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 0.105ns (2.487%)  route 4.118ns (97.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.330     4.223    par2ser[7].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X9Y23          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.609     0.426    par2ser[7].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X9Y23          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/wr_en_dd_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 0.105ns (2.503%)  route 4.090ns (97.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.788     1.788    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.105     1.893 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         2.303     4.195    par2ser[0].word_split_fifo2oserdes_inst/SR[0]
    OLOGIC_X0Y16         OSERDESE2                                    r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.669     0.486    par2ser[0].word_split_fifo2oserdes_inst/oserdes_l_bufr
    OLOGIC_X0Y16         OSERDESE2                                    r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/wr_en_d_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.045ns (3.222%)  route 1.352ns (96.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.422     1.397    par2ser[2].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X17Y7          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/wr_en_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.301     0.424    par2ser[2].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X17Y7          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/wr_en_d_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.045ns (3.222%)  route 1.352ns (96.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.422     1.397    par2ser[2].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X17Y7          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.301     0.424    par2ser[2].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X17Y7          FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/wr_en_dd_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/wr_en_d_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.045ns (3.222%)  route 1.352ns (96.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.422     1.397    par2ser[3].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X17Y7          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/wr_en_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.301     0.424    par2ser[3].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X17Y7          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/wr_en_d_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.045ns (3.222%)  route 1.352ns (96.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.422     1.397    par2ser[3].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X17Y7          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.301     0.424    par2ser[3].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X17Y7          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/wr_en_dd_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/wr_en_d_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.045ns (3.213%)  route 1.355ns (96.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.426     1.400    par2ser[0].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X16Y7          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/wr_en_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.301     0.424    par2ser[0].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X16Y7          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/wr_en_d_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.045ns (3.213%)  route 1.355ns (96.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.426     1.400    par2ser[0].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X16Y7          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.301     0.424    par2ser[0].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X16Y7          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/wr_en_dd_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/wr_en_d_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.045ns (3.213%)  route 1.355ns (96.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.426     1.400    par2ser[1].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X16Y7          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/wr_en_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.301     0.424    par2ser[1].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X16Y7          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/wr_en_d_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.045ns (3.213%)  route 1.355ns (96.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.426     1.400    par2ser[1].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X16Y7          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=20, routed)          0.301     0.424    par2ser[1].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X16Y7          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/wr_en_dd_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/dout_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.045ns (2.753%)  route 1.590ns (97.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.660     1.635    par2ser[0].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X13Y12         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/dout_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.831     0.831    par2ser[0].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X13Y12         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/dout_d_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/dout_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.045ns (2.753%)  route 1.590ns (97.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.930     0.930    clk_gen_inst/locked
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=133, routed)         0.660     1.635    par2ser[0].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X13Y12         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/dout_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=404, routed)         0.831     0.831    par2ser[0].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X13Y12         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/dout_d_reg[1]/C





