INFO-FLOW: Workspace E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution opened at Tue Feb 20 20:10:06 +0100 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.355 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.45 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=E:/TFG_Workspace/HLS/IP_repo/ 
INFO: [HLS 200-1464] Running solution command: config_export -output=E:/TFG_Workspace/HLS/IP_repo/
Execute     config_export -output=E:/TFG_Workspace/HLS/IP_repo/ 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.55 sec.
Execute   set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
Execute     create_platform xc7z010i-clg225-1L -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output E:/TFG_Workspace/HLS/IP_repo/ -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output E:/TFG_Workspace/HLS/IP_repo/ -rtl verilog 
Execute   source ./FIR_v2_opt/solution/directives.tcl 
INFO: [HLS 200-1510] Running: source ./FIR_v2_opt/solution/directives.tcl
Execute     set_directive_top -name FIR_filter FIR_filter 
INFO: [HLS 200-1510] Running: set_directive_top -name FIR_filter FIR_filter 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.267 seconds; current allocated memory: 85.102 MB.
INFO: [HLS 200-10] Analyzing design file 'FIR_v2_opt/src/FIR.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FIR_v2_opt/src/FIR.cpp as C++
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang FIR_v2_opt/src/FIR.cpp -foptimization-record-file=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.cpp.clang.out.log 2> E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.cpp.clang.err.log 
Command       ap_eval done; 0.215 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top FIR_filter -name=FIR_filter 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/clang.out.log 2> E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.543 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/.systemc_flag -fix-errors E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.468 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/all.directive.json -fix-errors E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.647 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.446 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.769 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.801 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.458 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp.clang.out.log 2> E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.009 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.674 seconds; current allocated memory: 86.492 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.0.bc -args  "E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR.g.bc -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.0.bc > E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.1.lower.bc -args E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.1.lower.bc > E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.2.m1.bc -args E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.2.m1.bc > E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.38 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.382 sec.
Execute       run_link_or_opt -opt -out E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.3.fpc.bc -args E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR_filter -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR_filter -reflow-float-conversion -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.3.fpc.bc > E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.009 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.013 sec.
Execute       run_link_or_opt -out E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.4.m2.bc -args E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.4.m2.bc > E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.317 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.32 sec.
Execute       run_link_or_opt -opt -out E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.5.gdce.bc -args E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR_filter 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR_filter -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.5.gdce.bc > E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FIR_filter -mllvm -hls-db-dir -mllvm E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.5.gdce.bc -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.654 sec.
WARNING: [HLS 214-387] Ignore depth setting for top argument 'data_in_stream' (FIR_v2_opt/src/FIR.cpp:12:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'data_out_stream' (FIR_v2_opt/src/FIR.cpp:12:0)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:216:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1635:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1635:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:37)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi54ELb0EEC2EDq54_j' into 'ap_int_base<54, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:545:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:654:9)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<54, false>::operator==<54, false>(ap_int_base<54, false> const&) const' into 'ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:625:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' into 'ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:625:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:618:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:588:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:559:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:559:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:552:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:552:19)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:877:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:877:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:875:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:869:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:869:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:867:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base(int)' into 'ap_fixed<32, 7, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<24, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::RType<18, 1, true>::mult ap_fixed_base<24, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator*<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<24, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::RType<18, 1, true>::mult ap_fixed_base<24, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator*<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:829:17)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 7, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator!() const' into 'ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&)' into 'ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::RType<32, 7, true>::plus ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator+<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::RType<32, 7, true>::plus ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator+<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::RType<32, 7, true>::plus ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator+<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>& ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator=<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 7, (ap_q_mode)4, (ap_o_mode)0, 1>::ap_fixed<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::RType<32, 7, true>::plus ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator+<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&) const' into 'FIR_filter(hls::stream<ap_fixed<24, 1, (ap_q_mode)4, (ap_o_mode)0, 1>, 0>&, hls::stream<ap_fixed<32, 7, (ap_q_mode)4, (ap_o_mode)0, 1>, 0>&)' (FIR_v2_opt/src/FIR.cpp:61:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::RType<32, 7, true>::plus ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator+<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<32, 7, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&) const' into 'FIR_filter(hls::stream<ap_fixed<24, 1, (ap_q_mode)4, (ap_o_mode)0, 1>, 0>&, hls::stream<ap_fixed<32, 7, (ap_q_mode)4, (ap_o_mode)0, 1>, 0>&)' (FIR_v2_opt/src/FIR.cpp:52:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::RType<18, 1, true>::mult ap_fixed_base<24, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>::operator*<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1>(ap_fixed_base<18, 1, true, (ap_q_mode)4, (ap_o_mode)0, 1> const&) const' into 'FIR_filter(hls::stream<ap_fixed<24, 1, (ap_q_mode)4, (ap_o_mode)0, 1>, 0>&, hls::stream<ap_fixed<32, 7, (ap_q_mode)4, (ap_o_mode)0, 1>, 0>&)' (FIR_v2_opt/src/FIR.cpp:52:65)
INFO: [HLS 214-359] Unrolling loop 'acumm' (FIR_v2_opt/src/FIR.cpp:46:10) in function 'FIR_filter': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (FIR_v2_opt/src/FIR.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'acumm' (FIR_v2_opt/src/FIR.cpp:46:10) in function 'FIR_filter' completely with a factor of 4 (FIR_v2_opt/src/FIR.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'shift_reg' (FIR_v2_opt/src/FIR.cpp:20:14) in function 'FIR_filter' completely with a factor of 63 (FIR_v2_opt/src/FIR.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9FIR_coefs': Block partitioning with factor 4 on dimension 1. (FIR_v2_opt/src/config.h:31:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EELi0EEERNS0_IS1_ILi32ELi7ELS2_4ELS3_0ELi1EELi0EEEE13fir_shift_reg': Complete partitioning on dimension 1. (FIR_v2_opt/src/FIR.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'acum': Complete partitioning on dimension 1. (FIR_v2_opt/src/FIR.cpp:43:13)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.16 seconds; current allocated memory: 88.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 88.719 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FIR_filter -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.0.bc -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.148 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 108.129 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.1.bc -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.109 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.2.prechk.bc -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 126.508 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.g.1.bc to E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.o.1.bc -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.136 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.o.1.tmp.bc -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 163.957 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.o.2.bc -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.156 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 209.152 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.888 sec.
Command     elaborate done; 10.77 sec.
Execute     ap_eval exec zip -j E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.268 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FIR_filter' ...
Execute       ap_set_top_model FIR_filter 
Execute       get_model_list FIR_filter -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FIR_filter 
Execute       preproc_iomode -model FIR_filter_Pipeline_total 
Execute       preproc_iomode -model FIR_filter_Pipeline_VITIS_LOOP_49_13 
Execute       preproc_iomode -model FIR_filter_Pipeline_VITIS_LOOP_49_12 
Execute       preproc_iomode -model FIR_filter_Pipeline_VITIS_LOOP_49_11 
Execute       preproc_iomode -model FIR_filter_Pipeline_VITIS_LOOP_49_1 
Execute       get_model_list FIR_filter -filter all-wo-channel 
INFO-FLOW: Model list for configure: FIR_filter_Pipeline_VITIS_LOOP_49_1 FIR_filter_Pipeline_VITIS_LOOP_49_11 FIR_filter_Pipeline_VITIS_LOOP_49_12 FIR_filter_Pipeline_VITIS_LOOP_49_13 FIR_filter_Pipeline_total FIR_filter
INFO-FLOW: Configuring Module : FIR_filter_Pipeline_VITIS_LOOP_49_1 ...
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_1 
Execute       apply_spec_resource_limit FIR_filter_Pipeline_VITIS_LOOP_49_1 
INFO-FLOW: Configuring Module : FIR_filter_Pipeline_VITIS_LOOP_49_11 ...
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_11 
Execute       apply_spec_resource_limit FIR_filter_Pipeline_VITIS_LOOP_49_11 
INFO-FLOW: Configuring Module : FIR_filter_Pipeline_VITIS_LOOP_49_12 ...
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_12 
Execute       apply_spec_resource_limit FIR_filter_Pipeline_VITIS_LOOP_49_12 
INFO-FLOW: Configuring Module : FIR_filter_Pipeline_VITIS_LOOP_49_13 ...
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_13 
Execute       apply_spec_resource_limit FIR_filter_Pipeline_VITIS_LOOP_49_13 
INFO-FLOW: Configuring Module : FIR_filter_Pipeline_total ...
Execute       set_default_model FIR_filter_Pipeline_total 
Execute       apply_spec_resource_limit FIR_filter_Pipeline_total 
INFO-FLOW: Configuring Module : FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       apply_spec_resource_limit FIR_filter 
INFO-FLOW: Model list for preprocess: FIR_filter_Pipeline_VITIS_LOOP_49_1 FIR_filter_Pipeline_VITIS_LOOP_49_11 FIR_filter_Pipeline_VITIS_LOOP_49_12 FIR_filter_Pipeline_VITIS_LOOP_49_13 FIR_filter_Pipeline_total FIR_filter
INFO-FLOW: Preprocessing Module: FIR_filter_Pipeline_VITIS_LOOP_49_1 ...
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_1 
Execute       cdfg_preprocess -model FIR_filter_Pipeline_VITIS_LOOP_49_1 
Execute       rtl_gen_preprocess FIR_filter_Pipeline_VITIS_LOOP_49_1 
INFO-FLOW: Preprocessing Module: FIR_filter_Pipeline_VITIS_LOOP_49_11 ...
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_11 
Execute       cdfg_preprocess -model FIR_filter_Pipeline_VITIS_LOOP_49_11 
Execute       rtl_gen_preprocess FIR_filter_Pipeline_VITIS_LOOP_49_11 
INFO-FLOW: Preprocessing Module: FIR_filter_Pipeline_VITIS_LOOP_49_12 ...
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_12 
Execute       cdfg_preprocess -model FIR_filter_Pipeline_VITIS_LOOP_49_12 
Execute       rtl_gen_preprocess FIR_filter_Pipeline_VITIS_LOOP_49_12 
INFO-FLOW: Preprocessing Module: FIR_filter_Pipeline_VITIS_LOOP_49_13 ...
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_13 
Execute       cdfg_preprocess -model FIR_filter_Pipeline_VITIS_LOOP_49_13 
Execute       rtl_gen_preprocess FIR_filter_Pipeline_VITIS_LOOP_49_13 
INFO-FLOW: Preprocessing Module: FIR_filter_Pipeline_total ...
Execute       set_default_model FIR_filter_Pipeline_total 
Execute       cdfg_preprocess -model FIR_filter_Pipeline_total 
Execute       rtl_gen_preprocess FIR_filter_Pipeline_total 
INFO-FLOW: Preprocessing Module: FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       cdfg_preprocess -model FIR_filter 
Execute       rtl_gen_preprocess FIR_filter 
INFO-FLOW: Model list for synthesis: FIR_filter_Pipeline_VITIS_LOOP_49_1 FIR_filter_Pipeline_VITIS_LOOP_49_11 FIR_filter_Pipeline_VITIS_LOOP_49_12 FIR_filter_Pipeline_VITIS_LOOP_49_13 FIR_filter_Pipeline_total FIR_filter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_1 
Execute       schedule -model FIR_filter_Pipeline_VITIS_LOOP_49_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 213.918 MB.
Execute       syn_report -verbosereport -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_1.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter_Pipeline_VITIS_LOOP_49_1.
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_1 
Execute       bind -model FIR_filter_Pipeline_VITIS_LOOP_49_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 215.199 MB.
Execute       syn_report -verbosereport -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_1.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter_Pipeline_VITIS_LOOP_49_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_Pipeline_VITIS_LOOP_49_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_11 
Execute       schedule -model FIR_filter_Pipeline_VITIS_LOOP_49_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 216.078 MB.
Execute       syn_report -verbosereport -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_11.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter_Pipeline_VITIS_LOOP_49_11.
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_11 
Execute       bind -model FIR_filter_Pipeline_VITIS_LOOP_49_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 216.113 MB.
Execute       syn_report -verbosereport -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_11.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter_Pipeline_VITIS_LOOP_49_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_Pipeline_VITIS_LOOP_49_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_12 
Execute       schedule -model FIR_filter_Pipeline_VITIS_LOOP_49_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 216.789 MB.
Execute       syn_report -verbosereport -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_12.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter_Pipeline_VITIS_LOOP_49_12.
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_12 
Execute       bind -model FIR_filter_Pipeline_VITIS_LOOP_49_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 216.809 MB.
Execute       syn_report -verbosereport -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_12.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter_Pipeline_VITIS_LOOP_49_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_Pipeline_VITIS_LOOP_49_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_13 
Execute       schedule -model FIR_filter_Pipeline_VITIS_LOOP_49_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 217.234 MB.
Execute       syn_report -verbosereport -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_13.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter_Pipeline_VITIS_LOOP_49_13.
Execute       set_default_model FIR_filter_Pipeline_VITIS_LOOP_49_13 
Execute       bind -model FIR_filter_Pipeline_VITIS_LOOP_49_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 217.438 MB.
Execute       syn_report -verbosereport -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_13.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter_Pipeline_VITIS_LOOP_49_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_Pipeline_total' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter_Pipeline_total 
Execute       schedule -model FIR_filter_Pipeline_total 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'total'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'total'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 217.770 MB.
Execute       syn_report -verbosereport -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_total.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_total.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter_Pipeline_total.
Execute       set_default_model FIR_filter_Pipeline_total 
Execute       bind -model FIR_filter_Pipeline_total 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 217.793 MB.
Execute       syn_report -verbosereport -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_total.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_total.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter_Pipeline_total.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter 
Execute       schedule -model FIR_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 218.734 MB.
Execute       syn_report -verbosereport -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter.
Execute       set_default_model FIR_filter 
Execute       bind -model FIR_filter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 219.070 MB.
Execute       syn_report -verbosereport -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.151 sec.
Execute       db_write -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter.
Execute       get_model_list FIR_filter -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FIR_filter_Pipeline_VITIS_LOOP_49_1 
Execute       rtl_gen_preprocess FIR_filter_Pipeline_VITIS_LOOP_49_11 
Execute       rtl_gen_preprocess FIR_filter_Pipeline_VITIS_LOOP_49_12 
Execute       rtl_gen_preprocess FIR_filter_Pipeline_VITIS_LOOP_49_13 
Execute       rtl_gen_preprocess FIR_filter_Pipeline_total 
Execute       rtl_gen_preprocess FIR_filter 
INFO-FLOW: Model list for RTL generation: FIR_filter_Pipeline_VITIS_LOOP_49_1 FIR_filter_Pipeline_VITIS_LOOP_49_11 FIR_filter_Pipeline_VITIS_LOOP_49_12 FIR_filter_Pipeline_VITIS_LOOP_49_13 FIR_filter_Pipeline_total FIR_filter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter_Pipeline_VITIS_LOOP_49_1 -top_prefix FIR_filter_ -sub_prefix FIR_filter_ -mg_file E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_11ns_35_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_Pipeline_VITIS_LOOP_49_1'.
INFO: [RTMG 210-279] Implementing memory 'FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_1_p_ZL9FIR_coefs_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 221.723 MB.
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter_Pipeline_VITIS_LOOP_49_1 -style xilinx -f -lang vhdl -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/vhdl/FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_1 
Execute       gen_rtl FIR_filter_Pipeline_VITIS_LOOP_49_1 -style xilinx -f -lang vlog -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/verilog/FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_1 
Execute       syn_report -csynth -model FIR_filter_Pipeline_VITIS_LOOP_49_1 -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/FIR_filter_Pipeline_VITIS_LOOP_49_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model FIR_filter_Pipeline_VITIS_LOOP_49_1 -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/FIR_filter_Pipeline_VITIS_LOOP_49_1_csynth.xml 
Execute       syn_report -verbosereport -model FIR_filter_Pipeline_VITIS_LOOP_49_1 -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model FIR_filter_Pipeline_VITIS_LOOP_49_1 -f -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_1.adb 
Execute       db_write -model FIR_filter_Pipeline_VITIS_LOOP_49_1 -bindview -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter_Pipeline_VITIS_LOOP_49_1 -p E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_Pipeline_VITIS_LOOP_49_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter_Pipeline_VITIS_LOOP_49_11 -top_prefix FIR_filter_ -sub_prefix FIR_filter_ -mg_file E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter_Pipeline_VITIS_LOOP_49_11' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_13ns_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_Pipeline_VITIS_LOOP_49_11'.
INFO: [RTMG 210-279] Implementing memory 'FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_11_p_ZL9FIR_coefs_1_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.151 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.053 seconds; current allocated memory: 224.297 MB.
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter_Pipeline_VITIS_LOOP_49_11 -style xilinx -f -lang vhdl -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/vhdl/FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_11 
Execute       gen_rtl FIR_filter_Pipeline_VITIS_LOOP_49_11 -style xilinx -f -lang vlog -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/verilog/FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_11 
Execute       syn_report -csynth -model FIR_filter_Pipeline_VITIS_LOOP_49_11 -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/FIR_filter_Pipeline_VITIS_LOOP_49_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model FIR_filter_Pipeline_VITIS_LOOP_49_11 -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/FIR_filter_Pipeline_VITIS_LOOP_49_11_csynth.xml 
Execute       syn_report -verbosereport -model FIR_filter_Pipeline_VITIS_LOOP_49_11 -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model FIR_filter_Pipeline_VITIS_LOOP_49_11 -f -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_11.adb 
Execute       db_write -model FIR_filter_Pipeline_VITIS_LOOP_49_11 -bindview -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.177 sec.
Execute       gen_tb_info FIR_filter_Pipeline_VITIS_LOOP_49_11 -p E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_11 
Command       gen_tb_info done; 4.777 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_Pipeline_VITIS_LOOP_49_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter_Pipeline_VITIS_LOOP_49_12 -top_prefix FIR_filter_ -sub_prefix FIR_filter_ -mg_file E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter_Pipeline_VITIS_LOOP_49_12' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_13ns_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_Pipeline_VITIS_LOOP_49_12'.
INFO: [RTMG 210-279] Implementing memory 'FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_12_p_ZL9FIR_coefs_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.444 seconds; current allocated memory: 226.488 MB.
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter_Pipeline_VITIS_LOOP_49_12 -style xilinx -f -lang vhdl -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/vhdl/FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_12 
Execute       gen_rtl FIR_filter_Pipeline_VITIS_LOOP_49_12 -style xilinx -f -lang vlog -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/verilog/FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_12 
Execute       syn_report -csynth -model FIR_filter_Pipeline_VITIS_LOOP_49_12 -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/FIR_filter_Pipeline_VITIS_LOOP_49_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model FIR_filter_Pipeline_VITIS_LOOP_49_12 -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/FIR_filter_Pipeline_VITIS_LOOP_49_12_csynth.xml 
Execute       syn_report -verbosereport -model FIR_filter_Pipeline_VITIS_LOOP_49_12 -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model FIR_filter_Pipeline_VITIS_LOOP_49_12 -f -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_12.adb 
Execute       db_write -model FIR_filter_Pipeline_VITIS_LOOP_49_12 -bindview -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter_Pipeline_VITIS_LOOP_49_12 -p E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_Pipeline_VITIS_LOOP_49_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter_Pipeline_VITIS_LOOP_49_13 -top_prefix FIR_filter_ -sub_prefix FIR_filter_ -mg_file E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter_Pipeline_VITIS_LOOP_49_13' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_11ns_35_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_Pipeline_VITIS_LOOP_49_13'.
INFO: [RTMG 210-279] Implementing memory 'FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_13_p_ZL9FIR_coefs_3_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.564 seconds; current allocated memory: 228.188 MB.
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter_Pipeline_VITIS_LOOP_49_13 -style xilinx -f -lang vhdl -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/vhdl/FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_13 
Execute       gen_rtl FIR_filter_Pipeline_VITIS_LOOP_49_13 -style xilinx -f -lang vlog -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/verilog/FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_13 
Execute       syn_report -csynth -model FIR_filter_Pipeline_VITIS_LOOP_49_13 -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/FIR_filter_Pipeline_VITIS_LOOP_49_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model FIR_filter_Pipeline_VITIS_LOOP_49_13 -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/FIR_filter_Pipeline_VITIS_LOOP_49_13_csynth.xml 
Execute       syn_report -verbosereport -model FIR_filter_Pipeline_VITIS_LOOP_49_13 -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model FIR_filter_Pipeline_VITIS_LOOP_49_13 -f -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_13.adb 
Execute       db_write -model FIR_filter_Pipeline_VITIS_LOOP_49_13 -bindview -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter_Pipeline_VITIS_LOOP_49_13 -p E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_Pipeline_total' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter_Pipeline_total -top_prefix FIR_filter_ -sub_prefix FIR_filter_ -mg_file E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_total.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter_Pipeline_total' pipeline 'total' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_Pipeline_total'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 229.504 MB.
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter_Pipeline_total -style xilinx -f -lang vhdl -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/vhdl/FIR_filter_FIR_filter_Pipeline_total 
Execute       gen_rtl FIR_filter_Pipeline_total -style xilinx -f -lang vlog -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/verilog/FIR_filter_FIR_filter_Pipeline_total 
Execute       syn_report -csynth -model FIR_filter_Pipeline_total -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/FIR_filter_Pipeline_total_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model FIR_filter_Pipeline_total -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/FIR_filter_Pipeline_total_csynth.xml 
Execute       syn_report -verbosereport -model FIR_filter_Pipeline_total -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_total.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model FIR_filter_Pipeline_total -f -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_total.adb 
Execute       db_write -model FIR_filter_Pipeline_total -bindview -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter_Pipeline_total -p E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_total 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter -top_prefix  -sub_prefix FIR_filter_ -mg_file E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_filter/data_in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_filter/data_out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR_filter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_9' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter'.
Command       create_rtl_model done; 0.387 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.763 seconds; current allocated memory: 232.012 MB.
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter -istop -style xilinx -f -lang vhdl -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/vhdl/FIR_filter 
Execute       gen_rtl FIR_filter -istop -style xilinx -f -lang vlog -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/verilog/FIR_filter 
Execute       syn_report -csynth -model FIR_filter -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/FIR_filter_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model FIR_filter -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/FIR_filter_csynth.xml 
Execute       syn_report -verbosereport -model FIR_filter -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.211 sec.
Execute       db_write -model FIR_filter -f -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.adb 
Command       db_write done; 0.145 sec.
Execute       db_write -model FIR_filter -bindview -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter -p E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter 
Execute       export_constraint_db -f -tool general -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.constraint.tcl 
Execute       syn_report -designview -model FIR_filter -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.design.xml 
Command       syn_report done; 0.107 sec.
Execute       syn_report -csynthDesign -model FIR_filter -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model FIR_filter -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model FIR_filter -o E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.protoinst 
Execute       sc_get_clocks FIR_filter 
Execute       sc_get_portdomain FIR_filter 
INFO-FLOW: Model list for RTL component generation: FIR_filter_Pipeline_VITIS_LOOP_49_1 FIR_filter_Pipeline_VITIS_LOOP_49_11 FIR_filter_Pipeline_VITIS_LOOP_49_12 FIR_filter_Pipeline_VITIS_LOOP_49_13 FIR_filter_Pipeline_total FIR_filter
INFO-FLOW: Handling components in module [FIR_filter_Pipeline_VITIS_LOOP_49_1] ... 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_1.compgen.tcl 
INFO-FLOW: Found component FIR_filter_mux_164_24_1_1.
INFO-FLOW: Append model FIR_filter_mux_164_24_1_1
INFO-FLOW: Found component FIR_filter_mul_mul_24s_11ns_35_4_1.
INFO-FLOW: Append model FIR_filter_mul_mul_24s_11ns_35_4_1
INFO-FLOW: Found component FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_1_p_ZL9FIR_coefs_0_ROM_AUTO_1R.
INFO-FLOW: Append model FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_1_p_ZL9FIR_coefs_0_ROM_AUTO_1R
INFO-FLOW: Found component FIR_filter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FIR_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FIR_filter_Pipeline_VITIS_LOOP_49_11] ... 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_11.compgen.tcl 
INFO-FLOW: Found component FIR_filter_mul_mul_24s_13ns_37_4_1.
INFO-FLOW: Append model FIR_filter_mul_mul_24s_13ns_37_4_1
INFO-FLOW: Found component FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_11_p_ZL9FIR_coefs_1_ROM_AUTO_1R.
INFO-FLOW: Append model FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_11_p_ZL9FIR_coefs_1_ROM_AUTO_1R
INFO-FLOW: Found component FIR_filter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FIR_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FIR_filter_Pipeline_VITIS_LOOP_49_12] ... 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_12.compgen.tcl 
INFO-FLOW: Found component FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_12_p_ZL9FIR_coefs_2_ROM_AUTO_1R.
INFO-FLOW: Append model FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_12_p_ZL9FIR_coefs_2_ROM_AUTO_1R
INFO-FLOW: Found component FIR_filter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FIR_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FIR_filter_Pipeline_VITIS_LOOP_49_13] ... 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_13.compgen.tcl 
INFO-FLOW: Found component FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_13_p_ZL9FIR_coefs_3_ROM_AUTO_1R.
INFO-FLOW: Append model FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_13_p_ZL9FIR_coefs_3_ROM_AUTO_1R
INFO-FLOW: Found component FIR_filter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FIR_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FIR_filter_Pipeline_total] ... 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_total.compgen.tcl 
INFO-FLOW: Found component FIR_filter_mux_42_32_1_1.
INFO-FLOW: Append model FIR_filter_mux_42_32_1_1
INFO-FLOW: Found component FIR_filter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FIR_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FIR_filter] ... 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.compgen.tcl 
INFO-FLOW: Found component FIR_filter_regslice_both.
INFO-FLOW: Append model FIR_filter_regslice_both
INFO-FLOW: Found component FIR_filter_regslice_both.
INFO-FLOW: Append model FIR_filter_regslice_both
INFO-FLOW: Append model FIR_filter_Pipeline_VITIS_LOOP_49_1
INFO-FLOW: Append model FIR_filter_Pipeline_VITIS_LOOP_49_11
INFO-FLOW: Append model FIR_filter_Pipeline_VITIS_LOOP_49_12
INFO-FLOW: Append model FIR_filter_Pipeline_VITIS_LOOP_49_13
INFO-FLOW: Append model FIR_filter_Pipeline_total
INFO-FLOW: Append model FIR_filter
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FIR_filter_mux_164_24_1_1 FIR_filter_mul_mul_24s_11ns_35_4_1 FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_1_p_ZL9FIR_coefs_0_ROM_AUTO_1R FIR_filter_flow_control_loop_pipe_sequential_init FIR_filter_mul_mul_24s_13ns_37_4_1 FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_11_p_ZL9FIR_coefs_1_ROM_AUTO_1R FIR_filter_flow_control_loop_pipe_sequential_init FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_12_p_ZL9FIR_coefs_2_ROM_AUTO_1R FIR_filter_flow_control_loop_pipe_sequential_init FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_13_p_ZL9FIR_coefs_3_ROM_AUTO_1R FIR_filter_flow_control_loop_pipe_sequential_init FIR_filter_mux_42_32_1_1 FIR_filter_flow_control_loop_pipe_sequential_init FIR_filter_regslice_both FIR_filter_regslice_both FIR_filter_Pipeline_VITIS_LOOP_49_1 FIR_filter_Pipeline_VITIS_LOOP_49_11 FIR_filter_Pipeline_VITIS_LOOP_49_12 FIR_filter_Pipeline_VITIS_LOOP_49_13 FIR_filter_Pipeline_total FIR_filter
INFO-FLOW: Generating E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model FIR_filter_mux_164_24_1_1
INFO-FLOW: To file: write model FIR_filter_mul_mul_24s_11ns_35_4_1
INFO-FLOW: To file: write model FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_1_p_ZL9FIR_coefs_0_ROM_AUTO_1R
INFO-FLOW: To file: write model FIR_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FIR_filter_mul_mul_24s_13ns_37_4_1
INFO-FLOW: To file: write model FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_11_p_ZL9FIR_coefs_1_ROM_AUTO_1R
INFO-FLOW: To file: write model FIR_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_12_p_ZL9FIR_coefs_2_ROM_AUTO_1R
INFO-FLOW: To file: write model FIR_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_13_p_ZL9FIR_coefs_3_ROM_AUTO_1R
INFO-FLOW: To file: write model FIR_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FIR_filter_mux_42_32_1_1
INFO-FLOW: To file: write model FIR_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FIR_filter_regslice_both
INFO-FLOW: To file: write model FIR_filter_regslice_both
INFO-FLOW: To file: write model FIR_filter_Pipeline_VITIS_LOOP_49_1
INFO-FLOW: To file: write model FIR_filter_Pipeline_VITIS_LOOP_49_11
INFO-FLOW: To file: write model FIR_filter_Pipeline_VITIS_LOOP_49_12
INFO-FLOW: To file: write model FIR_filter_Pipeline_VITIS_LOOP_49_13
INFO-FLOW: To file: write model FIR_filter_Pipeline_total
INFO-FLOW: To file: write model FIR_filter
INFO-FLOW: Generating E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/vhdl' dstVlogDir='E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/vlog' tclDir='E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db' modelList='FIR_filter_mux_164_24_1_1
FIR_filter_mul_mul_24s_11ns_35_4_1
FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_1_p_ZL9FIR_coefs_0_ROM_AUTO_1R
FIR_filter_flow_control_loop_pipe_sequential_init
FIR_filter_mul_mul_24s_13ns_37_4_1
FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_11_p_ZL9FIR_coefs_1_ROM_AUTO_1R
FIR_filter_flow_control_loop_pipe_sequential_init
FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_12_p_ZL9FIR_coefs_2_ROM_AUTO_1R
FIR_filter_flow_control_loop_pipe_sequential_init
FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_13_p_ZL9FIR_coefs_3_ROM_AUTO_1R
FIR_filter_flow_control_loop_pipe_sequential_init
FIR_filter_mux_42_32_1_1
FIR_filter_flow_control_loop_pipe_sequential_init
FIR_filter_regslice_both
FIR_filter_regslice_both
FIR_filter_Pipeline_VITIS_LOOP_49_1
FIR_filter_Pipeline_VITIS_LOOP_49_11
FIR_filter_Pipeline_VITIS_LOOP_49_12
FIR_filter_Pipeline_VITIS_LOOP_49_13
FIR_filter_Pipeline_total
FIR_filter
' expOnly='0'
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/global.setting.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/global.setting.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_1.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_11.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_12.compgen.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_13.compgen.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_total.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.045 seconds; current allocated memory: 236.746 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='FIR_filter_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name FIR_filter
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='FIR_filter_mux_164_24_1_1
FIR_filter_mul_mul_24s_11ns_35_4_1
FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_1_p_ZL9FIR_coefs_0_ROM_AUTO_1R
FIR_filter_flow_control_loop_pipe_sequential_init
FIR_filter_mul_mul_24s_13ns_37_4_1
FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_11_p_ZL9FIR_coefs_1_ROM_AUTO_1R
FIR_filter_flow_control_loop_pipe_sequential_init
FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_12_p_ZL9FIR_coefs_2_ROM_AUTO_1R
FIR_filter_flow_control_loop_pipe_sequential_init
FIR_filter_FIR_filter_Pipeline_VITIS_LOOP_49_13_p_ZL9FIR_coefs_3_ROM_AUTO_1R
FIR_filter_flow_control_loop_pipe_sequential_init
FIR_filter_mux_42_32_1_1
FIR_filter_flow_control_loop_pipe_sequential_init
FIR_filter_regslice_both
FIR_filter_regslice_both
FIR_filter_Pipeline_VITIS_LOOP_49_1
FIR_filter_Pipeline_VITIS_LOOP_49_11
FIR_filter_Pipeline_VITIS_LOOP_49_12
FIR_filter_Pipeline_VITIS_LOOP_49_13
FIR_filter_Pipeline_total
FIR_filter
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/global.setting.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/global.setting.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/top-io-be.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.tbgen.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.rtl_wrap.cfg.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.compgen.dataonly.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_1.tbgen.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_11.tbgen.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_12.tbgen.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_VITIS_LOOP_49_13.tbgen.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter_Pipeline_total.tbgen.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.tbgen.tcl 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/FIR_filter.constraint.tcl 
Execute       sc_get_clocks FIR_filter 
Execute       source E:/ALEX/UNIVERSIDAD/TFG_Workspace/HLS/FIR_v2_opt/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST FIR_filter MODULE2INSTS {FIR_filter FIR_filter FIR_filter_Pipeline_VITIS_LOOP_49_1 grp_FIR_filter_Pipeline_VITIS_LOOP_49_1_fu_207 FIR_filter_Pipeline_VITIS_LOOP_49_11 grp_FIR_filter_Pipeline_VITIS_LOOP_49_11_fu_231 FIR_filter_Pipeline_VITIS_LOOP_49_12 grp_FIR_filter_Pipeline_VITIS_LOOP_49_12_fu_254 FIR_filter_Pipeline_VITIS_LOOP_49_13 grp_FIR_filter_Pipeline_VITIS_LOOP_49_13_fu_277 FIR_filter_Pipeline_total grp_FIR_filter_Pipeline_total_fu_300} INST2MODULE {FIR_filter FIR_filter grp_FIR_filter_Pipeline_VITIS_LOOP_49_1_fu_207 FIR_filter_Pipeline_VITIS_LOOP_49_1 grp_FIR_filter_Pipeline_VITIS_LOOP_49_11_fu_231 FIR_filter_Pipeline_VITIS_LOOP_49_11 grp_FIR_filter_Pipeline_VITIS_LOOP_49_12_fu_254 FIR_filter_Pipeline_VITIS_LOOP_49_12 grp_FIR_filter_Pipeline_VITIS_LOOP_49_13_fu_277 FIR_filter_Pipeline_VITIS_LOOP_49_13 grp_FIR_filter_Pipeline_total_fu_300 FIR_filter_Pipeline_total} INSTDATA {FIR_filter {DEPTH 1 CHILDREN {grp_FIR_filter_Pipeline_VITIS_LOOP_49_1_fu_207 grp_FIR_filter_Pipeline_VITIS_LOOP_49_11_fu_231 grp_FIR_filter_Pipeline_VITIS_LOOP_49_12_fu_254 grp_FIR_filter_Pipeline_VITIS_LOOP_49_13_fu_277 grp_FIR_filter_Pipeline_total_fu_300}} grp_FIR_filter_Pipeline_VITIS_LOOP_49_1_fu_207 {DEPTH 2 CHILDREN {}} grp_FIR_filter_Pipeline_VITIS_LOOP_49_11_fu_231 {DEPTH 2 CHILDREN {}} grp_FIR_filter_Pipeline_VITIS_LOOP_49_12_fu_254 {DEPTH 2 CHILDREN {}} grp_FIR_filter_Pipeline_VITIS_LOOP_49_13_fu_277 {DEPTH 2 CHILDREN {}} grp_FIR_filter_Pipeline_total_fu_300 {DEPTH 2 CHILDREN {}}} MODULEDATA {FIR_filter_Pipeline_VITIS_LOOP_49_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_237_p2 SOURCE FIR_v2_opt/src/FIR.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_11ns_35_4_1_U2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_6 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rhs_fu_354_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:377} VARIABLE rhs LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_373_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_9_fu_387_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE p_Val2_9 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL9FIR_coefs_0_U SOURCE {} VARIABLE p_ZL9FIR_coefs_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 0 URAM 0}} FIR_filter_Pipeline_VITIS_LOOP_49_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_237_p2 SOURCE FIR_v2_opt/src/FIR.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_13ns_37_4_1_U24 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rhs_fu_354_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:377} VARIABLE rhs LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_373_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_7_fu_387_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE p_Val2_7 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL9FIR_coefs_1_U SOURCE {} VARIABLE p_ZL9FIR_coefs_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 0 URAM 0}} FIR_filter_Pipeline_VITIS_LOOP_49_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_237_p2 SOURCE FIR_v2_opt/src/FIR.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_13ns_37_4_1_U45 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_4 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rhs_fu_354_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:377} VARIABLE rhs LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_373_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_5_fu_387_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE p_Val2_5 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL9FIR_coefs_2_U SOURCE {} VARIABLE p_ZL9FIR_coefs_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 0 URAM 0}} FIR_filter_Pipeline_VITIS_LOOP_49_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_237_p2 SOURCE FIR_v2_opt/src/FIR.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_11ns_35_4_1_U65 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_2 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rhs_fu_354_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:377} VARIABLE rhs LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_373_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_3_fu_387_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE p_Val2_3 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL9FIR_coefs_3_U SOURCE {} VARIABLE p_ZL9FIR_coefs_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 0 URAM 0}} FIR_filter_Pipeline_total {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_112_p2 SOURCE FIR_v2_opt/src/FIR.cpp:58 VARIABLE add_ln58 LOOP total BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_143_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V LOOP total BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1_fu_157_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE p_Val2_1 LOOP total BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} FIR_filter {AREA {DSP 4 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.764 seconds; current allocated memory: 241.820 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR_filter.
Execute       syn_report -model FIR_filter -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.00 MHz
Command     autosyn done; 13.483 sec.
Command   csynth_design done; 24.537 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 24.537 seconds; current allocated memory: 157.469 MB.
Command ap_source done; 35.453 sec.
Execute cleanup_all 
