//
// Module mopshub_lib.fifoTXelink_wrap.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 17:43:19 02/26/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module fifoTXelink_wrap( 
   // Port Declarations
   input   wire            rst, 
   input   wire            fifoFLUSH,  // x-link wrapper signal
   input   wire            wr_clk, 
   input   wire            wr_en, 
   input   wire    [17:0]  din,        //DATA = 2bits +16bits
   input   wire            rd_clk, 
   input   wire            rd_en,      // 1 clk trigger feeded from the EPROC_Out block
   output  wire    [9:0]   dout, 
   output  wire            doutRdy, 
   output  wire            full, 
   output  wire            empty, 
   output  wire            prog_full
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire        almost_full;
wire  [9:0] prog_full_thresh_assert;
wire  [9:0] prog_full_thresh_negate;


// Instances 
fifo_to_1K_18bit_wide U_0( 
   .rst                     (fifoFLUSH), 
   .wr_clk                  (wr_clk), 
   .rd_clk                  (rd_clk), 
   .din                     (din), 
   .wr_en                   (wr_en), 
   .rd_en                   (rd_en), 
   .prog_full_thresh_assert (prog_full_thresh_assert), 
   .prog_full_thresh_negate (prog_full_thresh_negate), 
   .dout                    (dout), 
   .full                    (full), 
   .almost_full             (almost_full), 
   .empty                   (empty), 
   .prog_full               (prog_full)
); 


endmodule // fifoTXelink_wrap

