#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jul 29 09:07:59 2024
# Process ID: 9962
# Current directory: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_noip_lvds_stream_0_0_synth_1
# Command line: vivado -log main_design_noip_lvds_stream_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_design_noip_lvds_stream_0_0.tcl
# Log file: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_noip_lvds_stream_0_0_synth_1/main_design_noip_lvds_stream_0_0.vds
# Journal file: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_noip_lvds_stream_0_0_synth_1/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :3200.044 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :24203 MB
#-----------------------------------------------------------
source main_design_noip_lvds_stream_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.910 ; gain = 126.793 ; free physical = 279 ; free virtual = 22613
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/interface_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: main_design_noip_lvds_stream_0_0
Command: synth_design -top main_design_noip_lvds_stream_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Device 21-9227] Part: xc7z020clg400-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10119
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2141.852 ; gain = 411.715 ; free physical = 194 ; free virtual = 21337
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_design_noip_lvds_stream_0_0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_noip_lvds_stream_0_0/synth/main_design_noip_lvds_stream_0_0.vhd:88]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter SENSOR_BIT_LENGTH bound to: 8 - type: integer 
	Parameter IM_WIDTH bound to: 1280 - type: integer 
	Parameter IM_HEIGHT bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'noip_lvds_stream' declared at '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream.vhd:5' bound to instance 'U0' of component 'noip_lvds_stream' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_noip_lvds_stream_0_0/synth/main_design_noip_lvds_stream_0_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'noip_lvds_stream' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream.vhd:62]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'noip_lvds_stream_slave_stream_v1_0_S00_AXIS' declared at '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd:5' bound to instance 'noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst' of component 'noip_lvds_stream_slave_stream_v1_0_S00_AXIS' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream.vhd:224]
INFO: [Synth 8-638] synthesizing module 'noip_lvds_stream_slave_stream_v1_0_S00_AXIS' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd:38]
INFO: [Synth 8-226] default block is never used [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'noip_lvds_stream_slave_stream_v1_0_S00_AXIS' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd:38]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'noip_lvds_stream_master_stream_v1_0_M00_AXIS' declared at '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd:5' bound to instance 'noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst' of component 'noip_lvds_stream_master_stream_v1_0_M00_AXIS' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream.vhd:239]
INFO: [Synth 8-638] synthesizing module 'noip_lvds_stream_master_stream_v1_0_M00_AXIS' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'noip_lvds_stream_master_stream_v1_0_M00_AXIS' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'noip_lvds_stream' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'main_design_noip_lvds_stream_0_0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_noip_lvds_stream_0_0/synth/main_design_noip_lvds_stream_0_0.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element write_pointer_reg was removed.  [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[0].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[1].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[2].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[3].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element image_start_reg was removed.  [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element image_end_reg was removed.  [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream.vhd:317]
WARNING: [Synth 8-6014] Unused sequential element im_column_reg was removed.  [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream.vhd:310]
WARNING: [Synth 8-6014] Unused sequential element im_line_reg was removed.  [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream.vhd:309]
WARNING: [Synth 8-3848] Net trigger0 in module/entity noip_lvds_stream does not have driver. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1ab3/hdl/noip_lvds_stream.vhd:25]
WARNING: [Synth 8-7129] Port image_end in module noip_lvds_stream_master_stream_v1_0_M00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[31] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[30] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[29] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[28] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[27] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[26] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[25] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[24] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[19] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[18] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[17] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[16] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[15] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[14] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[13] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[12] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[11] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[10] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[9] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[8] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[7] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[6] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[5] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[4] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[3] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[2] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[1] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[0] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port trigger0 in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port monitor0 in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port monitor1 in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_full in module noip_lvds_stream is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2232.820 ; gain = 502.684 ; free physical = 265 ; free virtual = 21229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2247.664 ; gain = 517.527 ; free physical = 265 ; free virtual = 21229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2247.664 ; gain = 517.527 ; free physical = 265 ; free virtual = 21229
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2247.664 ; gain = 0.000 ; free physical = 258 ; free virtual = 21223
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.414 ; gain = 0.000 ; free physical = 221 ; free virtual = 21207
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2393.414 ; gain = 0.000 ; free physical = 218 ; free virtual = 21205
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2393.414 ; gain = 663.277 ; free physical = 198 ; free virtual = 21216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 198 ; free virtual = 21215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 199 ; free virtual = 21216
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'noip_lvds_stream_master_stream_v1_0_M00_AXIS'
INFO: [Synth 8-802] inferred FSM for state register 'DState_reg' in module 'noip_lvds_stream'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
                send_img |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'noip_lvds_stream_master_stream_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                aligning |                        000000001 |                             0000
                    idle |                        000000010 |                             0001
              wait_black |                        000000100 |                             0010
               rec_black |                        000001000 |                             0011
               end_black |                        000010000 |                             0100
                  rec_id |                        000100000 |                             0101
                 rec_img |                        001000000 |                             0110
                 wait_ls |                        010000000 |                             0111
                after_fe |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DState_reg' using encoding 'one-hot' in module 'noip_lvds_stream'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 179 ; free virtual = 21200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 18    
	                1 Bit    Registers := 9     
+---Muxes : 
	   9 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 30    
	   5 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port trigger0 in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port monitor0 in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port monitor1 in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_full in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[31] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[30] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[29] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[28] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[27] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[26] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[25] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[24] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[23] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[22] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[21] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[20] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[19] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[18] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[17] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[16] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[15] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[14] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[13] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[12] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[11] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[10] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[9] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[8] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[7] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[6] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[5] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[4] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[3] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[2] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[1] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[0] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tready in module noip_lvds_stream is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (U0/noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/FSM_sequential_State_reg) is unused and will be removed from module main_design_noip_lvds_stream_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 293 ; free virtual = 21185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 281 ; free virtual = 21187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 282 ; free virtual = 21187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 269 ; free virtual = 21180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 259 ; free virtual = 21181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 259 ; free virtual = 21181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 259 ; free virtual = 21181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 259 ; free virtual = 21181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 259 ; free virtual = 21181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 259 ; free virtual = 21181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |     2|
|3     |LUT2   |   115|
|4     |LUT3   |    46|
|5     |LUT4   |    49|
|6     |LUT5   |    48|
|7     |LUT6   |    50|
|8     |FDCE   |   216|
|9     |FDPE   |     1|
|10    |FDRE   |    42|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2401.418 ; gain = 671.281 ; free physical = 259 ; free virtual = 21181
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2401.418 ; gain = 525.531 ; free physical = 258 ; free virtual = 21181
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2401.426 ; gain = 671.281 ; free physical = 258 ; free virtual = 21181
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2401.426 ; gain = 0.000 ; free physical = 254 ; free virtual = 21180
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.445 ; gain = 0.000 ; free physical = 546 ; free virtual = 21478
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 25a1e67
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2457.445 ; gain = 1041.535 ; free physical = 546 ; free virtual = 21477
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1917.361; main = 1576.724; forked = 392.010
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3434.875; main = 2457.449; forked = 1033.453
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.457 ; gain = 0.000 ; free physical = 545 ; free virtual = 21477
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_noip_lvds_stream_0_0_synth_1/main_design_noip_lvds_stream_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP main_design_noip_lvds_stream_0_0, cache-ID = a103e6ea383e5fb7
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.457 ; gain = 0.000 ; free physical = 531 ; free virtual = 21464
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_noip_lvds_stream_0_0_synth_1/main_design_noip_lvds_stream_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_design_noip_lvds_stream_0_0_utilization_synth.rpt -pb main_design_noip_lvds_stream_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 29 09:08:38 2024...
