
F
Command: %s
53*	vivadotcl2

opt_design2default:defaultZ4-113
õ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7a200t2default:defaultZ17-347
ã
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7a200t2default:defaultZ17-349
e
,Running DRC as a precondition to command %s
22*	vivadotcl2

opt_design2default:defaultZ4-22
I

Starting %s Task
103*constraints2
DRC2default:defaultZ18-103
G
Running DRC with %s threads
24*drc2
42default:defaultZ23-27
L
DRC finished with %s
272*project2
0 Errors2default:defaultZ1-461
[
BPlease refer to the DRC report (report_drc) for more information.
274*projectZ1-462
å

%s
*constraints2u
aTime (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1716.477 ; gain = 6.0042default:default
X

Starting %s Task
103*constraints2&
Logic Optimization2default:defaultZ18-103
{

Phase %s%s
101*constraints2
1 2default:default27
#Generate And Synthesize Debug Cores2default:defaultZ18-101
U
Implementing debug core %s...93*	chipscope2
dbg_hub2default:defaultZ16-126
U
Implementing debug core %s...93*	chipscope2
u_ila_02default:defaultZ16-126
ç
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2.
Netlist sorting complete. 2default:default2
00:00:00.102default:default2
00:00:00.102default:default2
1735.4772default:default2
0.0002default:defaultZ17-268
N
BPhase 1 Generate And Synthesize Debug Cores | Checksum: 2dbba0891
*common
á

%s
*constraints2p
\Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 1735.477 ; gain = 19.0002default:default
±
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2É
mpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[1]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
±
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2É
mpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[0]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
∞
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Ç
lpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
±
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2É
mpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
§
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2w
apcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ó
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2j
Tpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ó
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2j
Tpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
<
%Done setting XDC timing constraints.
35*timingZ38-35
`

Phase %s%s
101*constraints2
2 2default:default2
Retarget2default:defaultZ18-101
C
Pushed %s inverter(s).
98*opt2
22default:defaultZ31-138
B
Retargeted %s cell(s).
49*opt2
02default:defaultZ31-49
3
'Phase 2 Retarget | Checksum: 26fe5aad5
*common
á

%s
*constraints2p
\Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 1771.992 ; gain = 55.5162default:default
l

Phase %s%s
101*constraints2
3 2default:default2(
Constant Propagation2default:defaultZ18-101
C
Pushed %s inverter(s).
98*opt2
12default:defaultZ31-138
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
C
Eliminated %s cells.
10*opt2
15712default:defaultZ31-10
?
3Phase 3 Constant Propagation | Checksum: 28c431016
*common
á

%s
*constraints2p
\Time (s): cpu = 00:02:24 ; elapsed = 00:02:26 . Memory (MB): peak = 1771.992 ; gain = 55.5162default:default
]

Phase %s%s
101*constraints2
4 2default:default2
Sweep2default:defaultZ18-101
N
 Eliminated %s unconnected nets.
12*opt2
32162default:defaultZ31-12
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
±
2Failed to create SRL placer macro for cell %s. %s.598*constraints2ú
¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	¡u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
O
!Eliminated %s unconnected cells.
11*opt2
14362default:defaultZ31-11
0
$Phase 4 Sweep | Checksum: 24f64a3ad
*common
á

%s
*constraints2p
\Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1771.992 ; gain = 55.5162default:default
A
5Ending Logic Optimization Task | Checksum: 24f64a3ad
*common
á

%s
*constraints2p
\Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1771.992 ; gain = 55.5162default:default
8
,Implement Debug Cores | Checksum: 2dbba0891
*common
5
)Logic Optimization | Checksum: 32d31ea52
*common
X

Starting %s Task
103*constraints2&
Power Optimization2default:defaultZ18-103
[

Starting %s Task
103*constraints2)
PowerOpt TimerUpdates2default:defaultZ18-103
±
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2É
mpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[1]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
±
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2É
mpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[0]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
∞
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Ç
lpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
±
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2É
mpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
§
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2w
apcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ó
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2j
Tpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ó
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2j
Tpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
<
%Done setting XDC timing constraints.
35*timingZ38-35
D
8Ending PowerOpt TimerUpdates Task | Checksum: 24f64a3ad
*common
á

%s
*constraints2p
\Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1787.672 ; gain = 15.6802default:default
4
Applying IDT optimizations ...
9*pwroptZ34-9
6
Applying ODC optimizations ...
10*pwroptZ34-10


*pwropt
Ú
©WRITE_MODE attribute of %s BRAM(s) out of a total of %s was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
129*pwropt2
82default:default2
212default:defaultZ34-162
[
+Structural ODC has moved %s WE to EN ports
155*pwropt2
02default:defaultZ34-201
°
CNumber of BRAM Ports augmented: %s newly gated: %s Total Ports: %s
65*pwropt2
162default:default2
02default:default2
422default:defaultZ34-65
A
5Ending Power Optimization Task | Checksum: 268f82e4f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1921.688 ; gain = 149.6952default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
æ
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
292default:default2
782default:default2
02default:default2
02default:defaultZ4-41
S
%s completed successfully
29*	vivadotcl2

opt_design2default:defaultZ4-42
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
opt_design: 2default:default2
00:02:352default:default2
00:02:372default:default2
1921.6882default:default2
213.2152default:defaultZ17-268
±
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2É
mpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[1]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
±
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2É
mpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[0]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
∞
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Ç
lpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
±
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2É
mpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
§
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2w
apcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ó
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2j
Tpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ó
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2j
Tpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
<
%Done setting XDC timing constraints.
35*timingZ38-35
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
à
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:00.362default:default2
00:00:00.352default:default2
1921.6912default:default2
0.0002default:defaultZ17-268


End Record