INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/D_mini_lab/D_mini_lab.srcs/sources_1/new/D_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
WARNING: [VRFC 10-1315] redeclaration of ansi port q is not allowed [C:/Users/marwi/Desktop/Code/D_mini_lab/D_mini_lab.srcs/sources_1/new/D_Latch.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/D_mini_lab/D_mini_lab.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
WARNING: [VRFC 10-1315] redeclaration of ansi port q is not allowed [C:/Users/marwi/Desktop/Code/D_mini_lab/D_mini_lab.srcs/sources_1/new/D_FF.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/D_mini_lab/D_mini_lab.srcs/sim_1/new/D_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/D_mini_lab/D_mini_lab.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
