{
    "vlsi.builtins.is_complete": false,
    "vlsi.technology.extra_libraries": [
        {
            "library": {
                "name": "SRAM1RW2048x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW2048x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/home/chipyard/chipyard/vlsi/generated-src/chipyard.harness.TestHarness.TinyRocketConfig/tech-asap7-cache/SRAM1RW2048x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x21",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x21_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/home/chipyard/chipyard/vlsi/generated-src/chipyard.harness.TestHarness.TinyRocketConfig/tech-asap7-cache/SRAM1RW64x21.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/home/chipyard/chipyard/vlsi/generated-src/chipyard.harness.TestHarness.TinyRocketConfig/tech-asap7-cache/SRAM1RW512x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW2048x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW2048x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/home/chipyard/chipyard/vlsi/generated-src/chipyard.harness.TestHarness.TinyRocketConfig/tech-asap7-cache/SRAM1RW2048x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x21",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x21_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/home/chipyard/chipyard/vlsi/generated-src/chipyard.harness.TestHarness.TinyRocketConfig/tech-asap7-cache/SRAM1RW64x21.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/home/chipyard/chipyard/.conda-env/lib/python3.10/site-packages/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/home/chipyard/chipyard/vlsi/generated-src/chipyard.harness.TestHarness.TinyRocketConfig/tech-asap7-cache/SRAM1RW512x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        }
    ],
    "vlsi.technology.extra_libraries_meta": "append"
}