Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Dec 11 09:29:36 2017
| Host         : DESKTOP-F0JIDD9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file bus_timing_summary_routed.rpt -rpx bus_timing_summary_routed.rpx
| Design       : bus
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SW[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[11] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SW[13] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SW[14] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[9] (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: U0/q_reg[24]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/q_reg[0]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/q_reg[0]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/q_reg[0]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/q_reg[2]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/q_reg[2]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/q_reg[2]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/q_reg[3]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/q_reg[3]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/q_reg[3]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/q_reg[0]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/q_reg[0]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/q_reg[0]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/q_reg[1]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/q_reg[1]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/q_reg[1]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/q_reg[2]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/q_reg[2]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/q_reg[2]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/q_reg[3]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/q_reg[3]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/q_reg[3]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/q_reg[0]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/q_reg[0]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/q_reg[0]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/q_reg[1]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/q_reg[1]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/q_reg[1]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/q_reg[2]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/q_reg[2]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/q_reg[2]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/q_reg[3]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/q_reg[3]_LDC/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/q_reg[3]_P/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U4/ram_reg_0_15_0_0/SP/CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U4/ram_reg_0_15_1_1/SP/CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U4/ram_reg_0_15_2_2/SP/CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U4/ram_reg_0_15_3_3/SP/CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.592        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.592        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 U0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.075    U0/clk
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.531 r  U0/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.011    U0/q_reg_n_0_[1]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.685 r  U0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    U0/q_reg[0]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  U0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    U0/q_reg[4]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  U0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    U0/q_reg[8]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  U0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    U0/q_reg[12]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  U0/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    U0/q_reg[16]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  U0/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.255    U0/q_reg[20]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.478 r  U0/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.478    U0/q_reg[24]_i_1_n_7
    SLICE_X1Y73          FDRE                                         r  U0/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.590    14.776    U0/clk
    SLICE_X1Y73          FDRE                                         r  U0/q_reg[24]/C
                         clock pessimism              0.268    15.044    
                         clock uncertainty           -0.035    15.008    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)        0.062    15.070    U0/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 U0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.075    U0/clk
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.531 r  U0/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.011    U0/q_reg_n_0_[1]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.685 r  U0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    U0/q_reg[0]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  U0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    U0/q_reg[4]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  U0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    U0/q_reg[8]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  U0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    U0/q_reg[12]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  U0/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    U0/q_reg[16]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.475 r  U0/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.475    U0/q_reg[20]_i_1_n_6
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.591    14.777    U0/clk
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[21]/C
                         clock pessimism              0.268    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)        0.062    15.071    U0/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 U0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.075    U0/clk
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.531 r  U0/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.011    U0/q_reg_n_0_[1]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.685 r  U0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    U0/q_reg[0]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  U0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    U0/q_reg[4]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  U0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    U0/q_reg[8]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  U0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    U0/q_reg[12]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  U0/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    U0/q_reg[16]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.454 r  U0/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.454    U0/q_reg[20]_i_1_n_4
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.591    14.777    U0/clk
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[23]/C
                         clock pessimism              0.268    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)        0.062    15.071    U0/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  7.617    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 U0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.075    U0/clk
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.531 r  U0/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.011    U0/q_reg_n_0_[1]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.685 r  U0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    U0/q_reg[0]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  U0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    U0/q_reg[4]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  U0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    U0/q_reg[8]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  U0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    U0/q_reg[12]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  U0/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    U0/q_reg[16]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.380 r  U0/q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.380    U0/q_reg[20]_i_1_n_5
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.591    14.777    U0/clk
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[22]/C
                         clock pessimism              0.268    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)        0.062    15.071    U0/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 U0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.075    U0/clk
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.531 r  U0/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.011    U0/q_reg_n_0_[1]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.685 r  U0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    U0/q_reg[0]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  U0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    U0/q_reg[4]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  U0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    U0/q_reg[8]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  U0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    U0/q_reg[12]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  U0/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    U0/q_reg[16]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.364 r  U0/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.364    U0/q_reg[20]_i_1_n_7
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.591    14.777    U0/clk
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[20]/C
                         clock pessimism              0.268    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)        0.062    15.071    U0/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 U0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.075    U0/clk
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.531 r  U0/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.011    U0/q_reg_n_0_[1]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.685 r  U0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    U0/q_reg[0]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  U0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    U0/q_reg[4]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  U0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    U0/q_reg[8]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  U0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    U0/q_reg[12]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.361 r  U0/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.361    U0/q_reg[16]_i_1_n_6
    SLICE_X1Y71          FDRE                                         r  U0/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.593    14.779    U0/clk
    SLICE_X1Y71          FDRE                                         r  U0/q_reg[17]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)        0.062    15.073    U0/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 U0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.075    U0/clk
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.531 r  U0/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.011    U0/q_reg_n_0_[1]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.685 r  U0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    U0/q_reg[0]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  U0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    U0/q_reg[4]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  U0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    U0/q_reg[8]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  U0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    U0/q_reg[12]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.340 r  U0/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.340    U0/q_reg[16]_i_1_n_4
    SLICE_X1Y71          FDRE                                         r  U0/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.593    14.779    U0/clk
    SLICE_X1Y71          FDRE                                         r  U0/q_reg[19]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)        0.062    15.073    U0/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 U0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.075    U0/clk
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.531 r  U0/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.011    U0/q_reg_n_0_[1]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.685 r  U0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    U0/q_reg[0]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  U0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    U0/q_reg[4]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  U0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    U0/q_reg[8]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  U0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    U0/q_reg[12]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.266 r  U0/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.266    U0/q_reg[16]_i_1_n_5
    SLICE_X1Y71          FDRE                                         r  U0/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.593    14.779    U0/clk
    SLICE_X1Y71          FDRE                                         r  U0/q_reg[18]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)        0.062    15.073    U0/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 U0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.075    U0/clk
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.531 r  U0/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.011    U0/q_reg_n_0_[1]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.685 r  U0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    U0/q_reg[0]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  U0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    U0/q_reg[4]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  U0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    U0/q_reg[8]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  U0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    U0/q_reg[12]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.250 r  U0/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.250    U0/q_reg[16]_i_1_n_7
    SLICE_X1Y71          FDRE                                         r  U0/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.593    14.779    U0/clk
    SLICE_X1Y71          FDRE                                         r  U0/q_reg[16]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)        0.062    15.073    U0/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 U0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.075    U0/clk
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.531 r  U0/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.011    U0/q_reg_n_0_[1]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.685 r  U0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    U0/q_reg[0]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  U0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    U0/q_reg[4]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  U0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    U0/q_reg[8]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.247 r  U0/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.247    U0/q_reg[12]_i_1_n_6
    SLICE_X1Y70          FDRE                                         r  U0/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.594    14.780    U0/clk
    SLICE_X1Y70          FDRE                                         r  U0/q_reg[13]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X1Y70          FDRE (Setup_fdre_C_D)        0.062    15.074    U0/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  7.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U0/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.427    U0/clk
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  U0/q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.677    U0/q_reg_n_0_[23]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.785 r  U0/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.785    U0/q_reg[20]_i_1_n_4
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.933    U0/clk
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[23]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.105     1.532    U0/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U0/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.596     1.429    U0/clk
    SLICE_X1Y69          FDRE                                         r  U0/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.570 r  U0/q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.679    U0/q_reg_n_0_[11]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  U0/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    U0/q_reg[8]_i_1_n_4
    SLICE_X1Y69          FDRE                                         r  U0/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     1.936    U0/clk
    SLICE_X1Y69          FDRE                                         r  U0/q_reg[11]/C
                         clock pessimism             -0.506     1.429    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.105     1.534    U0/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.595     1.428    U0/clk
    SLICE_X1Y70          FDRE                                         r  U0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  U0/q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.678    U0/q_reg_n_0_[15]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  U0/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.786    U0/q_reg[12]_i_1_n_4
    SLICE_X1Y70          FDRE                                         r  U0/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     1.935    U0/clk
    SLICE_X1Y70          FDRE                                         r  U0/q_reg[15]/C
                         clock pessimism             -0.506     1.428    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.105     1.533    U0/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U0/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.427    U0/clk
    SLICE_X1Y71          FDRE                                         r  U0/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  U0/q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.677    U0/q_reg_n_0_[19]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.785 r  U0/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.785    U0/q_reg[16]_i_1_n_4
    SLICE_X1Y71          FDRE                                         r  U0/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.865     1.934    U0/clk
    SLICE_X1Y71          FDRE                                         r  U0/q_reg[19]/C
                         clock pessimism             -0.506     1.427    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.105     1.532    U0/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U0/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.431    U0/clk
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.572 r  U0/q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.681    U0/q_reg_n_0_[3]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.789 r  U0/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.789    U0/q_reg[0]_i_1_n_4
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.869     1.938    U0/clk
    SLICE_X1Y67          FDRE                                         r  U0/q_reg[3]/C
                         clock pessimism             -0.506     1.431    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105     1.536    U0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U0/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.430    U0/clk
    SLICE_X1Y68          FDRE                                         r  U0/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.571 r  U0/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.680    U0/q_reg_n_0_[7]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  U0/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    U0/q_reg[4]_i_1_n_4
    SLICE_X1Y68          FDRE                                         r  U0/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.868     1.937    U0/clk
    SLICE_X1Y68          FDRE                                         r  U0/q_reg[7]/C
                         clock pessimism             -0.506     1.430    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.105     1.535    U0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U0/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.427    U0/clk
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  U0/q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.674    U0/q_reg_n_0_[20]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.789 r  U0/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.789    U0/q_reg[20]_i_1_n_7
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.933    U0/clk
    SLICE_X1Y72          FDRE                                         r  U0/q_reg[20]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.105     1.532    U0/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U0/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.595     1.428    U0/clk
    SLICE_X1Y70          FDRE                                         r  U0/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  U0/q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.675    U0/q_reg_n_0_[12]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.790 r  U0/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.790    U0/q_reg[12]_i_1_n_7
    SLICE_X1Y70          FDRE                                         r  U0/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     1.935    U0/clk
    SLICE_X1Y70          FDRE                                         r  U0/q_reg[12]/C
                         clock pessimism             -0.506     1.428    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.105     1.533    U0/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U0/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.430    U0/clk
    SLICE_X1Y68          FDRE                                         r  U0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.571 r  U0/q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.677    U0/q_reg_n_0_[4]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.792 r  U0/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.792    U0/q_reg[4]_i_1_n_7
    SLICE_X1Y68          FDRE                                         r  U0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.868     1.937    U0/clk
    SLICE_X1Y68          FDRE                                         r  U0/q_reg[4]/C
                         clock pessimism             -0.506     1.430    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.105     1.535    U0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.596     1.429    U0/clk
    SLICE_X1Y69          FDRE                                         r  U0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.570 r  U0/q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.676    U0/q_reg_n_0_[8]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.791 r  U0/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.791    U0/q_reg[8]_i_1_n_7
    SLICE_X1Y69          FDRE                                         r  U0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     1.936    U0/clk
    SLICE_X1Y69          FDRE                                         r  U0/q_reg[8]/C
                         clock pessimism             -0.506     1.429    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.105     1.534    U0/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y67     U0/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     U0/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     U0/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70     U0/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70     U0/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70     U0/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70     U0/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71     U0/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71     U0/q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     U0/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     U0/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     U0/q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     U0/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     U0/q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     U0/q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     U0/q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     U0/q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     U0/q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     U0/q_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     U0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     U0/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     U0/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     U0/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     U0/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     U0/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     U0/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     U0/q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     U0/q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     U0/q_reg[18]/C



