{
  "design": {
    "design_info": {
      "boundary_crc": "0x8E342C512049A41A",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../dac_chain.gen/sources_1/bd/DAC_Chain",
      "name": "DAC_Chain",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "dac_resampler_0": ""
    },
    "interface_ports": {
      "S_AXIS": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "DAC_Chain_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      }
    },
    "ports": {
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXIS",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "DAC_Chain_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "dl_en_0": {
        "direction": "I"
      },
      "interp_cycles_0": {
        "direction": "I",
        "left": "23",
        "right": "0"
      }
    },
    "components": {
      "dac_resampler_0": {
        "vlnv": "xilinx.com:module_ref:dac_resampler:1.0",
        "xci_name": "DAC_Chain_dac_resampler_0_0",
        "xci_path": "ip\\DAC_Chain_dac_resampler_0_0\\DAC_Chain_dac_resampler_0_0.xci",
        "inst_hier_path": "dac_resampler_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dac_resampler",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "DAC_Chain_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "DAC_Chain_aclk",
                "value_src": "default_prop"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "axis_aclk:s_axis:m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "axis_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "DAC_Chain_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "dl_en": {
            "direction": "I"
          },
          "interp_cycles": {
            "direction": "I",
            "left": "23",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "s_axis_0_1": {
        "interface_ports": [
          "S_AXIS",
          "dac_resampler_0/s_axis"
        ]
      }
    },
    "nets": {
      "axis_aclk_0_1": {
        "ports": [
          "aclk",
          "dac_resampler_0/axis_aclk"
        ]
      },
      "axis_aresetn_0_1": {
        "ports": [
          "aresetn",
          "dac_resampler_0/axis_aresetn"
        ]
      },
      "dl_en_0_1": {
        "ports": [
          "dl_en_0",
          "dac_resampler_0/dl_en"
        ]
      },
      "interp_cycles_0_1": {
        "ports": [
          "interp_cycles_0",
          "dac_resampler_0/interp_cycles"
        ]
      }
    }
  }
}