<stg><name>matrixmul_accel_core</name>


<trans_list>

<trans id="1020" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="11" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="14" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="50" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="51" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="52" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="72" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="75" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="76" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="78" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="79" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="80" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="82" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="84" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:5 %Ainverse_0 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:6 %Ainverse_1 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:7 %Ainverse_2 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:8 %Ainverse_3 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_3"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:9 %Ainverse_4 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_4"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:10 %Ainverse_5 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_5"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:11 %Ainverse_6 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_6"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:12 %Ainverse_7 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_7"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:13 %Ainverse_8 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_8"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:14 %Ainverse_9 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_9"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:15 %Ainverse_10 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_10"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:16 %Ainverse_11 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_11"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:17 %Ainverse_12 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_12"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:18 %Ainverse_13 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_13"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:19 %Ainverse_14 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_14"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:20 %Ainverse_15 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_15"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:21 %Ainverse_16 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_16"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:22 %Ainverse_17 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_17"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:23 %Ainverse_18 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_18"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:24 %Ainverse_19 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_19"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:25 %Ainverse_20 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_20"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:26 %Ainverse_21 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_21"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:27 %Ainverse_22 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_22"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:28 %Ainverse_23 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_23"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:29 %Ainverse_24 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_24"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:30 %Ainverse_25 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_25"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:31 %Ainverse_26 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_26"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:32 %Ainverse_27 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_27"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:33 %Ainverse_28 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_28"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:34 %Ainverse_29 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_29"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:35 %Ainverse_30 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_30"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:36 %Ainverse_31 = alloca i64

]]></Node>
<StgValue><ssdm name="Ainverse_31"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:37 %mat_a = alloca i64

]]></Node>
<StgValue><ssdm name="mat_a"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:38 %mat_b = alloca i64

]]></Node>
<StgValue><ssdm name="mat_b"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:39 %mat_res = alloca i64

]]></Node>
<StgValue><ssdm name="mat_res"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:40 %br_ln14 = br void %bb86

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb86:0 %indvar_flatten = phi i11, void, i11 %add_ln14_1, void %.split19

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb86:1 %i = phi i6, void, i6 %select_ln14_1, void %.split19

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb86:2 %j = phi i6, void, i6 %add_ln15, void %.split19

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb86:3 %icmp_ln14 = icmp_eq  i11 %indvar_flatten, i11

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb86:4 %add_ln14_1 = add i11 %indvar_flatten, i11

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb86:5 %br_ln14 = br i1 %icmp_ln14, void %.split19, void %bb85.preheader

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split19:0 %add_ln14 = add i6, i6 %i

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split19:3 %icmp_ln15 = icmp_eq  i6 %j, i6

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split19:4 %select_ln14 = select i1 %icmp_ln15, i6, i6 %j

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split19:5 %select_ln14_1 = select i1 %icmp_ln15, i6 %add_ln14, i6 %i

]]></Node>
<StgValue><ssdm name="select_ln14_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="6">
<![CDATA[
.split19:6 %trunc_ln18 = trunc i6 %select_ln14_1

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split19:7 %tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln18, i5

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="6">
<![CDATA[
.split19:8 %zext_ln18 = zext i6 %select_ln14

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split19:9 %add_ln18 = add i10 %zext_ln18, i10 %tmp_cast

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="6">
<![CDATA[
.split19:14 %trunc_ln17 = trunc i6 %select_ln14

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split19:15 %add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln18, i5 %trunc_ln17

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="10">
<![CDATA[
.split19:16 %zext_ln538 = zext i10 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln538"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:17 %input_addr = getelementptr i32 %input_r, i64, i64 %zext_ln538

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="11">
<![CDATA[
.split19:18 %converter = load i11 %input_addr

]]></Node>
<StgValue><ssdm name="converter"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split19:21 %add_ln15 = add i6, i6 %select_ln14

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split19:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @read_a1_read_a2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split19:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="10">
<![CDATA[
.split19:10 %zext_ln18_1 = zext i10 %add_ln18

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:11 %mat_a_addr = getelementptr i32 %mat_a, i64, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="mat_a_addr"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split19:12 %specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln15"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split19:13 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="11">
<![CDATA[
.split19:18 %converter = load i11 %input_addr

]]></Node>
<StgValue><ssdm name="converter"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
.split19:19 %bitcast_ln18 = bitcast i32 %converter

]]></Node>
<StgValue><ssdm name="bitcast_ln18"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split19:20 %store_ln18 = store i32 %bitcast_ln18, i10 %mat_a_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.split19:22 %br_ln0 = br void %bb86

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
bb85.preheader:0 %br_ln24 = br void %bb85

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb85:0 %indvar_flatten6 = phi i11 %add_ln24_1, void %.preheader1, i11, void %bb85.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb85:1 %i_1 = phi i6 %select_ln24_1, void %.preheader1, i6, void %bb85.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb85:2 %j_1 = phi i6 %add_ln25, void %.preheader1, i6, void %bb85.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb85:3 %icmp_ln24 = icmp_eq  i11 %indvar_flatten6, i11

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb85:4 %add_ln24_1 = add i11 %indvar_flatten6, i11

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb85:5 %br_ln24 = br i1 %icmp_ln24, void %.preheader1, void %bb84.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:0 %add_ln24 = add i6, i6 %i_1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:3 %icmp_ln25 = icmp_eq  i6 %j_1, i6

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:4 %select_ln24 = select i1 %icmp_ln25, i6, i6 %j_1

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:5 %select_ln24_1 = select i1 %icmp_ln25, i6 %add_ln24, i6 %i_1

]]></Node>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:6 %trunc_ln28 = trunc i6 %select_ln24_1

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:7 %tmp_5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln28, i5

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="6">
<![CDATA[
.preheader1:8 %zext_ln28 = zext i6 %select_ln24

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:9 %add_ln28 = add i10 %zext_ln28, i10 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:14 %trunc_ln27 = trunc i6 %select_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader1:15 %or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i5, i1, i5 %trunc_ln28, i5 %trunc_ln27

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="11">
<![CDATA[
.preheader1:16 %zext_ln538_1 = zext i11 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln538_1"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:17 %input_addr_1 = getelementptr i32 %input_r, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="11">
<![CDATA[
.preheader1:18 %converter_1 = load i11 %input_addr_1

]]></Node>
<StgValue><ssdm name="converter_1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:21 %add_ln25 = add i6, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @read_b1_read_b2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2 %empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:10 %zext_ln28_1 = zext i10 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:11 %mat_b_addr = getelementptr i32 %mat_b, i64, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="mat_b_addr"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:12 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:13 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="11">
<![CDATA[
.preheader1:18 %converter_1 = load i11 %input_addr_1

]]></Node>
<StgValue><ssdm name="converter_1"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
.preheader1:19 %bitcast_ln28 = bitcast i32 %converter_1

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader1:20 %store_ln28 = store i32 %bitcast_ln28, i10 %mat_b_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:22 %br_ln0 = br void %bb85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
bb84.preheader:0 %br_ln55 = br void %bb84

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb84:0 %indvar_flatten13 = phi i11 %add_ln55_1, void %bb84.split170, i11, void %bb84.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb84:1 %i_2 = phi i6 %select_ln55_1, void %bb84.split170, i6, void %bb84.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb84:2 %j_2 = phi i6 %add_ln56, void %bb84.split170, i6, void %bb84.preheader

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb84:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb84:4 %icmp_ln55 = icmp_eq  i11 %indvar_flatten13, i11

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb84:5 %add_ln55_1 = add i11 %indvar_flatten13, i11

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb84:6 %br_ln55 = br i1 %icmp_ln55, void %_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:0 %add_ln55 = add i6, i6 %i_2

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:3 %icmp_ln56 = icmp_eq  i6 %j_2, i6

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:4 %select_ln55 = select i1 %icmp_ln56, i6, i6 %j_2

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:5 %select_ln55_1 = select i1 %icmp_ln56, i6 %add_ln55, i6 %i_2

]]></Node>
<StgValue><ssdm name="select_ln55_1"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="6">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:6 %trunc_ln55 = trunc i6 %select_ln55_1

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:44 %switch_ln57 = switch i5 %trunc_ln55, void %branch95, i5, void %branch64, i5, void %branch65, i5, void %branch66, i5, void %branch67, i5, void %branch68, i5, void %branch69, i5, void %branch70, i5, void %branch71, i5, void %branch72, i5, void %branch73, i5, void %branch74, i5, void %branch75, i5, void %branch76, i5, void %branch77, i5, void %branch78, i5, void %branch79, i5, void %branch80, i5, void %branch81, i5, void %branch82, i5, void %branch83, i5, void %branch84, i5, void %branch85, i5, void %branch86, i5, void %branch87, i5, void %branch88, i5, void %branch89, i5, void %branch90, i5, void %branch91, i5, void %branch92, i5, void %branch93, i5, void %branch94

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb84.split170:0 %add_ln56 = add i6 %select_ln55, i6

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
bb84.split170:1 %br_ln0 = br void %bb84

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_B_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:2 %empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="6">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:8 %j_2_cast = zext i6 %select_ln55

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:9 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:10 %icmp_ln57 = icmp_eq  i6 %select_ln55_1, i6 %select_ln55

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:11 %select_ln57 = select i1 %icmp_ln57, i32, i32

]]></Node>
<StgValue><ssdm name="select_ln57"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:12 %Ainverse_0_addr = getelementptr i32 %Ainverse_0, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_0_addr"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:13 %Ainverse_1_addr = getelementptr i32 %Ainverse_1, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_1_addr"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:14 %Ainverse_2_addr = getelementptr i32 %Ainverse_2, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_2_addr"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:15 %Ainverse_3_addr = getelementptr i32 %Ainverse_3, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_3_addr"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:16 %Ainverse_4_addr = getelementptr i32 %Ainverse_4, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_4_addr"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:17 %Ainverse_5_addr = getelementptr i32 %Ainverse_5, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_5_addr"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:18 %Ainverse_6_addr = getelementptr i32 %Ainverse_6, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_6_addr"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:19 %Ainverse_7_addr = getelementptr i32 %Ainverse_7, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_7_addr"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:20 %Ainverse_8_addr = getelementptr i32 %Ainverse_8, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_8_addr"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:21 %Ainverse_9_addr = getelementptr i32 %Ainverse_9, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_9_addr"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:22 %Ainverse_10_addr = getelementptr i32 %Ainverse_10, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_10_addr"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:23 %Ainverse_11_addr = getelementptr i32 %Ainverse_11, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_11_addr"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:24 %Ainverse_12_addr = getelementptr i32 %Ainverse_12, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_12_addr"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:25 %Ainverse_13_addr = getelementptr i32 %Ainverse_13, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_13_addr"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:26 %Ainverse_14_addr = getelementptr i32 %Ainverse_14, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_14_addr"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:27 %Ainverse_15_addr = getelementptr i32 %Ainverse_15, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_15_addr"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:28 %Ainverse_16_addr = getelementptr i32 %Ainverse_16, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_16_addr"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:29 %Ainverse_17_addr = getelementptr i32 %Ainverse_17, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_17_addr"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:30 %Ainverse_18_addr = getelementptr i32 %Ainverse_18, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_18_addr"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:31 %Ainverse_19_addr = getelementptr i32 %Ainverse_19, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_19_addr"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:32 %Ainverse_20_addr = getelementptr i32 %Ainverse_20, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_20_addr"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:33 %Ainverse_21_addr = getelementptr i32 %Ainverse_21, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_21_addr"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:34 %Ainverse_22_addr = getelementptr i32 %Ainverse_22, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_22_addr"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:35 %Ainverse_23_addr = getelementptr i32 %Ainverse_23, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_23_addr"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:36 %Ainverse_24_addr = getelementptr i32 %Ainverse_24, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_24_addr"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:37 %Ainverse_25_addr = getelementptr i32 %Ainverse_25, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_25_addr"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:38 %Ainverse_26_addr = getelementptr i32 %Ainverse_26, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_26_addr"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:39 %Ainverse_27_addr = getelementptr i32 %Ainverse_27, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_27_addr"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:40 %Ainverse_28_addr = getelementptr i32 %Ainverse_28, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_28_addr"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:41 %Ainverse_29_addr = getelementptr i32 %Ainverse_29, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_29_addr"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:42 %Ainverse_30_addr = getelementptr i32 %Ainverse_30, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_30_addr"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit:43 %Ainverse_31_addr = getelementptr i32 %Ainverse_31, i64, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="Ainverse_31_addr"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch94:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_30_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch94:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch93:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_29_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch93:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch92:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_28_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch92:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch91:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_27_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch91:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch90:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_26_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch90:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch89:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_25_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch89:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch88:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_24_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch88:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch87:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_23_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch87:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch86:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_22_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch86:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch85:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_21_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch85:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch84:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_20_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch84:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch83:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_19_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch83:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch82:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_18_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch82:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch81:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_17_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch81:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch80:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_16_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch80:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch79:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_15_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch79:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch78:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_14_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch78:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch77:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_13_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch77:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch76:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_12_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch76:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch75:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_11_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch75:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch74:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_10_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch74:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch73:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_9_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch73:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch72:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_8_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch72:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch71:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_7_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch71:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch70:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_6_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch70:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch69:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_5_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch69:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch68:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_4_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch68:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch67:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_3_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch67:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch66:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_2_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch66:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch65:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_1_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
branch65:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch64:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_0_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
branch64:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch95:0 %store_ln57 = store i32 %select_ln57, i5 %Ainverse_31_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
branch95:1 %br_ln57 = br void %bb84.split170

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln61 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0 %indvars_iv17 = phi i6 %indvars_iv_next18, void %._crit_edge.i.loopexit, i6, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvars_iv17"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:1 %colonne = phi i6 %add_ln60, void %._crit_edge.i.loopexit, i6, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="colonne"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:2 %indvars_iv50 = phi i6 %add_ln60_1, void %._crit_edge.i.loopexit, i6, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvars_iv50"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %colonne, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln60 = br i1 %tmp, void %.split10, void %bb80.preheader

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="6">
<![CDATA[
.split10:0 %sext_ln61 = sext i6 %indvars_iv50

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="6">
<![CDATA[
.split10:1 %colonne_cast = zext i6 %colonne

]]></Node>
<StgValue><ssdm name="colonne_cast"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="6">
<![CDATA[
.split10:2 %empty_19 = trunc i6 %colonne

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:3 %tmp_6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_19, i5

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split10:4 %empty_20 = add i10 %colonne_cast, i10 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="10">
<![CDATA[
.split10:5 %p_cast = zext i10 %empty_20

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:6 %mat_a_addr_1 = getelementptr i32 %mat_a, i64, i64 %p_cast

]]></Node>
<StgValue><ssdm name="mat_a_addr_1"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:7 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:8 %add_ln60 = add i6, i6 %colonne

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.split10:9 %tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %indvars_iv17, i5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="69" op_0_bw="11">
<![CDATA[
.split10:10 %sext_ln60 = sext i11 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
.split10:11 %br_ln61 = br void %bb82

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
bb80.preheader:0 %br_ln70 = br void %bb80

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="69" op_0_bw="69" op_1_bw="0" op_2_bw="69" op_3_bw="0">
<![CDATA[
bb82:0 %indvar_flatten23 = phi i69, void %.split10, i69 %add_ln61_2, void %bb82.split105

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
bb82:1 %ligne = phi i64 %sext_ln61, void %.split10, i64 %select_ln61_2, void %bb82.split105

]]></Node>
<StgValue><ssdm name="ligne"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb82:2 %k = phi i6, void %.split10, i6 %add_ln63, void %bb82.split105

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="64">
<![CDATA[
bb82:3 %trunc_ln62 = trunc i64 %ligne

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb82:4 %tmp_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln62, i5

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="69" op_1_bw="69">
<![CDATA[
bb82:6 %icmp_ln61 = icmp_eq  i69 %indvar_flatten23, i69 %sext_ln60

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb82:8 %br_ln61 = br i1 %icmp_ln61, void %bb83, void %._crit_edge.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:0 %add_ln61 = add i64, i64 %ligne

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="64">
<![CDATA[
bb83:1 %trunc_ln62_1 = trunc i64 %add_ln61

]]></Node>
<StgValue><ssdm name="trunc_ln62_1"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb83:2 %tmp_12_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln62_1, i5

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb83:5 %icmp_ln63 = icmp_eq  i6 %k, i6

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb83:6 %select_ln61 = select i1 %icmp_ln63, i6, i6 %k

]]></Node>
<StgValue><ssdm name="select_ln61"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
bb83:7 %select_ln61_1 = select i1 %icmp_ln63, i10 %tmp_12_cast, i10 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="select_ln61_1"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb83:8 %add_ln61_1 = add i10 %colonne_cast, i10 %select_ln61_1

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="6">
<![CDATA[
bb83:20 %zext_ln63 = zext i6 %select_ln61

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:38 %Ainverse_0_addr_2 = getelementptr i32 %Ainverse_0, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_0_addr_2"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="5">
<![CDATA[
bb83:39 %Ainverse_0_load = load i5 %Ainverse_0_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_0_load"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:40 %Ainverse_1_addr_2 = getelementptr i32 %Ainverse_1, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_1_addr_2"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="5">
<![CDATA[
bb83:41 %Ainverse_1_load = load i5 %Ainverse_1_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_1_load"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:42 %Ainverse_2_addr_2 = getelementptr i32 %Ainverse_2, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_2_addr_2"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="5">
<![CDATA[
bb83:43 %Ainverse_2_load = load i5 %Ainverse_2_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_2_load"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:44 %Ainverse_3_addr_2 = getelementptr i32 %Ainverse_3, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_3_addr_2"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="5">
<![CDATA[
bb83:45 %Ainverse_3_load = load i5 %Ainverse_3_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_3_load"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:46 %Ainverse_4_addr_2 = getelementptr i32 %Ainverse_4, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_4_addr_2"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="5">
<![CDATA[
bb83:47 %Ainverse_4_load = load i5 %Ainverse_4_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_4_load"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:48 %Ainverse_5_addr_2 = getelementptr i32 %Ainverse_5, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_5_addr_2"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="5">
<![CDATA[
bb83:49 %Ainverse_5_load = load i5 %Ainverse_5_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_5_load"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:50 %Ainverse_6_addr_2 = getelementptr i32 %Ainverse_6, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_6_addr_2"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="5">
<![CDATA[
bb83:51 %Ainverse_6_load = load i5 %Ainverse_6_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_6_load"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:52 %Ainverse_7_addr_2 = getelementptr i32 %Ainverse_7, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_7_addr_2"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="5">
<![CDATA[
bb83:53 %Ainverse_7_load = load i5 %Ainverse_7_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_7_load"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:54 %Ainverse_8_addr_2 = getelementptr i32 %Ainverse_8, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_8_addr_2"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="5">
<![CDATA[
bb83:55 %Ainverse_8_load = load i5 %Ainverse_8_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_8_load"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:56 %Ainverse_9_addr_2 = getelementptr i32 %Ainverse_9, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_9_addr_2"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="5">
<![CDATA[
bb83:57 %Ainverse_9_load = load i5 %Ainverse_9_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_9_load"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:58 %Ainverse_10_addr_2 = getelementptr i32 %Ainverse_10, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_10_addr_2"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="5">
<![CDATA[
bb83:59 %Ainverse_10_load = load i5 %Ainverse_10_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_10_load"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:60 %Ainverse_11_addr_2 = getelementptr i32 %Ainverse_11, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_11_addr_2"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="5">
<![CDATA[
bb83:61 %Ainverse_11_load = load i5 %Ainverse_11_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_11_load"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:62 %Ainverse_12_addr_2 = getelementptr i32 %Ainverse_12, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_12_addr_2"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="5">
<![CDATA[
bb83:63 %Ainverse_12_load = load i5 %Ainverse_12_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_12_load"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:64 %Ainverse_13_addr_2 = getelementptr i32 %Ainverse_13, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_13_addr_2"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="5">
<![CDATA[
bb83:65 %Ainverse_13_load = load i5 %Ainverse_13_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_13_load"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:66 %Ainverse_14_addr_2 = getelementptr i32 %Ainverse_14, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_14_addr_2"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="5">
<![CDATA[
bb83:67 %Ainverse_14_load = load i5 %Ainverse_14_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_14_load"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:68 %Ainverse_15_addr_2 = getelementptr i32 %Ainverse_15, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_15_addr_2"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="5">
<![CDATA[
bb83:69 %Ainverse_15_load = load i5 %Ainverse_15_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_15_load"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:70 %Ainverse_16_addr_2 = getelementptr i32 %Ainverse_16, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_16_addr_2"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
bb83:71 %Ainverse_16_load = load i5 %Ainverse_16_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_16_load"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:72 %Ainverse_17_addr_2 = getelementptr i32 %Ainverse_17, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_17_addr_2"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="5">
<![CDATA[
bb83:73 %Ainverse_17_load = load i5 %Ainverse_17_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_17_load"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:74 %Ainverse_18_addr_2 = getelementptr i32 %Ainverse_18, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_18_addr_2"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="5">
<![CDATA[
bb83:75 %Ainverse_18_load = load i5 %Ainverse_18_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_18_load"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:76 %Ainverse_19_addr_2 = getelementptr i32 %Ainverse_19, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_19_addr_2"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="5">
<![CDATA[
bb83:77 %Ainverse_19_load = load i5 %Ainverse_19_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_19_load"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:78 %Ainverse_20_addr_2 = getelementptr i32 %Ainverse_20, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_20_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="5">
<![CDATA[
bb83:79 %Ainverse_20_load = load i5 %Ainverse_20_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_20_load"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:80 %Ainverse_21_addr_2 = getelementptr i32 %Ainverse_21, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_21_addr_2"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="5">
<![CDATA[
bb83:81 %Ainverse_21_load = load i5 %Ainverse_21_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_21_load"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:82 %Ainverse_22_addr_2 = getelementptr i32 %Ainverse_22, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_22_addr_2"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="5">
<![CDATA[
bb83:83 %Ainverse_22_load = load i5 %Ainverse_22_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_22_load"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:84 %Ainverse_23_addr_2 = getelementptr i32 %Ainverse_23, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_23_addr_2"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="5">
<![CDATA[
bb83:85 %Ainverse_23_load = load i5 %Ainverse_23_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_23_load"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:86 %Ainverse_24_addr_2 = getelementptr i32 %Ainverse_24, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_24_addr_2"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="5">
<![CDATA[
bb83:87 %Ainverse_24_load = load i5 %Ainverse_24_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_24_load"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:88 %Ainverse_25_addr_2 = getelementptr i32 %Ainverse_25, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_25_addr_2"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="5">
<![CDATA[
bb83:89 %Ainverse_25_load = load i5 %Ainverse_25_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_25_load"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:90 %Ainverse_26_addr_2 = getelementptr i32 %Ainverse_26, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_26_addr_2"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="5">
<![CDATA[
bb83:91 %Ainverse_26_load = load i5 %Ainverse_26_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_26_load"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:92 %Ainverse_27_addr_2 = getelementptr i32 %Ainverse_27, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_27_addr_2"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="5">
<![CDATA[
bb83:93 %Ainverse_27_load = load i5 %Ainverse_27_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_27_load"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:94 %Ainverse_28_addr_2 = getelementptr i32 %Ainverse_28, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_28_addr_2"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="5">
<![CDATA[
bb83:95 %Ainverse_28_load = load i5 %Ainverse_28_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_28_load"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:96 %Ainverse_29_addr_2 = getelementptr i32 %Ainverse_29, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_29_addr_2"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="5">
<![CDATA[
bb83:97 %Ainverse_29_load = load i5 %Ainverse_29_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_29_load"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:98 %Ainverse_30_addr_2 = getelementptr i32 %Ainverse_30, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_30_addr_2"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="5">
<![CDATA[
bb83:99 %Ainverse_30_load = load i5 %Ainverse_30_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_30_load"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:100 %Ainverse_31_addr_2 = getelementptr i32 %Ainverse_31, i64, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="Ainverse_31_addr_2"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="5">
<![CDATA[
bb83:101 %Ainverse_31_load = load i5 %Ainverse_31_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_31_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="406" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
bb82:5 %mat_a_load = load i10 %mat_a_addr_1

]]></Node>
<StgValue><ssdm name="mat_a_load"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="10">
<![CDATA[
bb83:9 %zext_ln62 = zext i10 %add_ln61_1

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:10 %mat_a_addr_2 = getelementptr i32 %mat_a, i64, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="mat_a_addr_2"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="10">
<![CDATA[
bb83:11 %mat_a_load_1 = load i10 %mat_a_addr_2

]]></Node>
<StgValue><ssdm name="mat_a_load_1"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:17 %select_ln61_2 = select i1 %icmp_ln63, i64 %add_ln61, i64 %ligne

]]></Node>
<StgValue><ssdm name="select_ln61_2"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="64">
<![CDATA[
bb83:18 %trunc_ln61 = trunc i64 %select_ln61_2

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="5">
<![CDATA[
bb83:39 %Ainverse_0_load = load i5 %Ainverse_0_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_0_load"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="5">
<![CDATA[
bb83:41 %Ainverse_1_load = load i5 %Ainverse_1_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_1_load"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="5">
<![CDATA[
bb83:43 %Ainverse_2_load = load i5 %Ainverse_2_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_2_load"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="5">
<![CDATA[
bb83:45 %Ainverse_3_load = load i5 %Ainverse_3_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_3_load"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="5">
<![CDATA[
bb83:47 %Ainverse_4_load = load i5 %Ainverse_4_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_4_load"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="5">
<![CDATA[
bb83:49 %Ainverse_5_load = load i5 %Ainverse_5_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_5_load"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="5">
<![CDATA[
bb83:51 %Ainverse_6_load = load i5 %Ainverse_6_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_6_load"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="5">
<![CDATA[
bb83:53 %Ainverse_7_load = load i5 %Ainverse_7_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_7_load"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="5">
<![CDATA[
bb83:55 %Ainverse_8_load = load i5 %Ainverse_8_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_8_load"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="5">
<![CDATA[
bb83:57 %Ainverse_9_load = load i5 %Ainverse_9_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_9_load"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="5">
<![CDATA[
bb83:59 %Ainverse_10_load = load i5 %Ainverse_10_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_10_load"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="5">
<![CDATA[
bb83:61 %Ainverse_11_load = load i5 %Ainverse_11_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_11_load"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="5">
<![CDATA[
bb83:63 %Ainverse_12_load = load i5 %Ainverse_12_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_12_load"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="5">
<![CDATA[
bb83:65 %Ainverse_13_load = load i5 %Ainverse_13_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_13_load"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="5">
<![CDATA[
bb83:67 %Ainverse_14_load = load i5 %Ainverse_14_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_14_load"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="5">
<![CDATA[
bb83:69 %Ainverse_15_load = load i5 %Ainverse_15_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_15_load"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
bb83:71 %Ainverse_16_load = load i5 %Ainverse_16_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_16_load"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="5">
<![CDATA[
bb83:73 %Ainverse_17_load = load i5 %Ainverse_17_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_17_load"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="5">
<![CDATA[
bb83:75 %Ainverse_18_load = load i5 %Ainverse_18_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_18_load"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="5">
<![CDATA[
bb83:77 %Ainverse_19_load = load i5 %Ainverse_19_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_19_load"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="5">
<![CDATA[
bb83:79 %Ainverse_20_load = load i5 %Ainverse_20_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_20_load"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="5">
<![CDATA[
bb83:81 %Ainverse_21_load = load i5 %Ainverse_21_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_21_load"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="5">
<![CDATA[
bb83:83 %Ainverse_22_load = load i5 %Ainverse_22_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_22_load"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="5">
<![CDATA[
bb83:85 %Ainverse_23_load = load i5 %Ainverse_23_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_23_load"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="5">
<![CDATA[
bb83:87 %Ainverse_24_load = load i5 %Ainverse_24_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_24_load"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="5">
<![CDATA[
bb83:89 %Ainverse_25_load = load i5 %Ainverse_25_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_25_load"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="5">
<![CDATA[
bb83:91 %Ainverse_26_load = load i5 %Ainverse_26_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_26_load"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="5">
<![CDATA[
bb83:93 %Ainverse_27_load = load i5 %Ainverse_27_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_27_load"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="5">
<![CDATA[
bb83:95 %Ainverse_28_load = load i5 %Ainverse_28_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_28_load"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="5">
<![CDATA[
bb83:97 %Ainverse_29_load = load i5 %Ainverse_29_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_29_load"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="5">
<![CDATA[
bb83:99 %Ainverse_30_load = load i5 %Ainverse_30_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_30_load"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="5">
<![CDATA[
bb83:101 %Ainverse_31_load = load i5 %Ainverse_31_addr_2

]]></Node>
<StgValue><ssdm name="Ainverse_31_load"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
bb83:102 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.32float.i5, i32 %Ainverse_0_load, i32 %Ainverse_1_load, i32 %Ainverse_2_load, i32 %Ainverse_3_load, i32 %Ainverse_4_load, i32 %Ainverse_5_load, i32 %Ainverse_6_load, i32 %Ainverse_7_load, i32 %Ainverse_8_load, i32 %Ainverse_9_load, i32 %Ainverse_10_load, i32 %Ainverse_11_load, i32 %Ainverse_12_load, i32 %Ainverse_13_load, i32 %Ainverse_14_load, i32 %Ainverse_15_load, i32 %Ainverse_16_load, i32 %Ainverse_17_load, i32 %Ainverse_18_load, i32 %Ainverse_19_load, i32 %Ainverse_20_load, i32 %Ainverse_21_load, i32 %Ainverse_22_load, i32 %Ainverse_23_load, i32 %Ainverse_24_load, i32 %Ainverse_25_load, i32 %Ainverse_26_load, i32 %Ainverse_27_load, i32 %Ainverse_28_load, i32 %Ainverse_29_load, i32 %Ainverse_30_load, i32 %Ainverse_31_load, i5 %empty_19

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
bb83:105 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.32float.i5, i32 %Ainverse_0_load, i32 %Ainverse_1_load, i32 %Ainverse_2_load, i32 %Ainverse_3_load, i32 %Ainverse_4_load, i32 %Ainverse_5_load, i32 %Ainverse_6_load, i32 %Ainverse_7_load, i32 %Ainverse_8_load, i32 %Ainverse_9_load, i32 %Ainverse_10_load, i32 %Ainverse_11_load, i32 %Ainverse_12_load, i32 %Ainverse_13_load, i32 %Ainverse_14_load, i32 %Ainverse_15_load, i32 %Ainverse_16_load, i32 %Ainverse_17_load, i32 %Ainverse_18_load, i32 %Ainverse_19_load, i32 %Ainverse_20_load, i32 %Ainverse_21_load, i32 %Ainverse_22_load, i32 %Ainverse_23_load, i32 %Ainverse_24_load, i32 %Ainverse_25_load, i32 %Ainverse_26_load, i32 %Ainverse_27_load, i32 %Ainverse_28_load, i32 %Ainverse_29_load, i32 %Ainverse_30_load, i32 %Ainverse_31_load, i5 %trunc_ln61

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
bb83:109 %switch_ln65 = switch i5 %trunc_ln61, void %branch63, i5, void %branch32, i5, void %branch33, i5, void %branch34, i5, void %branch35, i5, void %branch36, i5, void %branch37, i5, void %branch38, i5, void %branch39, i5, void %branch40, i5, void %branch41, i5, void %branch42, i5, void %branch43, i5, void %branch44, i5, void %branch45, i5, void %branch46, i5, void %branch47, i5, void %branch48, i5, void %branch49, i5, void %branch50, i5, void %branch51, i5, void %branch52, i5, void %branch53, i5, void %branch54, i5, void %branch55, i5, void %branch56, i5, void %branch57, i5, void %branch58, i5, void %branch59, i5, void %branch60, i5, void %branch61, i5, void %branch62

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="447" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
bb82:5 %mat_a_load = load i10 %mat_a_addr_1

]]></Node>
<StgValue><ssdm name="mat_a_load"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="69" op_0_bw="69" op_1_bw="69">
<![CDATA[
bb82:7 %add_ln61_2 = add i69, i69 %indvar_flatten23

]]></Node>
<StgValue><ssdm name="add_ln61_2"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="10">
<![CDATA[
bb83:11 %mat_a_load_1 = load i10 %mat_a_addr_2

]]></Node>
<StgValue><ssdm name="mat_a_load_1"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
bb83:12 %bitcast_ln61 = bitcast i32 %mat_a_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln61"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:13 %xor_ln61 = xor i32 %bitcast_ln61, i32

]]></Node>
<StgValue><ssdm name="xor_ln61"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb83:19 %tmp_14_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln61, i5

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="6">
<![CDATA[
bb83:21 %zext_ln64 = zext i6 %select_ln61

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb83:22 %add_ln64 = add i10 %zext_ln64, i10 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="10">
<![CDATA[
bb83:23 %zext_ln64_1 = zext i10 %add_ln64

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:24 %mat_a_addr_3 = getelementptr i32 %mat_a, i64, i64 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="mat_a_addr_3"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb83:25 %add_ln64_1 = add i10 %zext_ln64, i10 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="10">
<![CDATA[
bb83:26 %zext_ln64_2 = zext i10 %add_ln64_1

]]></Node>
<StgValue><ssdm name="zext_ln64_2"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb83:27 %mat_a_addr_5 = getelementptr i32 %mat_a, i64, i64 %zext_ln64_2

]]></Node>
<StgValue><ssdm name="mat_a_addr_5"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="10">
<![CDATA[
bb83:30 %mat_a_load_2 = load i10 %mat_a_addr_3

]]></Node>
<StgValue><ssdm name="mat_a_load_2"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="10">
<![CDATA[
bb83:33 %mat_a_load_3 = load i10 %mat_a_addr_5

]]></Node>
<StgValue><ssdm name="mat_a_load_3"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="32">
<![CDATA[
bb83:103 %conv34_i = fpext i32 %tmp_1

]]></Node>
<StgValue><ssdm name="conv34_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="463" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
bb83:14 %bitcast_ln61_1 = bitcast i32 %xor_ln61

]]></Node>
<StgValue><ssdm name="bitcast_ln61_1"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="10">
<![CDATA[
bb83:30 %mat_a_load_2 = load i10 %mat_a_addr_3

]]></Node>
<StgValue><ssdm name="mat_a_load_2"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="10">
<![CDATA[
bb83:33 %mat_a_load_3 = load i10 %mat_a_addr_5

]]></Node>
<StgValue><ssdm name="mat_a_load_3"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="32">
<![CDATA[
bb83:103 %conv34_i = fpext i32 %tmp_1

]]></Node>
<StgValue><ssdm name="conv34_i"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="32">
<![CDATA[
bb83:106 %conv40_i = fpext i32 %tmp_2

]]></Node>
<StgValue><ssdm name="conv40_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="469" st_id="16" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="32">
<![CDATA[
bb83:31 %conv23_i = fpext i32 %mat_a_load_2

]]></Node>
<StgValue><ssdm name="conv23_i"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="32">
<![CDATA[
bb83:106 %conv40_i = fpext i32 %tmp_2

]]></Node>
<StgValue><ssdm name="conv40_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="472" st_id="17" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="32">
<![CDATA[
bb83:31 %conv23_i = fpext i32 %mat_a_load_2

]]></Node>
<StgValue><ssdm name="conv23_i"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="32">
<![CDATA[
bb83:34 %conv28_i = fpext i32 %mat_a_load_3

]]></Node>
<StgValue><ssdm name="conv28_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="475" st_id="18" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="32">
<![CDATA[
bb83:34 %conv28_i = fpext i32 %mat_a_load_3

]]></Node>
<StgValue><ssdm name="conv28_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="477" st_id="19" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="478" st_id="20" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="479" st_id="21" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="480" st_id="22" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="481" st_id="23" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="482" st_id="24" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="483" st_id="25" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="484" st_id="26" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="485" st_id="27" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="486" st_id="28" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="487" st_id="29" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="488" st_id="30" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb83:15 %factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="factor_mid2_v"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="489" st_id="31" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="32">
<![CDATA[
bb83:16 %factor_mid2 = fpext i32 %factor_mid2_v

]]></Node>
<StgValue><ssdm name="factor_mid2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="490" st_id="32" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="32">
<![CDATA[
bb83:16 %factor_mid2 = fpext i32 %factor_mid2_v

]]></Node>
<StgValue><ssdm name="factor_mid2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="491" st_id="33" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:32 %mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="492" st_id="34" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:32 %mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="493" st_id="34" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:104 %mul35_i = dmul i64 %factor_mid2, i64 %conv34_i

]]></Node>
<StgValue><ssdm name="mul35_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="494" st_id="35" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:32 %mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="495" st_id="35" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:104 %mul35_i = dmul i64 %factor_mid2, i64 %conv34_i

]]></Node>
<StgValue><ssdm name="mul35_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="496" st_id="36" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:32 %mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="497" st_id="36" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:104 %mul35_i = dmul i64 %factor_mid2, i64 %conv34_i

]]></Node>
<StgValue><ssdm name="mul35_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="498" st_id="37" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:32 %mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="499" st_id="37" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:104 %mul35_i = dmul i64 %factor_mid2, i64 %conv34_i

]]></Node>
<StgValue><ssdm name="mul35_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="500" st_id="38" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:32 %mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="501" st_id="38" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:104 %mul35_i = dmul i64 %factor_mid2, i64 %conv34_i

]]></Node>
<StgValue><ssdm name="mul35_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="502" st_id="39" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:32 %mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="503" st_id="39" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:104 %mul35_i = dmul i64 %factor_mid2, i64 %conv34_i

]]></Node>
<StgValue><ssdm name="mul35_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="504" st_id="40" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:35 %add_i7 = dadd i64 %conv28_i, i64 %mul_i6

]]></Node>
<StgValue><ssdm name="add_i7"/></StgValue>
</operation>

<operation id="505" st_id="40" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:104 %mul35_i = dmul i64 %factor_mid2, i64 %conv34_i

]]></Node>
<StgValue><ssdm name="mul35_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="506" st_id="41" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:35 %add_i7 = dadd i64 %conv28_i, i64 %mul_i6

]]></Node>
<StgValue><ssdm name="add_i7"/></StgValue>
</operation>

<operation id="507" st_id="41" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:107 %add41_i = dadd i64 %conv40_i, i64 %mul35_i

]]></Node>
<StgValue><ssdm name="add41_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="508" st_id="42" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:35 %add_i7 = dadd i64 %conv28_i, i64 %mul_i6

]]></Node>
<StgValue><ssdm name="add_i7"/></StgValue>
</operation>

<operation id="509" st_id="42" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:107 %add41_i = dadd i64 %conv40_i, i64 %mul35_i

]]></Node>
<StgValue><ssdm name="add41_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="510" st_id="43" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:35 %add_i7 = dadd i64 %conv28_i, i64 %mul_i6

]]></Node>
<StgValue><ssdm name="add_i7"/></StgValue>
</operation>

<operation id="511" st_id="43" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:107 %add41_i = dadd i64 %conv40_i, i64 %mul35_i

]]></Node>
<StgValue><ssdm name="add41_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="512" st_id="44" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:35 %add_i7 = dadd i64 %conv28_i, i64 %mul_i6

]]></Node>
<StgValue><ssdm name="add_i7"/></StgValue>
</operation>

<operation id="513" st_id="44" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:107 %add41_i = dadd i64 %conv40_i, i64 %mul35_i

]]></Node>
<StgValue><ssdm name="add41_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="514" st_id="45" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:35 %add_i7 = dadd i64 %conv28_i, i64 %mul_i6

]]></Node>
<StgValue><ssdm name="add_i7"/></StgValue>
</operation>

<operation id="515" st_id="45" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:107 %add41_i = dadd i64 %conv40_i, i64 %mul35_i

]]></Node>
<StgValue><ssdm name="add41_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="516" st_id="46" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:35 %add_i7 = dadd i64 %conv28_i, i64 %mul_i6

]]></Node>
<StgValue><ssdm name="add_i7"/></StgValue>
</operation>

<operation id="517" st_id="46" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:107 %add41_i = dadd i64 %conv40_i, i64 %mul35_i

]]></Node>
<StgValue><ssdm name="add41_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="518" st_id="47" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="64">
<![CDATA[
bb83:36 %conv29_i = fptrunc i64 %add_i7

]]></Node>
<StgValue><ssdm name="conv29_i"/></StgValue>
</operation>

<operation id="519" st_id="47" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb83:107 %add41_i = dadd i64 %conv40_i, i64 %mul35_i

]]></Node>
<StgValue><ssdm name="add41_i"/></StgValue>
</operation>

<operation id="520" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch62:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="521" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch61:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="522" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch60:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="523" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch59:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="524" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch58:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="525" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch57:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="526" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch56:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="527" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch55:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="528" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch54:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="529" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch53:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="530" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch52:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="531" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch51:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="532" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch50:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="533" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch49:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="534" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch48:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="535" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch47:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="536" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch46:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="537" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch45:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="538" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch44:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="539" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch43:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="540" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch42:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="541" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch41:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="542" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
branch40:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="543" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch39:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="544" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch38:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="545" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch37:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="546" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch36:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="547" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch35:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="548" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch34:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="549" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch33:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="550" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch32:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="551" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln61" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch63:1 %br_ln65 = br void %bb82.split105

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="552" st_id="48" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="64">
<![CDATA[
bb83:36 %conv29_i = fptrunc i64 %add_i7

]]></Node>
<StgValue><ssdm name="conv29_i"/></StgValue>
</operation>

<operation id="553" st_id="48" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="64">
<![CDATA[
bb83:108 %conv42_i = fptrunc i64 %add41_i

]]></Node>
<StgValue><ssdm name="conv42_i"/></StgValue>
</operation>

<operation id="554" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb82.split105:0 %add_ln63 = add i6 %select_ln61, i6

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="555" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
bb82.split105:1 %br_ln0 = br void %bb82

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="556" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb83:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_E_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="557" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb83:4 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="558" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb83:28 %specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln63"/></StgValue>
</operation>

<operation id="559" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb83:29 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="560" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
bb83:37 %store_ln64 = store i32 %conv29_i, i10 %mat_a_addr_5, i32 %mat_a_load_3, i32 %mat_a_load_1, i32 %mat_a_load

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="561" st_id="49" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="64">
<![CDATA[
bb83:108 %conv42_i = fptrunc i64 %add41_i

]]></Node>
<StgValue><ssdm name="conv42_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="562" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch62:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_30_addr_2, i32 %Ainverse_30_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="563" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch61:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_29_addr_2, i32 %Ainverse_29_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="564" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch60:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_28_addr_2, i32 %Ainverse_28_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="565" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch59:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_27_addr_2, i32 %Ainverse_27_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="566" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch58:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_26_addr_2, i32 %Ainverse_26_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="567" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch57:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_25_addr_2, i32 %Ainverse_25_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="568" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch56:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_24_addr_2, i32 %Ainverse_24_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="569" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch55:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_23_addr_2, i32 %Ainverse_23_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="570" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch54:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_22_addr_2, i32 %Ainverse_22_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="571" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch53:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_21_addr_2, i32 %Ainverse_21_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="572" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch52:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_20_addr_2, i32 %Ainverse_20_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="573" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch51:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_19_addr_2, i32 %Ainverse_19_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="574" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch50:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_18_addr_2, i32 %Ainverse_18_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="575" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch49:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_17_addr_2, i32 %Ainverse_17_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="576" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch48:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_16_addr_2, i32 %Ainverse_16_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="577" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch47:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_15_addr_2, i32 %Ainverse_15_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="578" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch46:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_14_addr_2, i32 %Ainverse_14_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="579" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch45:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_13_addr_2, i32 %Ainverse_13_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="580" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch44:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_12_addr_2, i32 %Ainverse_12_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="581" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch43:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_11_addr_2, i32 %Ainverse_11_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="582" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch42:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_10_addr_2, i32 %Ainverse_10_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="583" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch41:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_9_addr_2, i32 %Ainverse_9_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="584" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch40:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_8_addr_2, i32 %Ainverse_8_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="585" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch39:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_7_addr_2, i32 %Ainverse_7_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="586" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch38:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_6_addr_2, i32 %Ainverse_6_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="587" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch37:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_5_addr_2, i32 %Ainverse_5_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="588" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch36:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_4_addr_2, i32 %Ainverse_4_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="589" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch35:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_3_addr_2, i32 %Ainverse_3_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="590" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch34:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_2_addr_2, i32 %Ainverse_2_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="591" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch33:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_1_addr_2, i32 %Ainverse_1_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="592" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch32:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_0_addr_2, i32 %Ainverse_0_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="593" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln61" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch63:0 %store_ln65 = store i32 %conv42_i, i5 %Ainverse_31_addr_2, i32 %Ainverse_31_load

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="594" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i.loopexit:0 %add_ln60_1 = add i6 %indvars_iv50, i6

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="595" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i.loopexit:1 %indvars_iv_next18 = add i6 %indvars_iv17, i6

]]></Node>
<StgValue><ssdm name="indvars_iv_next18"/></StgValue>
</operation>

<operation id="596" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.loopexit:2 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="597" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb80:0 %indvar_flatten31 = phi i11 %add_ln69_1, void %bb80.split72, i11, void %bb80.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten31"/></StgValue>
</operation>

<operation id="598" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb80:1 %i_3 = phi i6 %select_ln69_1, void %bb80.split72, i6, void %bb80.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="599" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb80:2 %j_3 = phi i6 %add_ln71, void %bb80.split72, i6, void %bb80.preheader

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="600" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="6">
<![CDATA[
bb80:3 %zext_ln70 = zext i6 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="601" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="5" op_0_bw="6">
<![CDATA[
bb80:4 %trunc_ln70 = trunc i6 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="602" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb80:5 %tmp_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln70, i5

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="603" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb80:6 %add_ln70 = add i10 %zext_ln70, i10 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="604" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb80:7 %icmp_ln69 = icmp_eq  i11 %indvar_flatten31, i11

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="605" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb80:8 %add_ln69_1 = add i11, i11 %indvar_flatten31

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="606" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb80:9 %br_ln69 = br i1 %icmp_ln69, void %bb81, void %bb79.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="607" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb81:0 %add_ln69 = add i6, i6 %i_3

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="608" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb81:3 %icmp_ln71 = icmp_eq  i6 %j_3, i6

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="609" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb81:4 %select_ln69 = select i1 %icmp_ln71, i6, i6 %j_3

]]></Node>
<StgValue><ssdm name="select_ln69"/></StgValue>
</operation>

<operation id="610" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="6">
<![CDATA[
bb81:5 %zext_ln70_1 = zext i6 %add_ln69

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="611" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="6">
<![CDATA[
bb81:6 %trunc_ln70_1 = trunc i6 %add_ln69

]]></Node>
<StgValue><ssdm name="trunc_ln70_1"/></StgValue>
</operation>

<operation id="612" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb81:7 %tmp_15_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln70_1, i5

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="613" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb81:8 %add_ln70_1 = add i10 %tmp_15_cast, i10 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="614" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
bb81:12 %select_ln69_2 = select i1 %icmp_ln71, i10 %add_ln70_1, i10 %add_ln70

]]></Node>
<StgValue><ssdm name="select_ln69_2"/></StgValue>
</operation>

<operation id="615" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="6">
<![CDATA[
bb81:16 %zext_ln71 = zext i6 %select_ln69

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="616" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:26 %Ainverse_0_addr_1 = getelementptr i32 %Ainverse_0, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_0_addr_1"/></StgValue>
</operation>

<operation id="617" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:27 %Ainverse_1_addr_1 = getelementptr i32 %Ainverse_1, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_1_addr_1"/></StgValue>
</operation>

<operation id="618" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:28 %Ainverse_2_addr_1 = getelementptr i32 %Ainverse_2, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_2_addr_1"/></StgValue>
</operation>

<operation id="619" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:29 %Ainverse_3_addr_1 = getelementptr i32 %Ainverse_3, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_3_addr_1"/></StgValue>
</operation>

<operation id="620" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:30 %Ainverse_4_addr_1 = getelementptr i32 %Ainverse_4, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_4_addr_1"/></StgValue>
</operation>

<operation id="621" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:31 %Ainverse_5_addr_1 = getelementptr i32 %Ainverse_5, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_5_addr_1"/></StgValue>
</operation>

<operation id="622" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:32 %Ainverse_6_addr_1 = getelementptr i32 %Ainverse_6, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_6_addr_1"/></StgValue>
</operation>

<operation id="623" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:33 %Ainverse_7_addr_1 = getelementptr i32 %Ainverse_7, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_7_addr_1"/></StgValue>
</operation>

<operation id="624" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:34 %Ainverse_8_addr_1 = getelementptr i32 %Ainverse_8, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_8_addr_1"/></StgValue>
</operation>

<operation id="625" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:35 %Ainverse_9_addr_1 = getelementptr i32 %Ainverse_9, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_9_addr_1"/></StgValue>
</operation>

<operation id="626" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:36 %Ainverse_10_addr_1 = getelementptr i32 %Ainverse_10, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_10_addr_1"/></StgValue>
</operation>

<operation id="627" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:37 %Ainverse_11_addr_1 = getelementptr i32 %Ainverse_11, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_11_addr_1"/></StgValue>
</operation>

<operation id="628" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:38 %Ainverse_12_addr_1 = getelementptr i32 %Ainverse_12, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_12_addr_1"/></StgValue>
</operation>

<operation id="629" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:39 %Ainverse_13_addr_1 = getelementptr i32 %Ainverse_13, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_13_addr_1"/></StgValue>
</operation>

<operation id="630" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:40 %Ainverse_14_addr_1 = getelementptr i32 %Ainverse_14, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_14_addr_1"/></StgValue>
</operation>

<operation id="631" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:41 %Ainverse_15_addr_1 = getelementptr i32 %Ainverse_15, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_15_addr_1"/></StgValue>
</operation>

<operation id="632" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:42 %Ainverse_16_addr_1 = getelementptr i32 %Ainverse_16, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_16_addr_1"/></StgValue>
</operation>

<operation id="633" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:43 %Ainverse_17_addr_1 = getelementptr i32 %Ainverse_17, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_17_addr_1"/></StgValue>
</operation>

<operation id="634" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:44 %Ainverse_18_addr_1 = getelementptr i32 %Ainverse_18, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_18_addr_1"/></StgValue>
</operation>

<operation id="635" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:45 %Ainverse_19_addr_1 = getelementptr i32 %Ainverse_19, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_19_addr_1"/></StgValue>
</operation>

<operation id="636" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:46 %Ainverse_20_addr_1 = getelementptr i32 %Ainverse_20, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_20_addr_1"/></StgValue>
</operation>

<operation id="637" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:47 %Ainverse_21_addr_1 = getelementptr i32 %Ainverse_21, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_21_addr_1"/></StgValue>
</operation>

<operation id="638" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:48 %Ainverse_22_addr_1 = getelementptr i32 %Ainverse_22, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_22_addr_1"/></StgValue>
</operation>

<operation id="639" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:49 %Ainverse_23_addr_1 = getelementptr i32 %Ainverse_23, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_23_addr_1"/></StgValue>
</operation>

<operation id="640" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:50 %Ainverse_24_addr_1 = getelementptr i32 %Ainverse_24, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_24_addr_1"/></StgValue>
</operation>

<operation id="641" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:51 %Ainverse_25_addr_1 = getelementptr i32 %Ainverse_25, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_25_addr_1"/></StgValue>
</operation>

<operation id="642" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:52 %Ainverse_26_addr_1 = getelementptr i32 %Ainverse_26, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_26_addr_1"/></StgValue>
</operation>

<operation id="643" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:53 %Ainverse_27_addr_1 = getelementptr i32 %Ainverse_27, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_27_addr_1"/></StgValue>
</operation>

<operation id="644" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:54 %Ainverse_28_addr_1 = getelementptr i32 %Ainverse_28, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_28_addr_1"/></StgValue>
</operation>

<operation id="645" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:55 %Ainverse_29_addr_1 = getelementptr i32 %Ainverse_29, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_29_addr_1"/></StgValue>
</operation>

<operation id="646" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:56 %Ainverse_30_addr_1 = getelementptr i32 %Ainverse_30, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_30_addr_1"/></StgValue>
</operation>

<operation id="647" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:57 %Ainverse_31_addr_1 = getelementptr i32 %Ainverse_31, i64, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="Ainverse_31_addr_1"/></StgValue>
</operation>

<operation id="648" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="5">
<![CDATA[
bb81:58 %Ainverse_0_load_1 = load i5 %Ainverse_0_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_0_load_1"/></StgValue>
</operation>

<operation id="649" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="5">
<![CDATA[
bb81:59 %Ainverse_1_load_1 = load i5 %Ainverse_1_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_1_load_1"/></StgValue>
</operation>

<operation id="650" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="5">
<![CDATA[
bb81:60 %Ainverse_2_load_1 = load i5 %Ainverse_2_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_2_load_1"/></StgValue>
</operation>

<operation id="651" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="5">
<![CDATA[
bb81:61 %Ainverse_3_load_1 = load i5 %Ainverse_3_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_3_load_1"/></StgValue>
</operation>

<operation id="652" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="5">
<![CDATA[
bb81:62 %Ainverse_4_load_1 = load i5 %Ainverse_4_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_4_load_1"/></StgValue>
</operation>

<operation id="653" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="5">
<![CDATA[
bb81:63 %Ainverse_5_load_1 = load i5 %Ainverse_5_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_5_load_1"/></StgValue>
</operation>

<operation id="654" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="5">
<![CDATA[
bb81:64 %Ainverse_6_load_1 = load i5 %Ainverse_6_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_6_load_1"/></StgValue>
</operation>

<operation id="655" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="5">
<![CDATA[
bb81:65 %Ainverse_7_load_1 = load i5 %Ainverse_7_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_7_load_1"/></StgValue>
</operation>

<operation id="656" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="5">
<![CDATA[
bb81:66 %Ainverse_8_load_1 = load i5 %Ainverse_8_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_8_load_1"/></StgValue>
</operation>

<operation id="657" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
bb81:67 %Ainverse_9_load_1 = load i5 %Ainverse_9_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_9_load_1"/></StgValue>
</operation>

<operation id="658" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="5">
<![CDATA[
bb81:68 %Ainverse_10_load_1 = load i5 %Ainverse_10_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_10_load_1"/></StgValue>
</operation>

<operation id="659" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="5">
<![CDATA[
bb81:69 %Ainverse_11_load_1 = load i5 %Ainverse_11_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_11_load_1"/></StgValue>
</operation>

<operation id="660" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="5">
<![CDATA[
bb81:70 %Ainverse_12_load_1 = load i5 %Ainverse_12_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_12_load_1"/></StgValue>
</operation>

<operation id="661" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="5">
<![CDATA[
bb81:71 %Ainverse_13_load_1 = load i5 %Ainverse_13_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_13_load_1"/></StgValue>
</operation>

<operation id="662" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="5">
<![CDATA[
bb81:72 %Ainverse_14_load_1 = load i5 %Ainverse_14_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_14_load_1"/></StgValue>
</operation>

<operation id="663" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="5">
<![CDATA[
bb81:73 %Ainverse_15_load_1 = load i5 %Ainverse_15_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_15_load_1"/></StgValue>
</operation>

<operation id="664" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="5">
<![CDATA[
bb81:74 %Ainverse_16_load_1 = load i5 %Ainverse_16_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_16_load_1"/></StgValue>
</operation>

<operation id="665" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="5">
<![CDATA[
bb81:75 %Ainverse_17_load_1 = load i5 %Ainverse_17_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_17_load_1"/></StgValue>
</operation>

<operation id="666" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="5">
<![CDATA[
bb81:76 %Ainverse_18_load_1 = load i5 %Ainverse_18_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_18_load_1"/></StgValue>
</operation>

<operation id="667" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="5">
<![CDATA[
bb81:77 %Ainverse_19_load_1 = load i5 %Ainverse_19_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_19_load_1"/></StgValue>
</operation>

<operation id="668" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="5">
<![CDATA[
bb81:78 %Ainverse_20_load_1 = load i5 %Ainverse_20_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_20_load_1"/></StgValue>
</operation>

<operation id="669" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
bb81:79 %Ainverse_21_load_1 = load i5 %Ainverse_21_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_21_load_1"/></StgValue>
</operation>

<operation id="670" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="5">
<![CDATA[
bb81:80 %Ainverse_22_load_1 = load i5 %Ainverse_22_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_22_load_1"/></StgValue>
</operation>

<operation id="671" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="5">
<![CDATA[
bb81:81 %Ainverse_23_load_1 = load i5 %Ainverse_23_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_23_load_1"/></StgValue>
</operation>

<operation id="672" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="5">
<![CDATA[
bb81:82 %Ainverse_24_load_1 = load i5 %Ainverse_24_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_24_load_1"/></StgValue>
</operation>

<operation id="673" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="5">
<![CDATA[
bb81:83 %Ainverse_25_load_1 = load i5 %Ainverse_25_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_25_load_1"/></StgValue>
</operation>

<operation id="674" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="5">
<![CDATA[
bb81:84 %Ainverse_26_load_1 = load i5 %Ainverse_26_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_26_load_1"/></StgValue>
</operation>

<operation id="675" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="5">
<![CDATA[
bb81:85 %Ainverse_27_load_1 = load i5 %Ainverse_27_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_27_load_1"/></StgValue>
</operation>

<operation id="676" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="5">
<![CDATA[
bb81:86 %Ainverse_28_load_1 = load i5 %Ainverse_28_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_28_load_1"/></StgValue>
</operation>

<operation id="677" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="5">
<![CDATA[
bb81:87 %Ainverse_29_load_1 = load i5 %Ainverse_29_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_29_load_1"/></StgValue>
</operation>

<operation id="678" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="5">
<![CDATA[
bb81:88 %Ainverse_30_load_1 = load i5 %Ainverse_30_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_30_load_1"/></StgValue>
</operation>

<operation id="679" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="5">
<![CDATA[
bb81:89 %Ainverse_31_load_1 = load i5 %Ainverse_31_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_31_load_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="680" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb81:9 %select_ln69_1 = select i1 %icmp_ln71, i6 %add_ln69, i6 %i_3

]]></Node>
<StgValue><ssdm name="select_ln69_1"/></StgValue>
</operation>

<operation id="681" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="6">
<![CDATA[
bb81:10 %trunc_ln72 = trunc i6 %select_ln69_1

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="682" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb81:11 %tmp_16_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln72, i5

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="683" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="10">
<![CDATA[
bb81:13 %zext_ln70_2 = zext i10 %select_ln69_2

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="684" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:14 %mat_a_addr_6 = getelementptr i32 %mat_a, i64, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="mat_a_addr_6"/></StgValue>
</operation>

<operation id="685" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="10">
<![CDATA[
bb81:15 %mat_a_load_4 = load i10 %mat_a_addr_6

]]></Node>
<StgValue><ssdm name="mat_a_load_4"/></StgValue>
</operation>

<operation id="686" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="6">
<![CDATA[
bb81:17 %zext_ln72 = zext i6 %select_ln69

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="687" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb81:18 %add_ln72 = add i10 %tmp_16_cast, i10 %zext_ln72

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="688" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="10">
<![CDATA[
bb81:19 %zext_ln72_1 = zext i10 %add_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</operation>

<operation id="689" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81:20 %mat_a_addr_4 = getelementptr i32 %mat_a, i64, i64 %zext_ln72_1

]]></Node>
<StgValue><ssdm name="mat_a_addr_4"/></StgValue>
</operation>

<operation id="690" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="10">
<![CDATA[
bb81:23 %mat_a_load_5 = load i10 %mat_a_addr_4

]]></Node>
<StgValue><ssdm name="mat_a_load_5"/></StgValue>
</operation>

<operation id="691" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="5">
<![CDATA[
bb81:58 %Ainverse_0_load_1 = load i5 %Ainverse_0_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_0_load_1"/></StgValue>
</operation>

<operation id="692" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="5">
<![CDATA[
bb81:59 %Ainverse_1_load_1 = load i5 %Ainverse_1_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_1_load_1"/></StgValue>
</operation>

<operation id="693" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="5">
<![CDATA[
bb81:60 %Ainverse_2_load_1 = load i5 %Ainverse_2_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_2_load_1"/></StgValue>
</operation>

<operation id="694" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="5">
<![CDATA[
bb81:61 %Ainverse_3_load_1 = load i5 %Ainverse_3_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_3_load_1"/></StgValue>
</operation>

<operation id="695" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="5">
<![CDATA[
bb81:62 %Ainverse_4_load_1 = load i5 %Ainverse_4_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_4_load_1"/></StgValue>
</operation>

<operation id="696" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="5">
<![CDATA[
bb81:63 %Ainverse_5_load_1 = load i5 %Ainverse_5_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_5_load_1"/></StgValue>
</operation>

<operation id="697" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="5">
<![CDATA[
bb81:64 %Ainverse_6_load_1 = load i5 %Ainverse_6_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_6_load_1"/></StgValue>
</operation>

<operation id="698" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="5">
<![CDATA[
bb81:65 %Ainverse_7_load_1 = load i5 %Ainverse_7_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_7_load_1"/></StgValue>
</operation>

<operation id="699" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="5">
<![CDATA[
bb81:66 %Ainverse_8_load_1 = load i5 %Ainverse_8_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_8_load_1"/></StgValue>
</operation>

<operation id="700" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
bb81:67 %Ainverse_9_load_1 = load i5 %Ainverse_9_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_9_load_1"/></StgValue>
</operation>

<operation id="701" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="5">
<![CDATA[
bb81:68 %Ainverse_10_load_1 = load i5 %Ainverse_10_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_10_load_1"/></StgValue>
</operation>

<operation id="702" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="5">
<![CDATA[
bb81:69 %Ainverse_11_load_1 = load i5 %Ainverse_11_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_11_load_1"/></StgValue>
</operation>

<operation id="703" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="5">
<![CDATA[
bb81:70 %Ainverse_12_load_1 = load i5 %Ainverse_12_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_12_load_1"/></StgValue>
</operation>

<operation id="704" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="5">
<![CDATA[
bb81:71 %Ainverse_13_load_1 = load i5 %Ainverse_13_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_13_load_1"/></StgValue>
</operation>

<operation id="705" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="5">
<![CDATA[
bb81:72 %Ainverse_14_load_1 = load i5 %Ainverse_14_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_14_load_1"/></StgValue>
</operation>

<operation id="706" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="5">
<![CDATA[
bb81:73 %Ainverse_15_load_1 = load i5 %Ainverse_15_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_15_load_1"/></StgValue>
</operation>

<operation id="707" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="5">
<![CDATA[
bb81:74 %Ainverse_16_load_1 = load i5 %Ainverse_16_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_16_load_1"/></StgValue>
</operation>

<operation id="708" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="5">
<![CDATA[
bb81:75 %Ainverse_17_load_1 = load i5 %Ainverse_17_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_17_load_1"/></StgValue>
</operation>

<operation id="709" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="5">
<![CDATA[
bb81:76 %Ainverse_18_load_1 = load i5 %Ainverse_18_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_18_load_1"/></StgValue>
</operation>

<operation id="710" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="5">
<![CDATA[
bb81:77 %Ainverse_19_load_1 = load i5 %Ainverse_19_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_19_load_1"/></StgValue>
</operation>

<operation id="711" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="5">
<![CDATA[
bb81:78 %Ainverse_20_load_1 = load i5 %Ainverse_20_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_20_load_1"/></StgValue>
</operation>

<operation id="712" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
bb81:79 %Ainverse_21_load_1 = load i5 %Ainverse_21_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_21_load_1"/></StgValue>
</operation>

<operation id="713" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="5">
<![CDATA[
bb81:80 %Ainverse_22_load_1 = load i5 %Ainverse_22_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_22_load_1"/></StgValue>
</operation>

<operation id="714" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="5">
<![CDATA[
bb81:81 %Ainverse_23_load_1 = load i5 %Ainverse_23_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_23_load_1"/></StgValue>
</operation>

<operation id="715" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="5">
<![CDATA[
bb81:82 %Ainverse_24_load_1 = load i5 %Ainverse_24_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_24_load_1"/></StgValue>
</operation>

<operation id="716" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="5">
<![CDATA[
bb81:83 %Ainverse_25_load_1 = load i5 %Ainverse_25_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_25_load_1"/></StgValue>
</operation>

<operation id="717" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="5">
<![CDATA[
bb81:84 %Ainverse_26_load_1 = load i5 %Ainverse_26_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_26_load_1"/></StgValue>
</operation>

<operation id="718" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="5">
<![CDATA[
bb81:85 %Ainverse_27_load_1 = load i5 %Ainverse_27_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_27_load_1"/></StgValue>
</operation>

<operation id="719" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="5">
<![CDATA[
bb81:86 %Ainverse_28_load_1 = load i5 %Ainverse_28_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_28_load_1"/></StgValue>
</operation>

<operation id="720" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="5">
<![CDATA[
bb81:87 %Ainverse_29_load_1 = load i5 %Ainverse_29_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_29_load_1"/></StgValue>
</operation>

<operation id="721" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="5">
<![CDATA[
bb81:88 %Ainverse_30_load_1 = load i5 %Ainverse_30_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_30_load_1"/></StgValue>
</operation>

<operation id="722" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="5">
<![CDATA[
bb81:89 %Ainverse_31_load_1 = load i5 %Ainverse_31_addr_1

]]></Node>
<StgValue><ssdm name="Ainverse_31_load_1"/></StgValue>
</operation>

<operation id="723" st_id="53" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
bb81:90 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.32float.i5, i32 %Ainverse_0_load_1, i32 %Ainverse_1_load_1, i32 %Ainverse_2_load_1, i32 %Ainverse_3_load_1, i32 %Ainverse_4_load_1, i32 %Ainverse_5_load_1, i32 %Ainverse_6_load_1, i32 %Ainverse_7_load_1, i32 %Ainverse_8_load_1, i32 %Ainverse_9_load_1, i32 %Ainverse_10_load_1, i32 %Ainverse_11_load_1, i32 %Ainverse_12_load_1, i32 %Ainverse_13_load_1, i32 %Ainverse_14_load_1, i32 %Ainverse_15_load_1, i32 %Ainverse_16_load_1, i32 %Ainverse_17_load_1, i32 %Ainverse_18_load_1, i32 %Ainverse_19_load_1, i32 %Ainverse_20_load_1, i32 %Ainverse_21_load_1, i32 %Ainverse_22_load_1, i32 %Ainverse_23_load_1, i32 %Ainverse_24_load_1, i32 %Ainverse_25_load_1, i32 %Ainverse_26_load_1, i32 %Ainverse_27_load_1, i32 %Ainverse_28_load_1, i32 %Ainverse_29_load_1, i32 %Ainverse_30_load_1, i32 %Ainverse_31_load_1, i5 %trunc_ln72

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="724" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
bb81:92 %switch_ln73 = switch i5 %trunc_ln72, void %branch31, i5, void %branch0, i5, void %branch1, i5, void %branch2, i5, void %branch3, i5, void %branch4, i5, void %branch5, i5, void %branch6, i5, void %branch7, i5, void %branch8, i5, void %branch9, i5, void %branch10, i5, void %branch11, i5, void %branch12, i5, void %branch13, i5, void %branch14, i5, void %branch15, i5, void %branch16, i5, void %branch17, i5, void %branch18, i5, void %branch19, i5, void %branch20, i5, void %branch21, i5, void %branch22, i5, void %branch23, i5, void %branch24, i5, void %branch25, i5, void %branch26, i5, void %branch27, i5, void %branch28, i5, void %branch29, i5, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln73"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="725" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="10">
<![CDATA[
bb81:15 %mat_a_load_4 = load i10 %mat_a_addr_6

]]></Node>
<StgValue><ssdm name="mat_a_load_4"/></StgValue>
</operation>

<operation id="726" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="10">
<![CDATA[
bb81:23 %mat_a_load_5 = load i10 %mat_a_addr_4

]]></Node>
<StgValue><ssdm name="mat_a_load_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="727" st_id="55" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="728" st_id="56" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="729" st_id="56" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="730" st_id="57" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="731" st_id="57" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="732" st_id="58" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="733" st_id="58" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="734" st_id="59" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="735" st_id="59" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="736" st_id="60" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="737" st_id="60" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="738" st_id="61" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="739" st_id="61" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="740" st_id="62" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="741" st_id="62" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="742" st_id="63" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="743" st_id="63" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="744" st_id="64" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="745" st_id="64" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="746" st_id="65" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="747" st_id="65" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="748" st_id="66" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="749" st_id="66" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="750" st_id="67" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="751" st_id="67" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="752" st_id="68" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="753" st_id="68" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="754" st_id="69" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="755" st_id="69" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>

<operation id="756" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="757" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="758" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
branch28:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="759" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="760" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="761" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="762" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="763" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="764" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="765" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="766" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="767" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="768" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="769" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="770" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="771" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="772" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="773" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="774" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="775" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="776" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="777" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="778" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="779" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="780" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="781" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="782" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="783" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="784" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="785" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="786" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="787" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="trunc_ln72" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln73 = br void %bb80.split72

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="788" st_id="70" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:24 %div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div57_i"/></StgValue>
</operation>

<operation id="789" st_id="70" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>

<operation id="790" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb80.split72:0 %add_ln71 = add i6 %select_ln69, i6

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="791" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
bb80.split72:1 %br_ln0 = br void %bb80

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="792" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb81:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @F_G_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="793" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb81:2 %empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="794" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb81:21 %specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="795" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb81:22 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="796" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb81:25 %store_ln72 = store i32 %div57_i, i10 %mat_a_addr_4, i32 %mat_a_load_5, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="797" st_id="71" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb81:91 %div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4

]]></Node>
<StgValue><ssdm name="div62_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="798" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch30:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_30_addr_1, i32 %Ainverse_30_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="799" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch29:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_29_addr_1, i32 %Ainverse_29_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="800" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch28:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_28_addr_1, i32 %Ainverse_28_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="801" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch27:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_27_addr_1, i32 %Ainverse_27_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="802" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch26:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_26_addr_1, i32 %Ainverse_26_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="803" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch25:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_25_addr_1, i32 %Ainverse_25_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="804" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch24:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_24_addr_1, i32 %Ainverse_24_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="805" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch23:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_23_addr_1, i32 %Ainverse_23_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="806" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch22:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_22_addr_1, i32 %Ainverse_22_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="807" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch21:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_21_addr_1, i32 %Ainverse_21_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="808" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch20:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_20_addr_1, i32 %Ainverse_20_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="809" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch19:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_19_addr_1, i32 %Ainverse_19_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="810" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch18:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_18_addr_1, i32 %Ainverse_18_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="811" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch17:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_17_addr_1, i32 %Ainverse_17_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="812" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch16:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_16_addr_1, i32 %Ainverse_16_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="813" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch15:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_15_addr_1, i32 %Ainverse_15_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="814" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch14:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_14_addr_1, i32 %Ainverse_14_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="815" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch13:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_13_addr_1, i32 %Ainverse_13_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="816" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch12:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_12_addr_1, i32 %Ainverse_12_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="817" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_11_addr_1, i32 %Ainverse_11_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="818" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_10_addr_1, i32 %Ainverse_10_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="819" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch9:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_9_addr_1, i32 %Ainverse_9_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="820" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch8:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_8_addr_1, i32 %Ainverse_8_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="821" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_7_addr_1, i32 %Ainverse_7_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="822" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_6_addr_1, i32 %Ainverse_6_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="823" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_5_addr_1, i32 %Ainverse_5_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="824" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch4:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_4_addr_1, i32 %Ainverse_4_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="825" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch3:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_3_addr_1, i32 %Ainverse_3_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="826" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_2_addr_1, i32 %Ainverse_2_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="827" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_1_addr_1, i32 %Ainverse_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="828" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch0:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_0_addr_1, i32 %Ainverse_0_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="829" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln72" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
branch31:0 %store_ln73 = store i32 %div62_i, i5 %Ainverse_31_addr_1, i32 %Ainverse_31_load_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="830" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
bb79.preheader:0 %br_ln77 = br void %bb79

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="831" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb79:0 %indvar_flatten38 = phi i11 %add_ln77_1, void %.preheader2, i11, void %bb79.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten38"/></StgValue>
</operation>

<operation id="832" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb79:2 %j_4 = phi i6 %add_ln78, void %.preheader2, i6, void %bb79.preheader

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="833" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb79:3 %icmp_ln77 = icmp_eq  i11 %indvar_flatten38, i11

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="834" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb79:4 %add_ln77_1 = add i11 %indvar_flatten38, i11

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="835" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb79:5 %br_ln77 = br i1 %icmp_ln77, void %.preheader2, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="836" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:3 %icmp_ln78 = icmp_eq  i6 %j_4, i6

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="837" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader2:4 %select_ln77 = select i1 %icmp_ln78, i6, i6 %j_4

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="838" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:8 %zext_ln78 = zext i6 %select_ln77

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="839" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:15 %Ainverse_0_addr_3 = getelementptr i32 %Ainverse_0, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_0_addr_3"/></StgValue>
</operation>

<operation id="840" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:16 %Ainverse_0_load_2 = load i5 %Ainverse_0_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_0_load_2"/></StgValue>
</operation>

<operation id="841" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:17 %Ainverse_1_addr_3 = getelementptr i32 %Ainverse_1, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_1_addr_3"/></StgValue>
</operation>

<operation id="842" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:18 %Ainverse_1_load_2 = load i5 %Ainverse_1_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_1_load_2"/></StgValue>
</operation>

<operation id="843" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:19 %Ainverse_2_addr_3 = getelementptr i32 %Ainverse_2, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_2_addr_3"/></StgValue>
</operation>

<operation id="844" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:20 %Ainverse_2_load_2 = load i5 %Ainverse_2_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_2_load_2"/></StgValue>
</operation>

<operation id="845" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:21 %Ainverse_3_addr_3 = getelementptr i32 %Ainverse_3, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_3_addr_3"/></StgValue>
</operation>

<operation id="846" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:22 %Ainverse_3_load_2 = load i5 %Ainverse_3_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_3_load_2"/></StgValue>
</operation>

<operation id="847" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:23 %Ainverse_4_addr_3 = getelementptr i32 %Ainverse_4, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_4_addr_3"/></StgValue>
</operation>

<operation id="848" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:24 %Ainverse_4_load_2 = load i5 %Ainverse_4_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_4_load_2"/></StgValue>
</operation>

<operation id="849" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:25 %Ainverse_5_addr_3 = getelementptr i32 %Ainverse_5, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_5_addr_3"/></StgValue>
</operation>

<operation id="850" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:26 %Ainverse_5_load_2 = load i5 %Ainverse_5_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_5_load_2"/></StgValue>
</operation>

<operation id="851" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:27 %Ainverse_6_addr_3 = getelementptr i32 %Ainverse_6, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_6_addr_3"/></StgValue>
</operation>

<operation id="852" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:28 %Ainverse_6_load_2 = load i5 %Ainverse_6_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_6_load_2"/></StgValue>
</operation>

<operation id="853" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:29 %Ainverse_7_addr_3 = getelementptr i32 %Ainverse_7, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_7_addr_3"/></StgValue>
</operation>

<operation id="854" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:30 %Ainverse_7_load_2 = load i5 %Ainverse_7_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_7_load_2"/></StgValue>
</operation>

<operation id="855" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:31 %Ainverse_8_addr_3 = getelementptr i32 %Ainverse_8, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_8_addr_3"/></StgValue>
</operation>

<operation id="856" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:32 %Ainverse_8_load_2 = load i5 %Ainverse_8_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_8_load_2"/></StgValue>
</operation>

<operation id="857" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:33 %Ainverse_9_addr_3 = getelementptr i32 %Ainverse_9, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_9_addr_3"/></StgValue>
</operation>

<operation id="858" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:34 %Ainverse_9_load_2 = load i5 %Ainverse_9_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_9_load_2"/></StgValue>
</operation>

<operation id="859" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:35 %Ainverse_10_addr_3 = getelementptr i32 %Ainverse_10, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_10_addr_3"/></StgValue>
</operation>

<operation id="860" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:36 %Ainverse_10_load_2 = load i5 %Ainverse_10_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_10_load_2"/></StgValue>
</operation>

<operation id="861" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:37 %Ainverse_11_addr_3 = getelementptr i32 %Ainverse_11, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_11_addr_3"/></StgValue>
</operation>

<operation id="862" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:38 %Ainverse_11_load_2 = load i5 %Ainverse_11_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_11_load_2"/></StgValue>
</operation>

<operation id="863" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:39 %Ainverse_12_addr_3 = getelementptr i32 %Ainverse_12, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_12_addr_3"/></StgValue>
</operation>

<operation id="864" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:40 %Ainverse_12_load_2 = load i5 %Ainverse_12_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_12_load_2"/></StgValue>
</operation>

<operation id="865" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:41 %Ainverse_13_addr_3 = getelementptr i32 %Ainverse_13, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_13_addr_3"/></StgValue>
</operation>

<operation id="866" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:42 %Ainverse_13_load_2 = load i5 %Ainverse_13_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_13_load_2"/></StgValue>
</operation>

<operation id="867" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:43 %Ainverse_14_addr_3 = getelementptr i32 %Ainverse_14, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_14_addr_3"/></StgValue>
</operation>

<operation id="868" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:44 %Ainverse_14_load_2 = load i5 %Ainverse_14_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_14_load_2"/></StgValue>
</operation>

<operation id="869" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:45 %Ainverse_15_addr_3 = getelementptr i32 %Ainverse_15, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_15_addr_3"/></StgValue>
</operation>

<operation id="870" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:46 %Ainverse_15_load_2 = load i5 %Ainverse_15_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_15_load_2"/></StgValue>
</operation>

<operation id="871" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:47 %Ainverse_16_addr_3 = getelementptr i32 %Ainverse_16, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_16_addr_3"/></StgValue>
</operation>

<operation id="872" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:48 %Ainverse_16_load_2 = load i5 %Ainverse_16_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_16_load_2"/></StgValue>
</operation>

<operation id="873" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:49 %Ainverse_17_addr_3 = getelementptr i32 %Ainverse_17, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_17_addr_3"/></StgValue>
</operation>

<operation id="874" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:50 %Ainverse_17_load_2 = load i5 %Ainverse_17_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_17_load_2"/></StgValue>
</operation>

<operation id="875" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:51 %Ainverse_18_addr_3 = getelementptr i32 %Ainverse_18, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_18_addr_3"/></StgValue>
</operation>

<operation id="876" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:52 %Ainverse_18_load_2 = load i5 %Ainverse_18_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_18_load_2"/></StgValue>
</operation>

<operation id="877" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:53 %Ainverse_19_addr_3 = getelementptr i32 %Ainverse_19, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_19_addr_3"/></StgValue>
</operation>

<operation id="878" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:54 %Ainverse_19_load_2 = load i5 %Ainverse_19_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_19_load_2"/></StgValue>
</operation>

<operation id="879" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:55 %Ainverse_20_addr_3 = getelementptr i32 %Ainverse_20, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_20_addr_3"/></StgValue>
</operation>

<operation id="880" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:56 %Ainverse_20_load_2 = load i5 %Ainverse_20_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_20_load_2"/></StgValue>
</operation>

<operation id="881" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:57 %Ainverse_21_addr_3 = getelementptr i32 %Ainverse_21, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_21_addr_3"/></StgValue>
</operation>

<operation id="882" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:58 %Ainverse_21_load_2 = load i5 %Ainverse_21_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_21_load_2"/></StgValue>
</operation>

<operation id="883" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:59 %Ainverse_22_addr_3 = getelementptr i32 %Ainverse_22, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_22_addr_3"/></StgValue>
</operation>

<operation id="884" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:60 %Ainverse_22_load_2 = load i5 %Ainverse_22_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_22_load_2"/></StgValue>
</operation>

<operation id="885" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:61 %Ainverse_23_addr_3 = getelementptr i32 %Ainverse_23, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_23_addr_3"/></StgValue>
</operation>

<operation id="886" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:62 %Ainverse_23_load_2 = load i5 %Ainverse_23_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_23_load_2"/></StgValue>
</operation>

<operation id="887" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:63 %Ainverse_24_addr_3 = getelementptr i32 %Ainverse_24, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_24_addr_3"/></StgValue>
</operation>

<operation id="888" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:64 %Ainverse_24_load_2 = load i5 %Ainverse_24_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_24_load_2"/></StgValue>
</operation>

<operation id="889" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:65 %Ainverse_25_addr_3 = getelementptr i32 %Ainverse_25, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_25_addr_3"/></StgValue>
</operation>

<operation id="890" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:66 %Ainverse_25_load_2 = load i5 %Ainverse_25_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_25_load_2"/></StgValue>
</operation>

<operation id="891" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:67 %Ainverse_26_addr_3 = getelementptr i32 %Ainverse_26, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_26_addr_3"/></StgValue>
</operation>

<operation id="892" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:68 %Ainverse_26_load_2 = load i5 %Ainverse_26_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_26_load_2"/></StgValue>
</operation>

<operation id="893" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:69 %Ainverse_27_addr_3 = getelementptr i32 %Ainverse_27, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_27_addr_3"/></StgValue>
</operation>

<operation id="894" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:70 %Ainverse_27_load_2 = load i5 %Ainverse_27_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_27_load_2"/></StgValue>
</operation>

<operation id="895" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:71 %Ainverse_28_addr_3 = getelementptr i32 %Ainverse_28, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_28_addr_3"/></StgValue>
</operation>

<operation id="896" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:72 %Ainverse_28_load_2 = load i5 %Ainverse_28_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_28_load_2"/></StgValue>
</operation>

<operation id="897" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:73 %Ainverse_29_addr_3 = getelementptr i32 %Ainverse_29, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_29_addr_3"/></StgValue>
</operation>

<operation id="898" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:74 %Ainverse_29_load_2 = load i5 %Ainverse_29_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_29_load_2"/></StgValue>
</operation>

<operation id="899" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:75 %Ainverse_30_addr_3 = getelementptr i32 %Ainverse_30, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_30_addr_3"/></StgValue>
</operation>

<operation id="900" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:76 %Ainverse_30_load_2 = load i5 %Ainverse_30_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_30_load_2"/></StgValue>
</operation>

<operation id="901" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:77 %Ainverse_31_addr_3 = getelementptr i32 %Ainverse_31, i64, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Ainverse_31_addr_3"/></StgValue>
</operation>

<operation id="902" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:78 %Ainverse_31_load_2 = load i5 %Ainverse_31_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_31_load_2"/></StgValue>
</operation>

<operation id="903" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:81 %add_ln78 = add i6, i6 %select_ln77

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="904" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb79:1 %i_4 = phi i6 %select_ln77_1, void %.preheader2, i6, void %bb79.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="905" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:0 %add_ln77 = add i6, i6 %i_4

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="906" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader2:5 %select_ln77_1 = select i1 %icmp_ln78, i6 %add_ln77, i6 %i_4

]]></Node>
<StgValue><ssdm name="select_ln77_1"/></StgValue>
</operation>

<operation id="907" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="5" op_0_bw="6">
<![CDATA[
.preheader2:6 %trunc_ln79 = trunc i6 %select_ln77_1

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="908" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader2:7 %tmp_17_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln79, i5

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="909" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="6">
<![CDATA[
.preheader2:9 %zext_ln79 = zext i6 %select_ln77

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="910" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2:10 %add_ln79 = add i10 %zext_ln79, i10 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="911" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:16 %Ainverse_0_load_2 = load i5 %Ainverse_0_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_0_load_2"/></StgValue>
</operation>

<operation id="912" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:18 %Ainverse_1_load_2 = load i5 %Ainverse_1_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_1_load_2"/></StgValue>
</operation>

<operation id="913" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:20 %Ainverse_2_load_2 = load i5 %Ainverse_2_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_2_load_2"/></StgValue>
</operation>

<operation id="914" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:22 %Ainverse_3_load_2 = load i5 %Ainverse_3_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_3_load_2"/></StgValue>
</operation>

<operation id="915" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:24 %Ainverse_4_load_2 = load i5 %Ainverse_4_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_4_load_2"/></StgValue>
</operation>

<operation id="916" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:26 %Ainverse_5_load_2 = load i5 %Ainverse_5_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_5_load_2"/></StgValue>
</operation>

<operation id="917" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:28 %Ainverse_6_load_2 = load i5 %Ainverse_6_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_6_load_2"/></StgValue>
</operation>

<operation id="918" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:30 %Ainverse_7_load_2 = load i5 %Ainverse_7_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_7_load_2"/></StgValue>
</operation>

<operation id="919" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:32 %Ainverse_8_load_2 = load i5 %Ainverse_8_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_8_load_2"/></StgValue>
</operation>

<operation id="920" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:34 %Ainverse_9_load_2 = load i5 %Ainverse_9_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_9_load_2"/></StgValue>
</operation>

<operation id="921" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:36 %Ainverse_10_load_2 = load i5 %Ainverse_10_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_10_load_2"/></StgValue>
</operation>

<operation id="922" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:38 %Ainverse_11_load_2 = load i5 %Ainverse_11_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_11_load_2"/></StgValue>
</operation>

<operation id="923" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:40 %Ainverse_12_load_2 = load i5 %Ainverse_12_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_12_load_2"/></StgValue>
</operation>

<operation id="924" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:42 %Ainverse_13_load_2 = load i5 %Ainverse_13_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_13_load_2"/></StgValue>
</operation>

<operation id="925" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:44 %Ainverse_14_load_2 = load i5 %Ainverse_14_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_14_load_2"/></StgValue>
</operation>

<operation id="926" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:46 %Ainverse_15_load_2 = load i5 %Ainverse_15_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_15_load_2"/></StgValue>
</operation>

<operation id="927" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:48 %Ainverse_16_load_2 = load i5 %Ainverse_16_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_16_load_2"/></StgValue>
</operation>

<operation id="928" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:50 %Ainverse_17_load_2 = load i5 %Ainverse_17_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_17_load_2"/></StgValue>
</operation>

<operation id="929" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:52 %Ainverse_18_load_2 = load i5 %Ainverse_18_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_18_load_2"/></StgValue>
</operation>

<operation id="930" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:54 %Ainverse_19_load_2 = load i5 %Ainverse_19_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_19_load_2"/></StgValue>
</operation>

<operation id="931" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:56 %Ainverse_20_load_2 = load i5 %Ainverse_20_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_20_load_2"/></StgValue>
</operation>

<operation id="932" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:58 %Ainverse_21_load_2 = load i5 %Ainverse_21_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_21_load_2"/></StgValue>
</operation>

<operation id="933" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:60 %Ainverse_22_load_2 = load i5 %Ainverse_22_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_22_load_2"/></StgValue>
</operation>

<operation id="934" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:62 %Ainverse_23_load_2 = load i5 %Ainverse_23_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_23_load_2"/></StgValue>
</operation>

<operation id="935" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:64 %Ainverse_24_load_2 = load i5 %Ainverse_24_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_24_load_2"/></StgValue>
</operation>

<operation id="936" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:66 %Ainverse_25_load_2 = load i5 %Ainverse_25_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_25_load_2"/></StgValue>
</operation>

<operation id="937" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:68 %Ainverse_26_load_2 = load i5 %Ainverse_26_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_26_load_2"/></StgValue>
</operation>

<operation id="938" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:70 %Ainverse_27_load_2 = load i5 %Ainverse_27_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_27_load_2"/></StgValue>
</operation>

<operation id="939" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:72 %Ainverse_28_load_2 = load i5 %Ainverse_28_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_28_load_2"/></StgValue>
</operation>

<operation id="940" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:74 %Ainverse_29_load_2 = load i5 %Ainverse_29_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_29_load_2"/></StgValue>
</operation>

<operation id="941" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:76 %Ainverse_30_load_2 = load i5 %Ainverse_30_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_30_load_2"/></StgValue>
</operation>

<operation id="942" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:78 %Ainverse_31_load_2 = load i5 %Ainverse_31_addr_3

]]></Node>
<StgValue><ssdm name="Ainverse_31_load_2"/></StgValue>
</operation>

<operation id="943" st_id="75" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
.preheader2:79 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.32float.i5, i32 %Ainverse_0_load_2, i32 %Ainverse_1_load_2, i32 %Ainverse_2_load_2, i32 %Ainverse_3_load_2, i32 %Ainverse_4_load_2, i32 %Ainverse_5_load_2, i32 %Ainverse_6_load_2, i32 %Ainverse_7_load_2, i32 %Ainverse_8_load_2, i32 %Ainverse_9_load_2, i32 %Ainverse_10_load_2, i32 %Ainverse_11_load_2, i32 %Ainverse_12_load_2, i32 %Ainverse_13_load_2, i32 %Ainverse_14_load_2, i32 %Ainverse_15_load_2, i32 %Ainverse_16_load_2, i32 %Ainverse_17_load_2, i32 %Ainverse_18_load_2, i32 %Ainverse_19_load_2, i32 %Ainverse_20_load_2, i32 %Ainverse_21_load_2, i32 %Ainverse_22_load_2, i32 %Ainverse_23_load_2, i32 %Ainverse_24_load_2, i32 %Ainverse_25_load_2, i32 %Ainverse_26_load_2, i32 %Ainverse_27_load_2, i32 %Ainverse_28_load_2, i32 %Ainverse_29_load_2, i32 %Ainverse_30_load_2, i32 %Ainverse_31_load_2, i5 %trunc_ln79

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="944" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @H_I_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="945" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="946" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="10">
<![CDATA[
.preheader2:11 %zext_ln79_1 = zext i10 %add_ln79

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="947" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:12 %mat_a_addr_7 = getelementptr i32 %mat_a, i64, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="mat_a_addr_7"/></StgValue>
</operation>

<operation id="948" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:13 %specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln78"/></StgValue>
</operation>

<operation id="949" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:14 %specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln78"/></StgValue>
</operation>

<operation id="950" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader2:80 %store_ln79 = store i32 %tmp_4, i10 %mat_a_addr_7

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="951" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
.preheader2:82 %br_ln0 = br void %bb79

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="952" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.preheader:0 %br_ln94 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="953" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %i_6 = phi i5 %add_ln95, void %._crit_edge.i, i5, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="954" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.lr.ph.i:1 %indvars_iv_i = phi i6 %add_ln94, void %._crit_edge.i, i6, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="indvars_iv_i"/></StgValue>
</operation>

<operation id="955" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph.i:2 %icmp_ln94 = icmp_eq  i5 %i_6, i5

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="956" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.i:3 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="957" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph.i:4 %add_ln95 = add i5 %i_6, i5

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="958" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i:5 %br_ln94 = br i1 %icmp_ln94, void %.lr.ph.split.i, void %transMatrix.exit

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="959" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.lr.ph.split.i:0 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_6, i5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="960" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="11" op_0_bw="6">
<![CDATA[
.lr.ph.split.i:1 %zext_ln94 = zext i6 %indvars_iv_i

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="961" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph.split.i:2 %specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln92"/></StgValue>
</operation>

<operation id="962" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph.split.i:3 %specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln92"/></StgValue>
</operation>

<operation id="963" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.split.i:4 %br_ln95 = br void %bb.i

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="964" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
transMatrix.exit:0 %call_ln150 = call void @matrixmul, i32 %mat_a, i32 %mat_b, i32 %mat_res

]]></Node>
<StgValue><ssdm name="call_ln150"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="965" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb.i:0 %j_6 = phi i11 %add_ln95_1, void %bb.split.i, i11 %zext_ln94, void %.lr.ph.split.i

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="966" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="10" op_0_bw="11">
<![CDATA[
bb.i:1 %trunc_ln96 = trunc i11 %j_6

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="967" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb.i:2 %add_ln96 = add i10 %tmp_s, i10 %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="968" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="10">
<![CDATA[
bb.i:3 %zext_ln96 = zext i10 %add_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="969" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.i:4 %mat_b_addr_1 = getelementptr i32 %mat_b, i64, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="mat_b_addr_1"/></StgValue>
</operation>

<operation id="970" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
bb.i:5 %tmp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i11.i5, i11 %j_6, i5 %i_6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="971" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="16">
<![CDATA[
bb.i:6 %zext_ln97 = zext i16 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="972" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.i:7 %mat_b_addr_2 = getelementptr i32 %mat_b, i64, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="mat_b_addr_2"/></StgValue>
</operation>

<operation id="973" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb.i:8 %icmp_ln95 = icmp_eq  i11 %j_6, i11

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="974" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb.i:9 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="975" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb.i:10 %br_ln95 = br i1 %icmp_ln95, void %bb.split.i, void %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="976" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="10">
<![CDATA[
bb.split.i:1 %temp = load i10 %mat_b_addr_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="977" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="10">
<![CDATA[
bb.split.i:2 %mat_b_load = load i10 %mat_b_addr_2

]]></Node>
<StgValue><ssdm name="mat_b_load"/></StgValue>
</operation>

<operation id="978" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb.split.i:5 %add_ln95_1 = add i11 %j_6, i11

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>

<operation id="979" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i:0 %add_ln94 = add i6 %indvars_iv_i, i6

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="980" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:1 %br_ln0 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="981" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb.split.i:0 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="982" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="10">
<![CDATA[
bb.split.i:1 %temp = load i10 %mat_b_addr_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="983" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="10">
<![CDATA[
bb.split.i:2 %mat_b_load = load i10 %mat_b_addr_2

]]></Node>
<StgValue><ssdm name="mat_b_load"/></StgValue>
</operation>

<operation id="984" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb.split.i:3 %store_ln97 = store i32 %mat_b_load, i10 %mat_b_addr_1, i32 %temp

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="985" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb.split.i:4 %store_ln98 = store i32 %temp, i10 %mat_b_addr_2, i32 %mat_b_load

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="986" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
bb.split.i:6 %br_ln0 = br void %bb.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="987" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
transMatrix.exit:0 %call_ln150 = call void @matrixmul, i32 %mat_a, i32 %mat_b, i32 %mat_res

]]></Node>
<StgValue><ssdm name="call_ln150"/></StgValue>
</operation>

<operation id="988" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
transMatrix.exit:1 %br_ln41 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="989" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb:0 %indvar_flatten47 = phi i11, void %transMatrix.exit, i11 %add_ln41_1, void %.split

]]></Node>
<StgValue><ssdm name="indvar_flatten47"/></StgValue>
</operation>

<operation id="990" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb:1 %i_5 = phi i6, void %transMatrix.exit, i6 %select_ln41_1, void %.split

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="991" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb:2 %j_5 = phi i6, void %transMatrix.exit, i6 %add_ln42, void %.split

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="992" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb:3 %icmp_ln41 = icmp_eq  i11 %indvar_flatten47, i11

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="993" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb:4 %add_ln41_1 = add i11 %indvar_flatten47, i11

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="994" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:5 %br_ln41 = br i1 %icmp_ln41, void %.split, void %_Z13write_outputsPA32_fP7ap_uintILi32EE.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="995" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:0 %add_ln41 = add i6, i6 %i_5

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="996" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:3 %icmp_ln42 = icmp_eq  i6 %j_5, i6

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="997" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split:4 %select_ln41 = select i1 %icmp_ln42, i6, i6 %j_5

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="998" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split:5 %select_ln41_1 = select i1 %icmp_ln42, i6 %add_ln41, i6 %i_5

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="999" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="5" op_0_bw="6">
<![CDATA[
.split:6 %trunc_ln45 = trunc i6 %select_ln41_1

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="1000" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="6">
<![CDATA[
.split:16 %trunc_ln46 = trunc i6 %select_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="1001" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:21 %add_ln42 = add i6, i6 %select_ln41

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1002" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split:7 %tmp_20_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln45, i5

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="1003" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="6">
<![CDATA[
.split:8 %zext_ln45 = zext i6 %select_ln41

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="1004" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:9 %add_ln45 = add i10 %zext_ln45, i10 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="1005" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="10">
<![CDATA[
.split:10 %zext_ln45_1 = zext i10 %add_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="1006" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %mat_res_addr = getelementptr i32 %mat_res, i64, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="mat_res_addr"/></StgValue>
</operation>

<operation id="1007" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="10">
<![CDATA[
.split:14 %converter_2 = load i10 %mat_res_addr

]]></Node>
<StgValue><ssdm name="converter_2"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1008" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @write_res1_write_res2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1009" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:2 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1010" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:12 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="1011" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:13 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="1012" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="10">
<![CDATA[
.split:14 %converter_2 = load i10 %mat_res_addr

]]></Node>
<StgValue><ssdm name="converter_2"/></StgValue>
</operation>

<operation id="1013" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32">
<![CDATA[
.split:15 %bitcast_ln46 = bitcast i32 %converter_2

]]></Node>
<StgValue><ssdm name="bitcast_ln46"/></StgValue>
</operation>

<operation id="1014" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split:17 %add_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln45, i5 %trunc_ln46

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="1015" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="10">
<![CDATA[
.split:18 %zext_ln324 = zext i10 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln324"/></StgValue>
</operation>

<operation id="1016" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:19 %output_addr = getelementptr i32 %output_r, i64, i64 %zext_ln324

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="1017" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split:20 %store_ln324 = store i32 %bitcast_ln46, i10 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="1018" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
.split:22 %br_ln0 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1019" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0">
<![CDATA[
_Z13write_outputsPA32_fP7ap_uintILi32EE.exit:0 %ret_ln153 = ret

]]></Node>
<StgValue><ssdm name="ret_ln153"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
