design\_name
============

.. currentmodule:: ansys.aedt.core.emit

.. autoproperty:: Emit.design_name