#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon Oct 20 23:08:26 2014
# Process ID: 16771
# Log file: /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/synth_1/system_wrapper.vds
# Journal file: /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths /home/carrie/git/backlit-lcd-vivado-xsdk/backlitLCD_1.0 [current_fileset]
# add_files /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/carrie/git/backlit-lcd-vivado-xsdk/backlitLCD_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.1/data/ip'.
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/system_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/system.bd]
# read_verilog -library xil_defaultlib /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system_wrapper.v
# read_xdc /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/constrs_1/imports/Artix7/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/constrs_1/imports/Artix7/Nexys4_Master.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.cache/wt [current_project]
# set_property parent.project_dir /home/carrie/git/backlit-lcd-vivado-xsdk [current_project]
# synth_design -top system_wrapper -part xc7a100tcsg324-1
Command: synth_design -top system_wrapper -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-2611] redeclaration of ansi port db is not allowed [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:449]
WARNING: [Synth 8-2611] redeclaration of ansi port en is not allowed [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:453]
WARNING: [Synth 8-2611] redeclaration of ansi port rs is not allowed [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:453]
WARNING: [Synth 8-2611] redeclaration of ansi port rw is not allowed [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:453]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:465]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 841.551 ; gain = 200.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:938]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35480]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35480]
INFO: [Synth 8-638] synthesizing module 'system_axi_timer_0_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/synth/system_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at '/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/axi_timer.vhd:163' bound to instance 'U0' of component 'axi_timer' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/synth/system_axi_timer_0_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_timer__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/axi_timer.vhd:222]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/axi_timer.vhd:187]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/axi_timer.vhd:188]
INFO: [Synth 8-638] synthesizing module 'tc_core' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/tc_core.vhd:191]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:169]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (3#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (4#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'count_module' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:147]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:152]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'I_MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:214]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (5#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:237]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XOR_I' of component 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:244]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (6#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:250]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (7#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:237]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XOR_I' of component 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:244]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:250]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:237]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XOR_I' of component 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:244]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:250]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:237]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XOR_I' of component 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:244]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:250]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:237]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XOR_I' of component 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:244]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:250]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:237]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XOR_I' of component 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:244]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:250]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:237]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XOR_I' of component 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:244]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:250]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:237]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XOR_I' of component 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:244]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:250]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:237]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XOR_I' of component 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:244]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:250]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:237]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XOR_I' of component 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:244]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:250]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:237]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XOR_I' of component 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:244]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:250]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_I' of component 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:237]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'counter_f' (8#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'count_module' (9#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-638] synthesizing module 'timer_control' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:197]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:279]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:279]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:279]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:279]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:279]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:279]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:279]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:279]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:279]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:279]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:279]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:279]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:360]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:360]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:360]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:360]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:360]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:360]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:360]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:360]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:360]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:360]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:360]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:432]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:442]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:251]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:252]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:253]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:254]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:255]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (10#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (11#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/timer_control.vhd:197]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/tc_core.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (12#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (13#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (13#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (13#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (13#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (13#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (13#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (13#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (13#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (14#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-226] default block is never used [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (15#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (16#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_timer__parameterized0' (17#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/f4165098/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'system_axi_timer_0_0' (18#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/synth/system_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'system_axi_timer_0_0' requires 26 connections, but only 23 given [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:1104]
INFO: [Synth 8-638] synthesizing module 'system_backlitLCD_0_2' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_backlitLCD_0_2/synth/system_backlitLCD_0_2.v:56]
INFO: [Synth 8-638] synthesizing module 'backlitLCD_v1_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'backlitLCD_v1_0_S_AXI' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'backlitLCDnibble' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:431]
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter INIT_1 bound to: 4'b0010 
	Parameter LOWER_NIBBLE bound to: 4'b0100 
	Parameter UPPER_NIBBLE bound to: 4'b0110 
	Parameter LOWER_INIT bound to: 4'b0101 
	Parameter LOWER_INIT_1 bound to: 4'b1000 
	Parameter DONE bound to: 4'b1111 
	Parameter EMPTY bound to: 5'b11111 
	Parameter INITIALIZE_LCD bound to: 5'b10000 
	Parameter WRITE_LCD bound to: 5'b11000 
	Parameter READ_LCD bound to: 5'b11100 
INFO: [Synth 8-638] synthesizing module 'potVoltage' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:585]
INFO: [Synth 8-256] done synthesizing module 'potVoltage' (19#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:585]
INFO: [Synth 8-256] done synthesizing module 'backlitLCDnibble' (20#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:431]
WARNING: [Synth 8-689] width (2) of port connection 'axi_awaddr' does not match port width (3) of module 'backlitLCDnibble' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:419]
INFO: [Synth 8-226] default block is never used [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:232]
INFO: [Synth 8-226] default block is never used [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:379]
INFO: [Synth 8-256] done synthesizing module 'backlitLCD_v1_0_S_AXI' (21#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'backlitLCD_v1_0' (22#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/HLS_Pulsar/backlitLCD_v1_0/59c0f5cb/hdl/backlitLCD_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_backlitLCD_0_2' (23#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_backlitLCD_0_2/synth/system_backlitLCD_0_2.v:56]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_1_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_1_0_clk_wiz' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10250]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (24#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (25#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (26#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_1_0_clk_wiz' (27#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_1_0' (28#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:93]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1055]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute buffer_type = none [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1746]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1805]
INFO: [Synth 8-113] binding component instance 'BUFG_DRCK' to cell 'BUFG' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1929]
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM_Core__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:624]
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_Buffer_Empty_FDRE' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:1219]
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:336]
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDC_I' to cell 'FDC_1' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:559]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:576]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_FDRE' to cell 'FDRE_1' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:645]
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_1' to cell 'SRL16E' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:676]
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_2' to cell 'SRL16E' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:690]
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_1' to cell 'SRL16E' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:753]
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_2' to cell 'SRL16E' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:767]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:893]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:1004]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:1005]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:1018]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:1019]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Ext_BRK_FDRSE' to cell 'FDRSE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:1029]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_1_SRL_FIFO' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:115]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:168]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:176]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:182]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:168]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:176]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:182]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:168]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:176]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:182]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:176]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:182]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_1_SRL_FIFO' (29#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:115]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL__parameterized0' (30#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:336]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core__parameterized0' (31#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:624]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (31#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (31#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (31#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (31#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (31#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-226] default block is never used [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (31#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (31#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'MDM__parameterized0' (32#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1055]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_0' (33#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:115]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MicroBlaze__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:836]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_microblaze_0_0 - type: string 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_Core__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:865]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:3614]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:3696]
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'interrupt_mode_converter__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd:156]
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'interrupt_mode_converter__parameterized0' (34#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd:156]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: bool 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_USE_MUL_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_BTC_PARITY bound to: 0 - type: bool 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: bool 
	Parameter C_PC_START_ADDR bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'Decode_gti__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:545]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: bool 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_USE_MUL_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_BTC_PARITY bound to: 0 - type: bool 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: bool 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:928]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_BTC_PARITY bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PC_Module_gti__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:295]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_BTC_PARITY bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PC_Module_gti__parameterized0' (35#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:295]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'PreFetch_Buffer_gti__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd:197]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
	Parameter INIT bound to: 64'b0000000000000000111111111111111111001100111100001010101011001100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111111111111111110101110000010101010111000001010 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 64'b0000000011111111000000000000000001010001111101010101000111110101 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PreFetch_Buffer_gti__parameterized0' (36#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd:197]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carry_and__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:161]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'carry_and__parameterized0' (37#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:161]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jump_logic' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd:194]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jump_logic' (38#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd:194]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carry_or__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd:161]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'carry_or__parameterized0' (39#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd:161]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'WB_Div_Overflow_reg' into 'ex_start_div_i_reg' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5925]
INFO: [Synth 8-256] done synthesizing module 'Decode_gti__parameterized0' (40#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:545]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR bound to: 32'b00000000000000000000000000100000 
	Parameter C_INTERRUPT_ADDR bound to: 32'b00000000000000000000000000010000 
	Parameter C_EXT_BRK_ADDR bound to: 32'b00000000000000000000000000011000 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_FSL_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Data_Flow_gti__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:607]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_FSL_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000000 [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:1243]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000000 [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:1244]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000000 [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:1245]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'Register_File_gti__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd:218]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Register_File_gti__parameterized0' (41#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd:218]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Operand_Select_gti__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:280]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:315]
INFO: [Synth 8-226] default block is never used [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:400]
INFO: [Synth 8-226] default block is never used [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:472]
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_gti__parameterized0' (42#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:280]
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ALU__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:213]
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized0' (43#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized2' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 1 - type: bool 
	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
	Parameter INIT bound to: 16'b1111101000001010 
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized2' (43#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'ALU__parameterized0' (44#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:213]
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Shift_Logic_Module_gti__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:192]
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:225]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:226]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:227]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:228]
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
WARNING: [Synth 8-3848] Net mask_0_15_orig in module/entity Shift_Logic_Module_gti__parameterized0 does not have driver. [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:227]
WARNING: [Synth 8-3848] Net mask_16_23_orig in module/entity Shift_Logic_Module_gti__parameterized0 does not have driver. [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'Shift_Logic_Module_gti__parameterized0' (45#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:192]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mul_unit' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'mul_unit' (46#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Barrel_Shifter_gti__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd:193]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Barrel_Shifter_gti__parameterized0' (47#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd:193]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: bool 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WB_Mux__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd:223]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: bool 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WB_Mux_Bit__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd:185]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WB_Mux_Bit__parameterized0' (48#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd:185]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WB_Mux__parameterized0' (49#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd:223]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Zero_Detect_gti__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect_gti.vhd:194]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Zero_Detect_gti__parameterized0' (50#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect_gti.vhd:194]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Byte_Doublet_Handle_gti__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd:258]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd:360]
INFO: [Synth 8-226] default block is never used [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd:371]
INFO: [Synth 8-256] done synthesizing module 'Byte_Doublet_Handle_gti__parameterized0' (51#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd:258]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Data_Flow_Logic__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_logic_gti.vhd:222]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_Logic__parameterized0' (52#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_logic_gti.vhd:222]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'msr_reg_gti__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_gti.vhd:209]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'msr_reg_gti__parameterized0' (53#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_gti.vhd:209]
	Parameter INIT bound to: 64'b0000000011111111000000001111111111111110111111101111111011111110 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_SAVE_PC_IN_EAR bound to: 0 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exception_registers_gti__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/exception_registers_gti.vhd:209]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_SAVE_PC_IN_EAR bound to: 0 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux_bus__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd:176]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_SIZE bound to: 32 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'mux_bus__parameterized0' (54#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd:176]
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'exception_registers_gti__parameterized0' (55#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/exception_registers_gti.vhd:209]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'Fpu' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd:200]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'Fpu' (56#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd:200]
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PVR__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd:282]
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PVR__parameterized0' (57#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_gti__parameterized0' (58#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:607]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_D_Ext bound to: 1 - type: bool 
	Parameter C_USE_D_LMB bound to: 1 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'read_data_mux__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/read_data_mux_gti.vhd:154]
	Parameter C_USE_D_EXT bound to: 1 - type: bool 
	Parameter C_USE_D_LMB bound to: 1 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'read_data_mux__parameterized0' (59#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/read_data_mux_gti.vhd:154]
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
	Parameter C_OUTPUT_DFFS bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'DAXI_interface__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd:231]
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
	Parameter C_OUTPUT_DFFS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'DAXI_interface__parameterized0' (60#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd:231]
	Parameter IS_SRI_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_I_EXT bound to: 0 - type: bool 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_USE_I_LMB bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'instr_mux__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd:173]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_I_EXT bound to: 0 - type: bool 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_USE_I_LMB bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'instr_mux__parameterized0' (61#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd:173]
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'Debug__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:395]
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:992]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:993]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000011011 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000011011 
	Parameter INIT bound to: 16'b0000000000011011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized0' (62#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized2' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized2' (62#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b1111111111111111 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized4' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized4' (62#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0011111111111111 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized6' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0011111111111111 
	Parameter INIT bound to: 16'b0011111111111111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized6' (62#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0011111111111111 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000001100100 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized8' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000001100100 
	Parameter INIT bound to: 16'b0000000001100100 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized8' (62#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0010000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized10' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0010000000000000 
	Parameter INIT bound to: 16'b0010000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized10' (62#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-226] default block is never used [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1353]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1447]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1448]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1449]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1450]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1451]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1452]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1812]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1812]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FIRST bound to: 1 - type: bool 
	Parameter C_TRACE bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter No_Bits bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'address_hit__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/address_hit.vhd:175]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FIRST bound to: 1 - type: bool 
	Parameter C_TRACE bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter No_Bits bound to: 32 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_SRLC16E__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:243]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRLC16E__parameterized0' (63#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:243]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'address_hit__parameterized0' (64#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/address_hit.vhd:175]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2269]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2270]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2812]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2813]
INFO: [Synth 8-256] done synthesizing module 'Debug__parameterized0' (65#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:395]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_MMU_TLB_WRITE bound to: 0 - type: bool 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PARITY bound to: 0 - type: bool 
	Parameter C_MMU_ENDIAN bound to: 1 - type: bool 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'MMU__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mmu.vhd:262]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_MMU_TLB_WRITE bound to: 0 - type: bool 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PARITY bound to: 0 - type: bool 
	Parameter C_MMU_ENDIAN bound to: 1 - type: bool 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMU__parameterized0' (66#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mmu.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_Core__parameterized0' (67#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:865]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze__parameterized0' (68#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:836]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (69#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_intc_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/synth/system_microblaze_0_axi_intc_0.vhd:89]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_intc_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111101 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111100 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 32'b00000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_intc__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/axi_intc.vhd:349]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_intc_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -3 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -4 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/axi_intc.vhd:277]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/axi_intc.vhd:278]
INFO: [Synth 8-638] synthesizing module 'intc_core' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/intc_core.vhd:262]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -3 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -4 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute buffer_type = none [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/intc_core.vhd:232]
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/shared_ram_ivar.vhd:168]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_DPRAM_DEPTH bound to: 16 - type: integer 
	Parameter C_ADDR_LINES bound to: 4 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/shared_ram_ivar.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (70#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/shared_ram_ivar.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/intc_core.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000101111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-226] default block is never used [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (71#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_intc__parameterized0' (72#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/axi_intc.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_intc_0' (73#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/synth/system_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:1409]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1C4U393' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1C4U393' (74#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_IIGQMH' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_IIGQMH' (75#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1B1OY4Q' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1B1OY4Q' (76#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:276]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_JI7UNO' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:408]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_JI7UNO' (77#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:408]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_K2G5CL' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:791]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_K2G5CL' (78#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:791]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000100000111000000111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (79#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000100000111000000111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (80#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (81#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (81#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (81#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (81#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (82#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (83#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (83#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (84#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (84#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (84#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (85#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (85#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (86#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (87#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (88#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (89#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_0' (90#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:1409]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_Z0DGSF' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:554]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 32'b00000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_MASK bound to: 32'b01000000000000000000000000000000 
	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 65535 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 1073741824 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 1073741824 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 1073741824 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 1073741824 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 1073741824 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' (91#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized0' (92#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized0' (93#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (94#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd:144]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FDS' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (95#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized0' (96#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_0' (97#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_0' requires 25 connections, but only 24 given [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:703]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/synth/system_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 32'b00000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_MASK bound to: 32'b00000000000000000000000000000000 
	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized2' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 65535 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized2' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0' (97#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized2' (97#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized2' (97#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (98#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/synth/system_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/synth/system_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_0' (99#1) [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/synth/system_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_0' requires 25 connections, but only 24 given [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/hdl/system.v:749]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:78]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd:257]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd:316]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd:444]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
